<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1798 (SCU)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>SCU</h2>

<h2><tt>#include &lt;tc1798/scu.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#SCU_ID">SCU_ID</a></td>
<td>Identification Register</td>
<td>0xF0000508</td>
<td><a class="url" href="types/s.html#SCU_ID_t">SCU_ID_t</a></td>
<td>0x0052C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_OSCCON">SCU_OSCCON</a></td>
<td>OSC Control Register</td>
<td>0xF0000510</td>
<td><a class="url" href="types/s.html#SCU_OSCCON_t">SCU_OSCCON_t</a></td>
<td>0x0000001C</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLSTAT">SCU_PLLSTAT</a></td>
<td>PLL Status Register</td>
<td>0xF0000514</td>
<td><a class="url" href="types/s.html#SCU_PLLSTAT_t">SCU_PLLSTAT_t</a></td>
<td>0x00000009</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLCON0">SCU_PLLCON0</a></td>
<td>PLL Configuration 0 Register</td>
<td>0xF0000518</td>
<td><a class="url" href="types/s.html#SCU_PLLCON0_t">SCU_PLLCON0_t</a></td>
<td>0x0001C600</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLCON1">SCU_PLLCON1</a></td>
<td>PLL Configuration 1 Register</td>
<td>0xF000051C</td>
<td><a class="url" href="types/s.html#SCU_PLLCON1_t">SCU_PLLCON1_t</a></td>
<td>0x0002000F</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLERAYSTAT">SCU_PLLERAYSTAT</a></td>
<td>PLL_ERAY Status Register</td>
<td>0xF0000524</td>
<td><a class="url" href="types/s.html#SCU_PLLERAYSTAT_t">SCU_PLLERAYSTAT_t</a></td>
<td>0x00000009</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLERAYCON0">SCU_PLLERAYCON0</a></td>
<td>PLL_ERAY Configuration 0 Register</td>
<td>0xF0000528</td>
<td><a class="url" href="types/s.html#SCU_PLLERAYCON0_t">SCU_PLLERAYCON0_t</a></td>
<td>0x00002E00</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PLLERAYCON1">SCU_PLLERAYCON1</a></td>
<td>PLL_ERAY Configuration 1 Register</td>
<td>0xF000052C</td>
<td><a class="url" href="types/s.html#SCU_PLLERAYCON1_t">SCU_PLLERAYCON1_t</a></td>
<td>0x000F000F</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_CCUCON0">SCU_CCUCON0</a></td>
<td>CCU Clock Control Register 0</td>
<td>0xF0000530</td>
<td><a class="url" href="types/s.html#SCU_CCUCON0_t">SCU_CCUCON0_t</a></td>
<td>0x82030105</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_CCUCON1">SCU_CCUCON1</a></td>
<td>CCU Clock Control Register 1</td>
<td>0xF0000534</td>
<td><a class="url" href="types/s.html#SCU_CCUCON1_t">SCU_CCUCON1_t</a></td>
<td>0x80050B03</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_FDR">SCU_FDR</a></td>
<td>Fractional Divider Register</td>
<td>0xF0000538</td>
<td><a class="url" href="types/s.html#SCU_FDR_t">SCU_FDR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_EXTCON">SCU_EXTCON</a></td>
<td>External Clock Control Register</td>
<td>0xF000053C</td>
<td><a class="url" href="types/s.html#SCU_EXTCON_t">SCU_EXTCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SYSCON">SCU_SYSCON</a></td>
<td>System Control Register</td>
<td>0xF0000540</td>
<td><a class="url" href="types/s.html#SCU_SYSCON_t">SCU_SYSCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_CCUCON2">SCU_CCUCON2</a></td>
<td>CCU Clock Control Register 2</td>
<td>0xF0000544</td>
<td><a class="url" href="types/s.html#SCU_CCUCON2_t">SCU_CCUCON2_t</a></td>
<td>0x80000001</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_RSTSTAT">SCU_RSTSTAT</a></td>
<td>Reset Status Register</td>
<td>0xF0000550</td>
<td><a class="url" href="types/s.html#SCU_RSTSTAT_t">SCU_RSTSTAT_t</a></td>
<td>0x00010000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_RSTCNTCON">SCU_RSTCNTCON</a></td>
<td>Reset Counter Control Register</td>
<td>0xF0000554</td>
<td><a class="url" href="types/s.html#SCU_RSTCNTCON_t">SCU_RSTCNTCON_t</a></td>
<td>0x05BE05BE</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_RSTCON">SCU_RSTCON</a></td>
<td>Reset Configuration Register</td>
<td>0xF0000558</td>
<td><a class="url" href="types/s.html#SCU_RSTCON_t">SCU_RSTCON_t</a></td>
<td>0x000002A2</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ARSTDIS">SCU_ARSTDIS</a></td>
<td>Application Reset Disable Register</td>
<td>0xF000055C</td>
<td><a class="url" href="types/s.html#SCU_ARSTDIS_t">SCU_ARSTDIS_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SWRSTCON">SCU_SWRSTCON</a></td>
<td>Software Reset Configuration Register</td>
<td>0xF0000560</td>
<td><a class="url" href="types/s.html#SCU_SWRSTCON_t">SCU_SWRSTCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ESRCFG0">SCU_ESRCFG0</a></td>
<td>ESR0 Configuration Register</td>
<td>0xF0000570</td>
<td><a class="url" href="types/s.html#SCU_ESRCFGm_t">SCU_ESRCFGm_t</a></td>
<td>0x00000110</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ESRCFG1">SCU_ESRCFG1</a></td>
<td>ESR1 Configuration Register</td>
<td>0xF0000574</td>
<td><a class="url" href="types/s.html#SCU_ESRCFGm_t">SCU_ESRCFGm_t</a></td>
<td>0x00000090</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_EICR0">SCU_EICR0</a></td>
<td>External Input Channel Register 0</td>
<td>0xF0000580</td>
<td><a class="url" href="types/s.html#SCU_EICRm_t">SCU_EICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_EICR1">SCU_EICR1</a></td>
<td>External Input Channel Register 1</td>
<td>0xF0000584</td>
<td><a class="url" href="types/s.html#SCU_EICRm_t">SCU_EICRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_EIFR">SCU_EIFR</a></td>
<td>External Input Flag Register</td>
<td>0xF0000588</td>
<td><a class="url" href="types/s.html#SCU_EIFR_t">SCU_EIFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_FMR">SCU_FMR</a></td>
<td>Flag Modification Register</td>
<td>0xF000058C</td>
<td><a class="url" href="types/s.html#SCU_FMR_t">SCU_FMR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PDRR">SCU_PDRR</a></td>
<td>Pattern Detection Result Register</td>
<td>0xF0000590</td>
<td><a class="url" href="types/s.html#SCU_PDRR_t">SCU_PDRR_t</a></td>
<td>0x0000000F</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_IGCR0">SCU_IGCR0</a></td>
<td>Interrupt Gating Register 0</td>
<td>0xF0000594</td>
<td><a class="url" href="types/s.html#SCU_IGCR0_t">SCU_IGCR0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_IGCR1">SCU_IGCR1</a></td>
<td>Interrupt Gating Register 1</td>
<td>0xF0000598</td>
<td><a class="url" href="types/s.html#SCU_IGCR1_t">SCU_IGCR1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_IOCR">SCU_IOCR</a></td>
<td>Input/Output Control Register</td>
<td>0xF00005A0</td>
<td><a class="url" href="types/s.html#SCU_IOCR_t">SCU_IOCR_t</a></td>
<td>0x002010E0</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_OUT">SCU_OUT</a></td>
<td>Output Register</td>
<td>0xF00005A4</td>
<td><a class="url" href="types/s.html#SCU_OUT_t">SCU_OUT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_OMR">SCU_OMR</a></td>
<td>Output Modification Register</td>
<td>0xF00005A8</td>
<td><a class="url" href="types/s.html#SCU_OMR_t">SCU_OMR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_IN">SCU_IN</a></td>
<td>Input Register</td>
<td>0xF00005AC</td>
<td><a class="url" href="types/s.html#SCU_IN_t">SCU_IN_t</a></td>
<td>0x0000000X</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_PMCSR">SCU_PMCSR</a></td>
<td>Power Management Control and Status Register</td>
<td>0xF00005B0</td>
<td><a class="url" href="types/s.html#SCU_PMCSR_t">SCU_PMCSR_t</a></td>
<td>0x00000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_STSTAT">SCU_STSTAT</a></td>
<td>Start-up Status Register</td>
<td>0xF00005C0</td>
<td><a class="url" href="types/s.html#SCU_STSTAT_t">SCU_STSTAT_t</a></td>
<td>0x00008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_STCON">SCU_STCON</a></td>
<td>Start-up Configuration Register</td>
<td>0xF00005C4</td>
<td><a class="url" href="types/s.html#SCU_STCON_t">SCU_STCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ECCCON">SCU_ECCCON</a></td>
<td>ECC Control Register</td>
<td>0xF00005D0</td>
<td><a class="url" href="types/s.html#SCU_ECCCON_t">SCU_ECCCON_t</a></td>
<td>0x0000FFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ECCSTAT">SCU_ECCSTAT</a></td>
<td>ECC Status Register</td>
<td>0xF00005D4</td>
<td><a class="url" href="types/s.html#SCU_ECCSTAT_t">SCU_ECCSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_ECCCLR">SCU_ECCCLR</a></td>
<td>ECC Clear Register</td>
<td>0xF00005D8</td>
<td><a class="url" href="types/s.html#SCU_ECCCLR_t">SCU_ECCCLR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_DTSSTAT">SCU_DTSSTAT</a></td>
<td>Die Temperature Sensor Status Register</td>
<td>0xF00005E0</td>
<td><a class="url" href="types/s.html#SCU_DTSSTAT_t">SCU_DTSSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_DTSCON">SCU_DTSCON</a></td>
<td>Die Temperature Sensor Control Register</td>
<td>0xF00005E4</td>
<td><a class="url" href="types/s.html#SCU_DTSCON_t">SCU_DTSCON_t</a></td>
<td>0x00000001</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#WDT_CON0">WDT_CON0</a></td>
<td>WDT Control Register 0</td>
<td>0xF00005F0</td>
<td><a class="url" href="types/w.html#WDT_CON0_t">WDT_CON0_t</a></td>
<td>0xFFFC0002</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#WDT_CON1">WDT_CON1</a></td>
<td>WDT Control Register 1</td>
<td>0xF00005F4</td>
<td><a class="url" href="types/w.html#WDT_CON1_t">WDT_CON1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#WDT_SR">WDT_SR</a></td>
<td>WDT Status Register</td>
<td>0xF00005F8</td>
<td><a class="url" href="types/w.html#WDT_SR_t">WDT_SR_t</a></td>
<td>0xFFFC0010</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_EMSR">SCU_EMSR</a></td>
<td>Emergency Stop Register</td>
<td>0xF0000600</td>
<td><a class="url" href="types/s.html#SCU_EMSR_t">SCU_EMSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_INTSTAT">SCU_INTSTAT</a></td>
<td>Interrupt Status Register</td>
<td>0xF0000610</td>
<td><a class="url" href="types/s.html#SCU_INTSTAT_t">SCU_INTSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_INTSET">SCU_INTSET</a></td>
<td>Interrupt Set Register</td>
<td>0xF0000614</td>
<td><a class="url" href="types/s.html#SCU_INTSET_t">SCU_INTSET_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_INTCLR">SCU_INTCLR</a></td>
<td>Interrupt Clear Register</td>
<td>0xF0000618</td>
<td><a class="url" href="types/s.html#SCU_INTCLR_t">SCU_INTCLR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_INTDIS">SCU_INTDIS</a></td>
<td>Interrupt Disable Register</td>
<td>0xF000061C</td>
<td><a class="url" href="types/s.html#SCU_INTDIS_t">SCU_INTDIS_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_INTNP">SCU_INTNP</a></td>
<td>Interrupt Node Pointer Register</td>
<td>0xF0000620</td>
<td><a class="url" href="types/s.html#SCU_INTNP_t">SCU_INTNP_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_TRAPSTAT">SCU_TRAPSTAT</a></td>
<td>Trap Status Register</td>
<td>0xF0000624</td>
<td><a class="url" href="types/s.html#SCU_TRAPSTAT_t">SCU_TRAPSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_TRAPSET">SCU_TRAPSET</a></td>
<td>Trap Set Register</td>
<td>0xF0000628</td>
<td><a class="url" href="types/s.html#SCU_TRAPSET_t">SCU_TRAPSET_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_TRAPCLR">SCU_TRAPCLR</a></td>
<td>Trap Clear Register</td>
<td>0xF000062C</td>
<td><a class="url" href="types/s.html#SCU_TRAPCLR_t">SCU_TRAPCLR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_TRAPDIS">SCU_TRAPDIS</a></td>
<td>Trap Disable Register</td>
<td>0xF0000630</td>
<td><a class="url" href="types/s.html#SCU_TRAPDIS_t">SCU_TRAPDIS_t</a></td>
<td>0x0000FFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_CHIPID">SCU_CHIPID</a></td>
<td>Chip Identification Register</td>
<td>0xF0000640</td>
<td><a class="url" href="types/s.html#SCU_CHIPID_t">SCU_CHIPID_t</a></td>
<td>0x00009701</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_MANID">SCU_MANID</a></td>
<td>Manufacturer Identification Register</td>
<td>0xF0000644</td>
<td><a class="url" href="types/s.html#SCU_MANID_t">SCU_MANID_t</a></td>
<td>0x00001820</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_RTID">SCU_RTID</a></td>
<td>Redesign Tracing Identification Register</td>
<td>0xF0000648</td>
<td><a class="url" href="types/s.html#SCU_RTID_t">SCU_RTID_t</a></td>
<td>0x0000XXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SRC3">SCU_SRC3</a></td>
<td>Service Request Control 3 Register</td>
<td>0xF00006F0</td>
<td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SRC2">SCU_SRC2</a></td>
<td>Service Request Control 2 Register</td>
<td>0xF00006F4</td>
<td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SRC1">SCU_SRC1</a></td>
<td>Service Request Control 1 Register</td>
<td>0xF00006F8</td>
<td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SCU_SRC0">SCU_SRC0</a></td>
<td>Service Request Control 0 Register</td>
<td>0xF00006FC</td>
<td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ARSTDIS_t">SCU_ARSTDIS_t</a></td>
<td><a class="url" href="scu.html#SCU_ARSTDIS">SCU_ARSTDIS</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_CCUCON0_t">SCU_CCUCON0_t</a></td>
<td><a class="url" href="scu.html#SCU_CCUCON0">SCU_CCUCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_CCUCON1_t">SCU_CCUCON1_t</a></td>
<td><a class="url" href="scu.html#SCU_CCUCON1">SCU_CCUCON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_CCUCON2_t">SCU_CCUCON2_t</a></td>
<td><a class="url" href="scu.html#SCU_CCUCON2">SCU_CCUCON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_CHIPID_t">SCU_CHIPID_t</a></td>
<td><a class="url" href="scu.html#SCU_CHIPID">SCU_CHIPID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_DTSCON_t">SCU_DTSCON_t</a></td>
<td><a class="url" href="scu.html#SCU_DTSCON">SCU_DTSCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_DTSSTAT_t">SCU_DTSSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_DTSSTAT">SCU_DTSSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ECCCLR_t">SCU_ECCCLR_t</a></td>
<td><a class="url" href="scu.html#SCU_ECCCLR">SCU_ECCCLR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ECCCON_t">SCU_ECCCON_t</a></td>
<td><a class="url" href="scu.html#SCU_ECCCON">SCU_ECCCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ECCSTAT_t">SCU_ECCSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_ECCSTAT">SCU_ECCSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_EICRm_t">SCU_EICRm_t</a></td>
<td><a class="url" href="scu.html#SCU_EICR0">SCU_EICR0</a>,       
<a class="url" href="scu.html#SCU_EICR1">SCU_EICR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_EIFR_t">SCU_EIFR_t</a></td>
<td><a class="url" href="scu.html#SCU_EIFR">SCU_EIFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_EMSR_t">SCU_EMSR_t</a></td>
<td><a class="url" href="scu.html#SCU_EMSR">SCU_EMSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ESRCFGm_t">SCU_ESRCFGm_t</a></td>
<td><a class="url" href="scu.html#SCU_ESRCFG0">SCU_ESRCFG0</a>,       
<a class="url" href="scu.html#SCU_ESRCFG1">SCU_ESRCFG1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_EXTCON_t">SCU_EXTCON_t</a></td>
<td><a class="url" href="scu.html#SCU_EXTCON">SCU_EXTCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_FDR_t">SCU_FDR_t</a></td>
<td><a class="url" href="scu.html#SCU_FDR">SCU_FDR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_FMR_t">SCU_FMR_t</a></td>
<td><a class="url" href="scu.html#SCU_FMR">SCU_FMR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_ID_t">SCU_ID_t</a></td>
<td><a class="url" href="scu.html#SCU_ID">SCU_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_IGCR0_t">SCU_IGCR0_t</a></td>
<td><a class="url" href="scu.html#SCU_IGCR0">SCU_IGCR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_IGCR1_t">SCU_IGCR1_t</a></td>
<td><a class="url" href="scu.html#SCU_IGCR1">SCU_IGCR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_IN_t">SCU_IN_t</a></td>
<td><a class="url" href="scu.html#SCU_IN">SCU_IN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_INTCLR_t">SCU_INTCLR_t</a></td>
<td><a class="url" href="scu.html#SCU_INTCLR">SCU_INTCLR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_INTDIS_t">SCU_INTDIS_t</a></td>
<td><a class="url" href="scu.html#SCU_INTDIS">SCU_INTDIS</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_INTNP_t">SCU_INTNP_t</a></td>
<td><a class="url" href="scu.html#SCU_INTNP">SCU_INTNP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_INTSET_t">SCU_INTSET_t</a></td>
<td><a class="url" href="scu.html#SCU_INTSET">SCU_INTSET</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_INTSTAT_t">SCU_INTSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_INTSTAT">SCU_INTSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_IOCR_t">SCU_IOCR_t</a></td>
<td><a class="url" href="scu.html#SCU_IOCR">SCU_IOCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_MANID_t">SCU_MANID_t</a></td>
<td><a class="url" href="scu.html#SCU_MANID">SCU_MANID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_OMR_t">SCU_OMR_t</a></td>
<td><a class="url" href="scu.html#SCU_OMR">SCU_OMR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_OSCCON_t">SCU_OSCCON_t</a></td>
<td><a class="url" href="scu.html#SCU_OSCCON">SCU_OSCCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_OUT_t">SCU_OUT_t</a></td>
<td><a class="url" href="scu.html#SCU_OUT">SCU_OUT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PDRR_t">SCU_PDRR_t</a></td>
<td><a class="url" href="scu.html#SCU_PDRR">SCU_PDRR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLCON0_t">SCU_PLLCON0_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLCON0">SCU_PLLCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLCON1_t">SCU_PLLCON1_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLCON1">SCU_PLLCON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLERAYCON0_t">SCU_PLLERAYCON0_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLERAYCON0">SCU_PLLERAYCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLERAYCON1_t">SCU_PLLERAYCON1_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLERAYCON1">SCU_PLLERAYCON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLERAYSTAT_t">SCU_PLLERAYSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLERAYSTAT">SCU_PLLERAYSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PLLSTAT_t">SCU_PLLSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_PLLSTAT">SCU_PLLSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_PMCSR_t">SCU_PMCSR_t</a></td>
<td><a class="url" href="scu.html#SCU_PMCSR">SCU_PMCSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_RSTCNTCON_t">SCU_RSTCNTCON_t</a></td>
<td><a class="url" href="scu.html#SCU_RSTCNTCON">SCU_RSTCNTCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_RSTCON_t">SCU_RSTCON_t</a></td>
<td><a class="url" href="scu.html#SCU_RSTCON">SCU_RSTCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_RSTSTAT_t">SCU_RSTSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_RSTSTAT">SCU_RSTSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_RTID_t">SCU_RTID_t</a></td>
<td><a class="url" href="scu.html#SCU_RTID">SCU_RTID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td>
<td><a class="url" href="scu.html#SCU_SRC3">SCU_SRC3</a>,       
<a class="url" href="scu.html#SCU_SRC2">SCU_SRC2</a>,       
<a class="url" href="scu.html#SCU_SRC1">SCU_SRC1</a>,       
<a class="url" href="scu.html#SCU_SRC0">SCU_SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_STCON_t">SCU_STCON_t</a></td>
<td><a class="url" href="scu.html#SCU_STCON">SCU_STCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_STSTAT_t">SCU_STSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_STSTAT">SCU_STSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_SWRSTCON_t">SCU_SWRSTCON_t</a></td>
<td><a class="url" href="scu.html#SCU_SWRSTCON">SCU_SWRSTCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_SYSCON_t">SCU_SYSCON_t</a></td>
<td><a class="url" href="scu.html#SCU_SYSCON">SCU_SYSCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_TRAPCLR_t">SCU_TRAPCLR_t</a></td>
<td><a class="url" href="scu.html#SCU_TRAPCLR">SCU_TRAPCLR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_TRAPDIS_t">SCU_TRAPDIS_t</a></td>
<td><a class="url" href="scu.html#SCU_TRAPDIS">SCU_TRAPDIS</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_TRAPSET_t">SCU_TRAPSET_t</a></td>
<td><a class="url" href="scu.html#SCU_TRAPSET">SCU_TRAPSET</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SCU_TRAPSTAT_t">SCU_TRAPSTAT_t</a></td>
<td><a class="url" href="scu.html#SCU_TRAPSTAT">SCU_TRAPSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/w.html#WDT_CON0_t">WDT_CON0_t</a></td>
<td><a class="url" href="scu.html#WDT_CON0">WDT_CON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/w.html#WDT_CON1_t">WDT_CON1_t</a></td>
<td><a class="url" href="scu.html#WDT_CON1">WDT_CON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/w.html#WDT_SR_t">WDT_SR_t</a></td>
<td><a class="url" href="scu.html#WDT_SR">WDT_SR</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="SCU_ID">&nbsp;</a>
<h3>SCU_ID</h3>
<h3>"Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ID_ADDR = 0xF0000508</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0052C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ID_t">SCU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ID.bits</b>&nbsp;&quot;Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MODREV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MODTYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MODNUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_OSCCON">&nbsp;</a>
<h3>SCU_OSCCON</h3>
<h3>"OSC Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_OSCCON_ADDR = 0xF0000510</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_OSCCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000001C</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_OSCCON_t">SCU_OSCCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_OSCCON.bits</b>&nbsp;&quot;OSC Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_OSCCON_MASK = <tt>0x001f0d7e</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_OSCCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_OSCCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PLLLV</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Oscillator for PLL Valid Low Status Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The OSC frequency is not usable. Frequency fREF is too low.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The OSC frequency is usable</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCRES</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Oscillator Watchdog Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Oscillator Watchdog of the PLL is not cleared and remains active</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The Oscillator Watchdog of the PLL is cleared and restarted</td></tr>
</table>
</td>
</tr>
<tr>
<td>GAINSEL</td>
<td>2</td>
<td>3 - 4</td>
<td>rw</td>
<td><tt>0x00000018</tt></td>
<td>Oscillator Gain Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The gain control is configured for frequencies from 8MHz to 16MHz</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The gain control is configured for frequencies from 8MHz to 20MHz</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The gain control is configured for frequencies from 8MHz to 25MHz</td></tr>
</table>
</td>
</tr>
<tr>
<td>MODE</td>
<td>2</td>
<td>5 - 6</td>
<td>rw</td>
<td><tt>0x00000060</tt></td>
<td>Oscillator Mode
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>External Crystal Mode and External Input Clock Mode. The oscillator Power-Saving Mode is not entered.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>OSC is disabled. The oscillator Power-Saving Mode is not entered.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>External Input Clock Mode and the oscillator Power-Saving Mode is entered</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>OSC is disabled. The oscillator Power-Saving Mode is entered.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PLLHV</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Oscillator for PLL Valid High Status Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The OSC frequency is not usable. Frequency fOSC is too high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The OSC frequency is usable</td></tr>
</table>
</td>
</tr>
<tr>
<td>X1D</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>XTAL1 Data Value
</td>
</tr>
<tr>
<td>X1DEN</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>XTAL1 Data Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit X1D is not updated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit X1D can be updated</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCVAL</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>OSC Frequency Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x001f0d7a</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x001f087c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000502</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLSTAT">&nbsp;</a>
<h3>SCU_PLLSTAT</h3>
<h3>"PLL Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLSTAT_ADDR = 0xF0000514</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000009</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLSTAT_t">SCU_PLLSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLSTAT.bits</b>&nbsp;&quot;PLL Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLSTAT_MASK = <tt>0x000000bf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>VCOBYST</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>VCO Bypass Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Freerunning/Normal Mode is entered</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Prescaler Mode is entered</td></tr>
</table>
</td>
</tr>
<tr>
<td>PWDSTAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>PLL Power-saving Mode Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>PLL Power-saving Mode was not entered</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PLL Power-saving Mode was entered</td></tr>
</table>
</td>
</tr>
<tr>
<td>VCOLOCK</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>PLL VCO Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The frequency difference of fREF and fDIV is greater than allowed. The VCO part of the PLL can not lock on a target frequency.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The frequency difference of fREF and fDIV is small enough to enable a stable VCO operation.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FINDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Input Clock Disconnect Select Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The input clock from the oscillator is connected to the VCO part</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The input clock from the oscillator is disconnected from the VCO part</td></tr>
</table>
</td>
</tr>
<tr>
<td>K1RDY</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>K1 Divider Ready Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>K1-Divider is not ready to operate with the new value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>K1-Divider is ready to operate with the new value</td></tr>
</table>
</td>
</tr>
<tr>
<td>K2RDY</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>K2 Divider Ready Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>K2-Divider is not ready to operate with the new value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>K2-Divider is ready to operate with the new value</td></tr>
</table>
</td>
</tr>
<tr>
<td>MODRUN</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Modulation Run
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Frequency modulation is not active</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Frequency modulation is active</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000000bf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLCON0">&nbsp;</a>
<h3>SCU_PLLCON0</h3>
<h3>"PLL Configuration 0 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLCON0_ADDR = 0xF0000518</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0001C600</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLCON0_t">SCU_PLLCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLCON0.bits</b>&nbsp;&quot;PLL Configuration 0 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLCON0_MASK = <tt>0x0f04fe77</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLCON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLCON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>VCOBYP</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>VCO Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal operation, VCO is not bypassed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Prescaler Mode; VCO is bypassed</td></tr>
</table>
</td>
</tr>
<tr>
<td>VCOPWD</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>VCO Power Saving Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal behavior</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The VCO is put into a Power Saving Mode and can no longer be used. Only Prescaler Mode are active if previously selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MODEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Modulation Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Frequency modulation is not activated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Frequency modulation is activated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETFINDIS</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Status Bit PLLSTAT.FINDIS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit PLLSTAT.FINDIS is left unchanged</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit PLLSTAT.FINDIS is set. The input clock from the oscillator is disconnected from the VCO part.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRFINDIS</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Status Bit PLLSTAT.FINDIS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit PLLSTAT.FINDIS is left unchanged</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit PLLSTAT.FINDIS is cleared. The input clock from the oscillator is connected to the VCO part.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCDISCDIS</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Oscillator Disconnect Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>In case of a PLL loss-of-lock bit PLLSTAT.FINDIS is set</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>In case of a PLL loss-of-lock bit PLLSTAT.FINDIS is cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>NDIV</td>
<td>7</td>
<td>9 - 15</td>
<td>rw</td>
<td><tt>0x0000fe00</tt></td>
<td>N-Divider Value
</td>
</tr>
<tr>
<td>RESLD</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Restart VCO Lock Detection
</td>
</tr>
<tr>
<td>PDIV</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>P-Divider Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f00fe47</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0f04fe77</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLCON1">&nbsp;</a>
<h3>SCU_PLLCON1</h3>
<h3>"PLL Configuration 1 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLCON1_ADDR = 0xF000051C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLCON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0002000F</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLCON1_t">SCU_PLLCON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLCON1.bits</b>&nbsp;&quot;PLL Configuration 1 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLCON1_MASK = <tt>0x007f007f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLCON1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLCON1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>K2DIV</td>
<td>7</td>
<td>0 - 6</td>
<td>rw</td>
<td><tt>0x0000007f</tt></td>
<td>K2-Divider Value
</td>
</tr>
<tr>
<td>K1DIV</td>
<td>7</td>
<td>16 - 22</td>
<td>rw</td>
<td><tt>0x007f0000</tt></td>
<td>K1-Divider Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x007f007f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x007f007f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLERAYSTAT">&nbsp;</a>
<h3>SCU_PLLERAYSTAT</h3>
<h3>"PLL_ERAY Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLERAYSTAT_ADDR = 0xF0000524</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLERAYSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000009</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLERAYSTAT_t">SCU_PLLERAYSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLERAYSTAT.bits</b>&nbsp;&quot;PLL_ERAY Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLERAYSTAT_MASK = <tt>0x0000003f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLERAYSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLERAYSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>VCOBYST</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>VCO Bypass Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Freerunning/Normal Mode is entered</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Prescaler Mode is entered</td></tr>
</table>
</td>
</tr>
<tr>
<td>PWDSTAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>PLL_ERAY Power-saving Mode Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>PLL_ERAY Power-saving Mode was not entered</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PLL_ERAY Power-saving Mode was entered</td></tr>
</table>
</td>
</tr>
<tr>
<td>VCOLOCK</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>PLL VCO Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The frequency difference of fREF and fDIV is greater than allowed. The VCO part of the PLL_ERAY can not lock on a target frequency.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The frequency difference of fREF and fDIV is small enough to enable a stable VCO operation.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FINDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Input Clock Disconnect Select Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The input clock from the oscillator is connected to the VCO part</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The input clock from the oscillator is disconnected from the VCO part</td></tr>
</table>
</td>
</tr>
<tr>
<td>K1RDY</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>K1 Divider Ready Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>K1-Divider is not ready to operate with the new value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>K1-Divider is ready to operate with the new value</td></tr>
</table>
</td>
</tr>
<tr>
<td>K2RDY</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>K2 Divider Ready Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>K2-Divider is not ready to operate with the new value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>K2-Divider is ready to operate with the new value</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000003f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000003f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLERAYCON0">&nbsp;</a>
<h3>SCU_PLLERAYCON0</h3>
<h3>"PLL_ERAY Configuration 0 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLERAYCON0_ADDR = 0xF0000528</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLERAYCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00002E00</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLERAYCON0_t">SCU_PLLERAYCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLERAYCON0.bits</b>&nbsp;&quot;PLL_ERAY Configuration 0 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLERAYCON0_MASK = <tt>0x00043e73</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLERAYCON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLERAYCON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>VCOBYP</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>VCO Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal operation, VCO is not bypassed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Prescaler Mode; VCO is bypassed</td></tr>
</table>
</td>
</tr>
<tr>
<td>VCOPWD</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>VCO Power Saving Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal behavior</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The VCO is put into a Power Saving Mode and can no longer be used.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETFINDIS</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Status Bit PLLERAYSTAT.FINDIS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit PLLERAYSTAT.FINDIS is left unchanged</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit PLLERAYSTAT.FINDIS is set. The input clock from the oscillator is disconnected from the VCO part.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRFINDIS</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Status Bit PLLERAYSTAT.FINDIS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit PLLERAYSTAT.FINDIS is left unchanged</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit PLLERAYSTAT.FINDIS is cleared. The input clock from the oscillator is connected to the VCO part.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCDISCDIS</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Oscillator Disconnect Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>In case of a PLL loss-of-lock bit PLLERAYSTAT.FINDIS is set</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>In case of a PLL loss-of-lock bit PLLERAYSTAT.FINDIS is cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>NDIV</td>
<td>5</td>
<td>9 - 13</td>
<td>rw</td>
<td><tt>0x00003e00</tt></td>
<td>N-Divider Value
</td>
</tr>
<tr>
<td>RESLD</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Restart VCO Lock Detection
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003e43</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00043e73</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PLLERAYCON1">&nbsp;</a>
<h3>SCU_PLLERAYCON1</h3>
<h3>"PLL_ERAY Configuration 1 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PLLERAYCON1_ADDR = 0xF000052C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PLLERAYCON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000F000F</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PLLERAYCON1_t">SCU_PLLERAYCON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PLLERAYCON1.bits</b>&nbsp;&quot;PLL_ERAY Configuration 1 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PLLERAYCON1_MASK = <tt>0x007f007f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PLLERAYCON1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PLLERAYCON1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>K2DIV</td>
<td>7</td>
<td>0 - 6</td>
<td>rw</td>
<td><tt>0x0000007f</tt></td>
<td>K2-Divider Value
</td>
</tr>
<tr>
<td>K1DIV</td>
<td>7</td>
<td>16 - 22</td>
<td>rw</td>
<td><tt>0x007f0000</tt></td>
<td>K1-Divider Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x007f007f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x007f007f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_CCUCON0">&nbsp;</a>
<h3>SCU_CCUCON0</h3>
<h3>"CCU Clock Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_CCUCON0_ADDR = 0xF0000530</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_CCUCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x82030105</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_CCUCON0_t">SCU_CCUCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_CCUCON0.bits</b>&nbsp;&quot;CCU Clock Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_CCUCON0_MASK = <tt>0x8f0f0f0f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_CCUCON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_CCUCON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FPIDIV</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>FPI-Bus Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fFPI=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fFPI=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fFPI=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fFPI=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fFPI=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fFPI=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fFPI=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fFPI=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fFPI=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fFPI=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fFPI=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fFPI=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fFPI=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fFPI=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fFPI=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fFPI=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRIDIV</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>SRI-Bus Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fSRI=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fSRI=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fSRI=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fSRI=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fSRI=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fSRI=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fSRI=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fSRI=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fSRI=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fSRI=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fSRI=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fSRI=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fSRI=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fSRI=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fSRI=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fSRI=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>FSIDIV</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>FSI Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fFSI=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fFSI=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fFSI=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fFSI=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fFSI=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fFSI=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fFSI=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fFSI=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fFSI=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fFSI=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fFSI=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fFSI=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fFSI=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fFSI=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fFSI=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fFSI=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>PCPDIV</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>PCP Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fPCP=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fPCP=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fPCP=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fPCP=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fPCP=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fPCP=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fPCP=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fPCP=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fPCP=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fPCP=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fPCP=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fPCP=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fPCP=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fPCP=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fPCP=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fPCP=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCK</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The register is unlocked and can be updated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The register is locked and can not be updated</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x8f0f0f0f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0f0f0f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_CCUCON1">&nbsp;</a>
<h3>SCU_CCUCON1</h3>
<h3>"CCU Clock Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_CCUCON1_ADDR = 0xF0000534</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_CCUCON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80050B03</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_CCUCON1_t">SCU_CCUCON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_CCUCON1.bits</b>&nbsp;&quot;CCU Clock Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_CCUCON1_MASK = <tt>0x800f0f0f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_CCUCON1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_CCUCON1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MCDSDIV</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>MCDS Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fMCDS=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fMCDS=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fMCDS=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fMCDS=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fMCDS=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fMCDS=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fMCDS=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fMCDS=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fMCDS=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fMCDS=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fMCDS=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fMCDS=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fMCDS=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fMCDS=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fMCDS=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fMCDS=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFCLKDIV</td>
<td>4</td>
<td>8 - 11</td>
<td>r</td>
<td><tt>0x00000f00</tt></td>
<td>Reference Clock for MCDS Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/2 and fREFCLK1=fPLL/2</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/4 and fREFCLK1=fPLL/4</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/6 and fREFCLK1=fPLL/6</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/8 and fREFCLK1=fPLL/8</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/10 and fREFCLK1=fPLL/10</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/12 and fREFCLK1=fPLL/12</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/14 and fREFCLK1=fPLL/14</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/16 and fREFCLK1=fPLL/16</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/18 and fREFCLK1=fPLL/18</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/20 and fREFCLK1=fPLL/20</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/22 and fREFCLK1=fPLL/22</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/24 and fREFCLK1=fPLL/24</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/26 and fREFCLK1=fPLL/26</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/28 and fREFCLK1=fPLL/28</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/30 and fREFCLK1=fPLL/30</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fREFCLK2=fPLL_ERAY/32 and fREFCLK1=fPLL/32</td></tr>
</table>
</td>
</tr>
<tr>
<td>EDBBBDIV</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>ED part Backbone Bus Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fBBB=fPLL</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fBBB=fPLL/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fBBB=fPLL/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fBBB=fPLL/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fBBB=fPLL/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fBBB=fPLL/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fBBB=fPLL/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fBBB=fPLL/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fBBB=fPLL/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fBBB=fPLL/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fBBB=fPLL/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fBBB=fPLL/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fBBB=fPLL/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fBBB=fPLL/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fBBB=fPLL/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fBBB=fPLL/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCK</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The register is unlocked and can be updated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The register is locked and can not be updated</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x800f0f0f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000f000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_FDR">&nbsp;</a>
<h3>SCU_FDR</h3>
<h3>"Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_FDR_ADDR = 0xF0000538</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_FDR_t">SCU_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_FDR.bits</b>&nbsp;&quot;Fractional Divider Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_FDR_MASK = <tt>0x83ffc3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_FDR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_FDR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Step Value
</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Divider Mode
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Fractional divider is switched off; no output clock is generated. The Reset External Divider signal is 1. RESULT is not updated (default after System Reset).</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Normal Divider Mode selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Fractional Divider Mode selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Fractional divider is switched off; no output clock is generated. RESULT is not updated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>rh</td>
<td><tt>0x03ff0000</tt></td>
<td>Result Value
</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Disable Clock
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock generation of fOUT is enabled according to the setting of bit field DM.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Fractional divider is stopped. No change except when writing bit field DM.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x83ffc3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x8000c3ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x83ff0000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_EXTCON">&nbsp;</a>
<h3>SCU_EXTCON</h3>
<h3>"External Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_EXTCON_ADDR = 0xF000053C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_EXTCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_EXTCON_t">SCU_EXTCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_EXTCON.bits</b>&nbsp;&quot;External Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_EXTCON_MASK = <tt>0xff3f007d</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_EXTCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_EXTCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>External Clock Enable for EXTCLK0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No external clock is provided</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The configured external clock is provided</td></tr>
</table>
</td>
</tr>
<tr>
<td>SEL0</td>
<td>4</td>
<td>2 - 5</td>
<td>rw</td>
<td><tt>0x0000003c</tt></td>
<td>External Clock Select for EXTCLK0
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fOUT is selected for the external clock</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fPLL is selected for the external clock</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fPLL_ERAY is selected for the external clock signal</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fOSC is selected for the external clock signal</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fMT from the ERAY module is selected for the external clock</td></tr>
</table>
</td>
</tr>
<tr>
<td>GPTAINSEL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>GPTA Input Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>P2.8 is selected as input for IN0 of the GPTA</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EXTCLK0 output is selected as input for IN0 of the GPTA</td></tr>
</table>
</td>
</tr>
<tr>
<td>EN1</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>External Clock Enable for EXTCLK1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No external clock is provided</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The configured external clock is provided</td></tr>
</table>
</td>
</tr>
<tr>
<td>NSEL</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Negation Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The external clock is inverted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The external clock is not inverted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SEL1</td>
<td>4</td>
<td>18 - 21</td>
<td>rw</td>
<td><tt>0x003c0000</tt></td>
<td>External Clock Select for EXTCLK1
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fOUT is selected for the external clock</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fPLL is selected for the external clock</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fPLL_ERAY is selected for the external clock signal</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fOSC is selected for the external clock signal</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>DIV1</td>
<td>8</td>
<td>24 - 31</td>
<td>rw</td>
<td><tt>0xff000000</tt></td>
<td>External Clock Divider for EXTCLK1
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xff3f007d</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff3f007d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SYSCON">&nbsp;</a>
<h3>SCU_SYSCON</h3>
<h3>"System Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SYSCON_ADDR = 0xF0000540</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SYSCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SYSCON_t">SCU_SYSCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SYSCON.bits</b>&nbsp;&quot;System Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SYSCON_MASK = <tt>0x0000003f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SYSCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SYSCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CCTRIG0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Capture Compare Trigger x
</td>
</tr>
<tr>
<td>CCTRIG1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Capture Compare Trigger x
</td>
</tr>
<tr>
<td>GPTAIS</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>GPTA Input Select
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>IN0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>IN1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>IN2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>IN3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETLUDIS</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Latch Update Disable
</td>
</tr>
<tr>
<td>SETEXTBEN</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set External Boot Enable
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000003f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_CCUCON2">&nbsp;</a>
<h3>SCU_CCUCON2</h3>
<h3>"CCU Clock Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_CCUCON2_ADDR = 0xF0000544</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_CCUCON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_CCUCON2_t">SCU_CCUCON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_CCUCON2.bits</b>&nbsp;&quot;CCU Clock Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_CCUCON2_MASK = <tt>0x80000f0f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_CCUCON2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_CCUCON2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ERAYDIV</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>ERAY-Bus Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fERAY=fPLLERAY</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fERAY=fPLLERAY/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fERAY=fPLLERAY/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fERAY=fPLLERAY/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fERAY=fPLLERAY/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fERAY=fPLLERAY/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fERAY=fPLLERAY/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fERAY=fPLLERAY/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fERAY=fPLLERAY/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fERAY=fPLLERAY/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fERAY=fPLLERAY/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fERAY=fPLLERAY/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fERAY=fPLLERAY/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fERAY=fPLLERAY/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fERAY=fPLLERAY/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fERAY=fPLLERAY/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBUDIV</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>EBU-Bus Divider Reload Value
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>fEBU=fPLLERAY</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>fEBU=fPLLERAY/2</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>fEBU=fPLLERAY/3</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>fEBU=fPLLERAY/4</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>fEBU=fPLLERAY/5</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>fEBU=fPLLERAY/6</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>fEBU=fPLLERAY/7</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>fEBU=fPLLERAY/8</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>fEBU=fPLLERAY/9</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>fEBU=fPLLERAY/10</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>fEBU=fPLLERAY/11</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>fEBU=fPLLERAY/12</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>fEBU=fPLLERAY/13</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>fEBU=fPLLERAY/14</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>fEBU=fPLLERAY/15</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>fEBU=fPLLERAY/16</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCK</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The register is unlocked and can be updated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The register is locked and can not be updated</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x80000f0f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_RSTSTAT">&nbsp;</a>
<h3>SCU_RSTSTAT</h3>
<h3>"Reset Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_RSTSTAT_ADDR = 0xF0000550</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_RSTSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00010000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_RSTSTAT_t">SCU_RSTSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_RSTSTAT.bits</b>&nbsp;&quot;Reset Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_RSTSTAT_MASK = <tt>0x003f001b</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_RSTSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_RSTSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Reset Request Trigger Reset Status for ESR0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>ESR1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Reset Request Trigger Reset Status for ESR1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>WDT</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Reset Request Trigger Reset Status for WDT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>SW</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Reset Request Trigger Reset Status for SW
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORST</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Reset Request Trigger Reset Status for PORST
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCDS</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Reset Request Trigger Reset Status for OCDS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>CB0</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Reset Request Trigger Reset Status for Cerberus System Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>CB1</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Reset Request Trigger Reset Status for Cerberus Debug Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>CB3</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Reset Request Trigger Reset Status for Cerberus Application Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>
<tr>
<td>TP</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Reset Request Trigger Reset Status for TP
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The last reset was not requested by this reset trigger</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The last reset was requested by this reset trigger</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x003f001b</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x003f001b</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_RSTCNTCON">&nbsp;</a>
<h3>SCU_RSTCNTCON</h3>
<h3>"Reset Counter Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_RSTCNTCON_ADDR = 0xF0000554</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_RSTCNTCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x05BE05BE</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_RSTCNTCON_t">SCU_RSTCNTCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_RSTCNTCON.bits</b>&nbsp;&quot;Reset Counter Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_RSTCNTCON_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_RSTCNTCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_RSTCNTCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RELSA</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>System Application Reset Counter Reload Value
</td>
</tr>
<tr>
<td>RELD</td>
<td>16</td>
<td>16 - 31</td>
<td>rw</td>
<td><tt>0xffff0000</tt></td>
<td>Debug 1 Reset Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_RSTCON">&nbsp;</a>
<h3>SCU_RSTCON</h3>
<h3>"Reset Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_RSTCON_ADDR = 0xF0000558</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_RSTCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000002A2</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_RSTCON_t">SCU_RSTCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_RSTCON.bits</b>&nbsp;&quot;Reset Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_RSTCON_MASK = <tt>0x000003cf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_RSTCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_RSTCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>ESR0 Reset Request Trigger Reset Configuration
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No reset is generated for a trigger of ESR0</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A System Reset is generated for a trigger of ESR0 reset</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An Application Reset is generated for a trigger of ESR0 reset</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>ESR1</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>ESR1 Reset Request Trigger Reset Configuration
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No reset is generated for a trigger of ESR1</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A System Reset is generated for a trigger of ESR1 reset</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An Application Reset is generated for a trigger of ESR1 reset</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>WDT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>WDT Reset Request Trigger Reset Configuration
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No reset is generated for a trigger of WDT</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A System Reset is generated for a trigger of WDT reset</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An Application Reset is generated for a trigger of WDT reset</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>SW</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>SW Reset Request Trigger Reset Configuration
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No reset is generated for a trigger of software reset</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A System Reset is generated for a trigger of Software reset</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>An Application Reset is generated for a trigger of Software reset</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003cf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ARSTDIS">&nbsp;</a>
<h3>SCU_ARSTDIS</h3>
<h3>"Application Reset Disable Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ARSTDIS_ADDR = 0xF000055C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ARSTDIS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ARSTDIS_t">SCU_ARSTDIS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ARSTDIS.bits</b>&nbsp;&quot;Application Reset Disable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ARSTDIS_MASK = <tt>0x00000001</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ARSTDIS_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ARSTDIS_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STMDIS</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>STM Disable Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An Application Reset resets the STM</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Application Reset has no effect for the STM</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000001</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SWRSTCON">&nbsp;</a>
<h3>SCU_SWRSTCON</h3>
<h3>"Software Reset Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SWRSTCON_ADDR = 0xF0000560</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SWRSTCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SWRSTCON_t">SCU_SWRSTCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SWRSTCON.bits</b>&nbsp;&quot;Software Reset Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SWRSTCON_MASK = <tt>0x0000ff03</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SWRSTCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SWRSTCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SWBOOT</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Software Boot Configuration Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit field STSTAT.HWCFG is not updated with the content of SWCFG upon an Application Reset</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit field STSTAT.HWCFG is updated with the content of SWCFG upon an Application Reset</td></tr>
</table>
</td>
</tr>
<tr>
<td>SWRSTREQ</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Software Reset Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No SW Reset is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A SW Reset request trigger is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SWCFG</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>Software Boot Configuration
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ff01</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ff03</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ESRCFG0">&nbsp;</a>
<h3>SCU_ESRCFG0</h3>
<h3>"ESR0 Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ESRCFG0_ADDR = 0xF0000570</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ESRCFGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000110</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ESRCFGm_t">SCU_ESRCFGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ESRCFG0.bits</b>&nbsp;&quot;ESR0 Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ESRCFGm_MASK = <tt>0x00000190</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ESRCFGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ESRCFGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DFEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Digital Filter Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The filter is bypassed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The filter is used</td></tr>
</table>
</td>
</tr>
<tr>
<td>EDCON</td>
<td>2</td>
<td>7 - 8</td>
<td>rw</td>
<td><tt>0x00000180</tt></td>
<td>Edge Detection Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No trigger is generated</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A trigger is generated upon a rising edge</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>A trigger is generated upon a falling edge</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>A trigger is generated upon a rising OR falling edge</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000190</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000190</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ESRCFG1">&nbsp;</a>
<h3>SCU_ESRCFG1</h3>
<h3>"ESR1 Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ESRCFG1_ADDR = 0xF0000574</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ESRCFGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000090</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ESRCFGm_t">SCU_ESRCFGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ESRCFG1.bits</b>&nbsp;&quot;ESR1 Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ESRCFGm_MASK = <tt>0x00000190</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ESRCFGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ESRCFGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DFEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Digital Filter Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The filter is bypassed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The filter is used</td></tr>
</table>
</td>
</tr>
<tr>
<td>EDCON</td>
<td>2</td>
<td>7 - 8</td>
<td>rw</td>
<td><tt>0x00000180</tt></td>
<td>Edge Detection Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No trigger is generated</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A trigger is generated upon a rising edge</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>A trigger is generated upon a falling edge</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>A trigger is generated upon a rising OR falling edge</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000190</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000190</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_EICR0">&nbsp;</a>
<h3>SCU_EICR0</h3>
<h3>"External Input Channel Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_EICR0_ADDR = 0xF0000580</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_EICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_EICRm_t">SCU_EICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_EICR0.bits</b>&nbsp;&quot;External Input Channel Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_EICRm_MASK = <tt>0x7f307f30</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_EICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_EICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EXIS0</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>External Input Selection 0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Input 00 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input 01 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input 02 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input 03 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN0</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Falling Edge Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The falling edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a falling edge of Input Channel 0 generates a trigger event (INTF0 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN0</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Rising Edge Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The rising edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a rising edge of Input Channel 0 generates a trigger event (INTF0 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEN0</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Level Detection Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit INTF0 will not be cleared</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit INTF0 will be cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>EIEN0</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>External Input Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger event is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger event is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INP0</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Input Node Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 0 (signal INT00)</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 1 (signal INT01)</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 2 (signal INT02)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 3 (signal INT03)</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXIS1</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>External Input Selection 1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Input 10 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input 11 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input 12 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input 13 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN1</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Falling Edge Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The falling edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a falling edge of Input Channel 1 generates a trigger event (INTF1 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN1</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Rising Edge Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The rising edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a rising edge of Input Channel 1 generates a trigger event (INTF1 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEN1</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Level Detection Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit INTF1 will not be cleared</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit INTF1 will be cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>EIEN1</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>External Input Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger event is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger event is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INP1</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Input Node Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 0 (signal INT10)</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 1 (signal INT11)</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 2 (signal INT12)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 3 (signal INT13)</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x7f307f30</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7f307f30</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_EICR1">&nbsp;</a>
<h3>SCU_EICR1</h3>
<h3>"External Input Channel Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_EICR1_ADDR = 0xF0000584</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_EICRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_EICRm_t">SCU_EICRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_EICR1.bits</b>&nbsp;&quot;External Input Channel Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_EICRm_MASK = <tt>0x7f307f30</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_EICRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_EICRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EXIS0</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>External Input Selection 0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Input 00 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input 01 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input 02 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input 03 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN0</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Falling Edge Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The falling edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a falling edge of Input Channel 0 generates a trigger event (INTF0 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN0</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Rising Edge Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The rising edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a rising edge of Input Channel 0 generates a trigger event (INTF0 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEN0</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Level Detection Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit INTF0 will not be cleared</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit INTF0 will be cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>EIEN0</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>External Input Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger event is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger event is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INP0</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Input Node Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 0 (signal INT00)</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 1 (signal INT01)</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 2 (signal INT02)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The event of input channel 0 triggers output channel 3 (signal INT03)</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXIS1</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>External Input Selection 1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Input 10 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input 11 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input 12 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input 13 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEN1</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Falling Edge Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The falling edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a falling edge of Input Channel 1 generates a trigger event (INTF1 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN1</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Rising Edge Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The rising edge is not used</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The detection of a rising edge of Input Channel 1 generates a trigger event (INTF1 becomes set)</td></tr>
</table>
</td>
</tr>
<tr>
<td>LDEN1</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Level Detection Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit INTF1 will not be cleared</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit INTF1 will be cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>EIEN1</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>External Input Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger event is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger event is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>INP1</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>Input Node Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 0 (signal INT10)</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 1 (signal INT11)</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 2 (signal INT12)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The event of input channel 1 triggers output channel 3 (signal INT13)</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x7f307f30</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7f307f30</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_EIFR">&nbsp;</a>
<h3>SCU_EIFR</h3>
<h3>"External Input Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_EIFR_ADDR = 0xF0000588</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_EIFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_EIFR_t">SCU_EIFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_EIFR.bits</b>&nbsp;&quot;External Input Flag Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_EIFR_MASK = <tt>0x0000000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_EIFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_EIFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>INTF0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>External Interrupt Flag of Channel x
</td>
</tr>
<tr>
<td>INTF1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>External Interrupt Flag of Channel x
</td>
</tr>
<tr>
<td>INTF2</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>External Interrupt Flag of Channel x
</td>
</tr>
<tr>
<td>INTF3</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>External Interrupt Flag of Channel x
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_FMR">&nbsp;</a>
<h3>SCU_FMR</h3>
<h3>"Flag Modification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_FMR_ADDR = 0xF000058C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_FMR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_FMR_t">SCU_FMR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_FMR.bits</b>&nbsp;&quot;Flag Modification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_FMR_MASK = <tt>0x000f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_FMR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_FMR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FS0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is set</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is set</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is set</td></tr>
</table>
</td>
</tr>
<tr>
<td>FS3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is set</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC0</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC1</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC2</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Clear Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is cleared</td></tr>
</table>
</td>
</tr>
<tr>
<td>FC3</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Clear Flag INTFx for Channel x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit x in register EIFR is not modified</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit x in register EIFR is cleared</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000f000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PDRR">&nbsp;</a>
<h3>SCU_PDRR</h3>
<h3>"Pattern Detection Result Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PDRR_ADDR = 0xF0000590</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PDRR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000000F</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PDRR_t">SCU_PDRR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PDRR.bits</b>&nbsp;&quot;Pattern Detection Result Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PDRR_MASK = <tt>0x0000000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PDRR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PDRR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PDR0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Pattern Detection Result of Channel y
</td>
</tr>
<tr>
<td>PDR1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Pattern Detection Result of Channel y
</td>
</tr>
<tr>
<td>PDR2</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Pattern Detection Result of Channel y
</td>
</tr>
<tr>
<td>PDR3</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Pattern Detection Result of Channel y
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_IGCR0">&nbsp;</a>
<h3>SCU_IGCR0</h3>
<h3>"Interrupt Gating Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_IGCR0_ADDR = 0xF0000594</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_IGCR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_IGCR0_t">SCU_IGCR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_IGCR0.bits</b>&nbsp;&quot;Interrupt Gating Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_IGCR0_MASK = <tt>0xe30fe30f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_IGCR0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_IGCR0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>IPEN00</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Interrupt Pattern Enable for Channel 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN01</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Interrupt Pattern Enable for Channel 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN02</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Interrupt Pattern Enable for Channel 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN03</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Pattern Enable for Channel 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>ISS0</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Internal Trigger Source Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The peripheral trigger function is disabled</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input ERU_OGU01 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input ERU_OGU02 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input ERU_OGU03 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>GEEN0</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Generate Event Enable 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>IGP0</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Interrupt Gating Pattern 0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT0 is always possible due to a trigger event.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT0 is not possible.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT0 is only possible due to a trigger event while the pattern is detected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT0 is only possible due to a trigger event while the pattern is not detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN10</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Interrupt Pattern Enable for Channel 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN11</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Interrupt Pattern Enable for Channel 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN12</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Interrupt Pattern Enable for Channel 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN13</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Interrupt Pattern Enable for Channel 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>ISS1</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Internal Trigger Source Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The peripheral trigger function is disabled</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input ERU_OGU11 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input ERU_OGU12 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input ERU_OGU13 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>GEEN1</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Generate Event Enable 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>IGP1</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Interrupt Gating Pattern 1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT1 is always possible due to a trigger event.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT1 is not possible.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT1 is only possible due to a trigger event while the pattern is detected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT1 is only possible due to a trigger event while the pattern is not detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xe30fe30f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xe30fe30f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_IGCR1">&nbsp;</a>
<h3>SCU_IGCR1</h3>
<h3>"Interrupt Gating Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_IGCR1_ADDR = 0xF0000598</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_IGCR1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_IGCR1_t">SCU_IGCR1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_IGCR1.bits</b>&nbsp;&quot;Interrupt Gating Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_IGCR1_MASK = <tt>0xe30fe30f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_IGCR1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_IGCR1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>IPEN20</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Interrupt Pattern Enable for Channel 2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN21</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Interrupt Pattern Enable for Channel 2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN22</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Interrupt Pattern Enable for Channel 2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN23</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Pattern Enable for Channel 2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>ISS2</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Internal Trigger Source Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The peripheral trigger function is disabled</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input ERU_OGU21 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input ERU_OGU22 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input ERU_OGU23 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>GEEN2</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Generate Event Enable 2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>IGP2</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Interrupt Gating Pattern 2
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT2 is always possible due to a trigger event.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT2 is not possible.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT2 is only possible due to a trigger event while the pattern is detected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT2 is only possible due to a trigger event while the pattern is not detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN30</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Interrupt Pattern Enable for Channel 3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN31</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Interrupt Pattern Enable for Channel 3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN32</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Interrupt Pattern Enable for Channel 3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPEN33</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Interrupt Pattern Enable for Channel 3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The bit INTFx does not take part in the pattern detection</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The bit INTFx is taken into consideration for the pattern detection</td></tr>
</table>
</td>
</tr>
<tr>
<td>ISS3</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Internal Trigger Source Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The peripheral trigger function is disabled</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Input ERU_OGU31 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Input ERU_OGU32 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Input ERU_OGU33 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>GEEN3</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Generate Event Enable 3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The trigger generation at a change of the pattern detection result is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>IGP3</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Interrupt Gating Pattern 3
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT3 is always possible due to a trigger event.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The detected pattern is not taken into account. An activation of IOUT3 is not possible.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT3 is only possible due to a trigger event while the pattern is detected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>The detected pattern is taken into account. An activation of IOUT3 is only possible due to a trigger event while the pattern is not detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xe30fe30f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xe30fe30f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_IOCR">&nbsp;</a>
<h3>SCU_IOCR</h3>
<h3>"Input/Output Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_IOCR_ADDR = 0xF00005A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_IOCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x002010E0</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_IOCR_t">SCU_IOCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_IOCR.bits</b>&nbsp;&quot;Input/Output Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_IOCR_MASK = <tt>0x0000f0f0</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_IOCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_IOCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PC0</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Control for ESR0 Pin
</td>
</tr>
<tr>
<td>PC1</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Control for ESR1 Pin
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000f0f0</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000f0f0</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_OUT">&nbsp;</a>
<h3>SCU_OUT</h3>
<h3>"Output Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_OUT_ADDR = 0xF00005A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_OUT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_OUT_t">SCU_OUT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_OUT.bits</b>&nbsp;&quot;Output Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_OUT_MASK = <tt>0x00000003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_OUT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_OUT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>P0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Output Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The output level of ESRx is 0</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The output level of ESRx is 1</td></tr>
</table>
</td>
</tr>
<tr>
<td>P1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Output Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The output level of ESRx is 0</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The output level of ESRx is 1</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000003</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_OMR">&nbsp;</a>
<h3>SCU_OMR</h3>
<h3>"Output Modification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_OMR_ADDR = 0xF00005A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_OMR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_OMR_t">SCU_OMR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_OMR.bits</b>&nbsp;&quot;Output Modification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_OMR_MASK = <tt>0x00030003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_OMR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_OMR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PS0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Bit x
</td>
</tr>
<tr>
<td>PS1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Bit x
</td>
</tr>
<tr>
<td>PR0</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear Bit x
</td>
</tr>
<tr>
<td>PR1</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear Bit x
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00030003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_IN">&nbsp;</a>
<h3>SCU_IN</h3>
<h3>"Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_IN_ADDR = 0xF00005AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_IN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000000X</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_IN_t">SCU_IN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_IN.bits</b>&nbsp;&quot;Input Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_IN_MASK = <tt>0x00000003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_IN_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_IN_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>P0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Input Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The input level of ESRx is 0</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The input level of ESRx is 1</td></tr>
</table>
</td>
</tr>
<tr>
<td>P1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Input Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The input level of ESRx is 0</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The input level of ESRx is 1</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000003</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_PMCSR">&nbsp;</a>
<h3>SCU_PMCSR</h3>
<h3>"Power Management Control and Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_PMCSR_ADDR = 0xF00005B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_PMCSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_PMCSR_t">SCU_PMCSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_PMCSR.bits</b>&nbsp;&quot;Power Management Control and Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_PMCSR_MASK = <tt>0x00000703</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_PMCSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_PMCSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REQSLP</td>
<td>2</td>
<td>0 - 1</td>
<td>rwh</td>
<td><tt>0x00000003</tt></td>
<td>Idle Mode and Sleep Mode Request
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Run Mode</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Request Idle Mode</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Request Sleep Mode</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved; do not use this combination</td></tr>
</table>
</td>
</tr>
<tr>
<td>PMST</td>
<td>3</td>
<td>8 - 10</td>
<td>rh</td>
<td><tt>0x00000700</tt></td>
<td>Power Management Status
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Waiting for PLL lock condition</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Normal Run Mode</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Idle Mode requested</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Idle Mode acknowledged</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Sleep Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Reserved, do not use this combination</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000703</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000703</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_STSTAT">&nbsp;</a>
<h3>SCU_STSTAT</h3>
<h3>"Start-up Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_STSTAT_ADDR = 0xF00005C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_STSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_STSTAT_t">SCU_STSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_STSTAT.bits</b>&nbsp;&quot;Start-up Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_STSTAT_MASK = <tt>0x001f80ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_STSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_STSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>HWCFG</td>
<td>8</td>
<td>0 - 7</td>
<td>rh</td>
<td><tt>0x000000ff</tt></td>
<td>Hardware Configuration Setting
</td>
</tr>
<tr>
<td>Mode</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Test Mode can be selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Normal Mode is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FCBAE</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Flash Config. Sector Access Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Flash config sector is not accessible. Instead the flash memory area is accessed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Flash config sector is accessible. The flash memory area can not be accessed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LUDIS</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Latch Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit field STSTAT.HWCFG is automatically updated with the latched value of pins P0.0 to P0.7</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit field STSTAT.HWCFG is not updated with the latched value of pins P0.0 to P0.7</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTBEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>External Boot Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Boot Configuration Value is fetched by the EBU</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Boot Configuration Value is fetched by the EBU</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRSTL</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>TRSTL Status
</td>
</tr>
<tr>
<td>SPDEN</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Single Pin DAP Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Single Pin DAP Mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Single Pin DAP Mode is enabled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x001f80ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x001f80ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_STCON">&nbsp;</a>
<h3>SCU_STCON</h3>
<h3>"Start-up Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_STCON_ADDR = 0xF00005C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_STCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_STCON_t">SCU_STCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_STCON.bits</b>&nbsp;&quot;Start-up Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_STCON_MASK = <tt>0x0000e0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_STCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_STCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>HWCFG</td>
<td>8</td>
<td>0 - 7</td>
<td>w</td>
<td><tt>0x000000ff</tt></td>
<td>Hardware Configuration Setting
</td>
</tr>
<tr>
<td>SFCBAE</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Set Flash Config. Sector Access Enable
</td>
</tr>
<tr>
<td>CFCBAE</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Flash Config. Sector Access Enable
</td>
</tr>
<tr>
<td>STP</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Start-up Protection Setting
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Start-up code is executed. Start-up protection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Start-up code protection is active</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00008000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000e0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ECCCON">&nbsp;</a>
<h3>SCU_ECCCON</h3>
<h3>"ECC Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ECCCON_ADDR = 0xF00005D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ECCCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000FFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ECCCON_t">SCU_ECCCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ECCCON.bits</b>&nbsp;&quot;ECC Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ECCCON_MASK = <tt>0x00000ff5</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ECCCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ECCCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ECCENDSPR</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>ECC Error Trap Enable for DSPR and DCACHE Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENPSPR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>ECC Error Trap Enable for PDPR and ICACHE Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENLMU</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>ECC Error Trap Enable for LMU Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENPRAM</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>ECC Error Trap Enable for PCP PRAM
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENCMEM</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>ECC Error Trap Enable for PCP CMEM
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENCAN</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>ECC Error Trap Enable for CAN Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENERAY</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>ECC Error Trap Enable for ERAY Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENSRI</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>ECC Error Trap Enable for SRI-Bus
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENEBU</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>ECC Error Trap Enable for EBU
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCENBMU</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>ECC Error Trap Enable for BMU
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error trap trigger is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A ECC error trap trigger is requested</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ff5</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ff5</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ECCSTAT">&nbsp;</a>
<h3>SCU_ECCSTAT</h3>
<h3>"ECC Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ECCSTAT_ADDR = 0xF00005D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ECCSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ECCSTAT_t">SCU_ECCSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ECCSTAT.bits</b>&nbsp;&quot;ECC Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ECCSTAT_MASK = <tt>0x00000ff5</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ECCSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ECCSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DSPR</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>ECC Error Flag for DSPR and DCACHE Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>PSPR</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>ECC Error Flag for PSPR and ICACHE Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>LMU</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>ECC Error Flag for LMU Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRAM</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>ECC Error Flag for Parameter RAM Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMEM</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>ECC Error Flag for Code Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAN</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>ECC Error Flag for CAN Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERAY</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>ECC Error Flag for ERAY Memory
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRI</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>ECC Error Flag for SRI-Bus
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBU</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>ECC Error Flag for EBU
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>BMU</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>ECC Error Flag for BMU
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ECC error detected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ECC error is detected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000ff5</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000ff5</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_ECCCLR">&nbsp;</a>
<h3>SCU_ECCCLR</h3>
<h3>"ECC Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_ECCCLR_ADDR = 0xF00005D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_ECCCLR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_ECCCLR_t">SCU_ECCCLR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_ECCCLR.bits</b>&nbsp;&quot;ECC Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_ECCCLR_MASK = <tt>0x00000ff5</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_ECCCLR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_ECCCLR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DSPR</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear DSPR and DCACHE EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.DSPR</td></tr>
</table>
</td>
</tr>
<tr>
<td>PSPR</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear PSPR and PCACHE EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.PSPR</td></tr>
</table>
</td>
</tr>
<tr>
<td>LMU</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear LMU Memory EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.LMU</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRAM</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Parameter RAM Memory EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.PRAM</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMEM</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Parameter Code Memory EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.CMEM</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAN</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear CAN Memory EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.CAN</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERAY</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear ERAY Memory EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.ERAY</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRI</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear SRI-Bus EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.SRI</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBU</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear EBU EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.EBU</td></tr>
</table>
</td>
</tr>
<tr>
<td>BMU</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear BMU EEC Error Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting this bit clears bit EECSTAT.BMU</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000ff5</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_DTSSTAT">&nbsp;</a>
<h3>SCU_DTSSTAT</h3>
<h3>"Die Temperature Sensor Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_DTSSTAT_ADDR = 0xF00005E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_DTSSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_DTSSTAT_t">SCU_DTSSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_DTSSTAT.bits</b>&nbsp;&quot;Die Temperature Sensor Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_DTSSTAT_MASK = <tt>0x0000c3ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_DTSSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_DTSSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>0 - 9</td>
<td>rh</td>
<td><tt>0x000003ff</tt></td>
<td>Result of the DTS Measurement
</td>
</tr>
<tr>
<td>RDY</td>
<td>1</td>
<td>14 - 14</td>
<td>rh</td>
<td><tt>0x00004000</tt></td>
<td>Sensor Ready Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The DTS is not ready</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The DTS is ready</td></tr>
</table>
</td>
</tr>
<tr>
<td>BUSY</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Sensor Busy Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The DTS is not busy</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The DTS is busy</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000c3ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000c3ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_DTSCON">&nbsp;</a>
<h3>SCU_DTSCON</h3>
<h3>"Die Temperature Sensor Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_DTSCON_ADDR = 0xF00005E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_DTSCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_DTSCON_t">SCU_DTSCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_DTSCON.bits</b>&nbsp;&quot;Die Temperature Sensor Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_DTSCON_MASK = <tt>0x00fffff3</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_DTSCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_DTSCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PWD</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Sensor Power Down
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The DTS is powered</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The DTS is not powered</td></tr>
</table>
</td>
</tr>
<tr>
<td>START</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Sensor Measurement Start
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No DTS measurement is started</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A DTS measurement is started</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAL</td>
<td>20</td>
<td>4 - 23</td>
<td>rw</td>
<td><tt>0x00fffff0</tt></td>
<td>Calibration Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00fffff1</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00fffff3</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="WDT_CON0">&nbsp;</a>
<h3>WDT_CON0</h3>
<h3>"WDT Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>WDT_CON0_ADDR = 0xF00005F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>WDT_CON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFC0002</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/w.html#WDT_CON0_t">WDT_CON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>WDT_CON0.bits</b>&nbsp;&quot;WDT Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>WDT_CON0_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>WDT_CON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>WDT_CON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENDINIT</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>End-of-Initialization Control Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Access to Endinit-protected registers is permitted (default after Application Reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Access to Endinit-protected registers is not permitted</td></tr>
</table>
</td>
</tr>
<tr>
<td>LCK</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Lock Bit to Control Access to WDT_CON0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Register WDT_CON0 is unlocked</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Register WDT_CON0 is locked (default after Application Reset)</td></tr>
</table>
</td>
</tr>
<tr>
<td>HPW0</td>
<td>2</td>
<td>2 - 3</td>
<td>w</td>
<td><tt>0x0000000c</tt></td>
<td>Hardware Password 0
</td>
</tr>
<tr>
<td>HPW1</td>
<td>4</td>
<td>4 - 7</td>
<td>w</td>
<td><tt>0x000000f0</tt></td>
<td>Hardware Password 1
</td>
</tr>
<tr>
<td>PW</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>User-Definable Password Field for Access to WDT_CON0
</td>
</tr>
<tr>
<td>REL</td>
<td>16</td>
<td>16 - 31</td>
<td>rw</td>
<td><tt>0xffff0000</tt></td>
<td>Reload Value for the WDT
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffff03</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000003</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="WDT_CON1">&nbsp;</a>
<h3>WDT_CON1</h3>
<h3>"WDT Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>WDT_CON1_ADDR = 0xF00005F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>WDT_CON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/w.html#WDT_CON1_t">WDT_CON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>WDT_CON1.bits</b>&nbsp;&quot;WDT Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>WDT_CON1_MASK = <tt>0x0000000d</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>WDT_CON1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>WDT_CON1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CLRIRF</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Clear Internal Reset Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Request to clear the internal flag</td></tr>
</table>
</td>
</tr>
<tr>
<td>IR</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Input Frequency Request Control Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Request to set input frequency to fFPI/16384.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Request to set input frequency to fFPI/256.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DR</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Disable Request Control Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Request to enable the WDT</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Request to disable the WDT</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000d</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000000d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="WDT_SR">&nbsp;</a>
<h3>WDT_SR</h3>
<h3>"WDT Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>WDT_SR_ADDR = 0xF00005F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>WDT_SR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFC0010</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/w.html#WDT_SR_t">WDT_SR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>WDT_SR.bits</b>&nbsp;&quot;WDT Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>WDT_SR_MASK = <tt>0xffff003f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>WDT_SR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>WDT_SR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AE</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Watchdog Access Error Status Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Watchdog access error</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Watchdog access error has occurred</td></tr>
</table>
</td>
</tr>
<tr>
<td>OE</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Watchdog Overflow Error Status Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Watchdog overflow error</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Watchdog overflow error has occurred</td></tr>
</table>
</td>
</tr>
<tr>
<td>IS</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Watchdog Input Clock Status Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The timer operation clock is fFPI/16384 (default after Application Reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The timer operation clock is fFPI/256</td></tr>
</table>
</td>
</tr>
<tr>
<td>DS</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Watchdog Enable/Disable Status Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>WDT is enabled (default after Application Reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>WDT is disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>TO</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Watchdog Time-Out Mode Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Watchdog is not operating in Time-Out Mode</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The Watchdog is operating in Time-Out Mode (default after Application Reset)</td></tr>
</table>
</td>
</tr>
<tr>
<td>PR</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Watchdog Prewarning Mode Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Watchdog is not operating in Prewarning Mode</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The Watchdog is operating in Prewarning Mode</td></tr>
</table>
</td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>16 - 31</td>
<td>rh</td>
<td><tt>0xffff0000</tt></td>
<td>Timer Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff003f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff003f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_EMSR">&nbsp;</a>
<h3>SCU_EMSR</h3>
<h3>"Emergency Stop Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_EMSR_ADDR = 0xF0000600</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_EMSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_EMSR_t">SCU_EMSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_EMSR.bits</b>&nbsp;&quot;Emergency Stop Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_EMSR_MASK = <tt>0x03010007</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_EMSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_EMSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>POL</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Input Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input is high active</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input is low active</td></tr>
</table>
</td>
</tr>
<tr>
<td>MODE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Mode Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Synchronous Mode selected; emergency stop is derived from the state of flag EMSF</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous Mode selected; emergency stop is directly derived from the state of the input signal</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENON</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable ON
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Setting of EMSF is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Setting of EMSF is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMSF</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Emergency Stop Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An emergency stop has not occurred</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An emergency stop has occurred and signal emergency stop becomes active (if MODE=0)</td></tr>
</table>
</td>
</tr>
<tr>
<td>EMSFM</td>
<td>2</td>
<td>24 - 25</td>
<td>w</td>
<td><tt>0x03000000</tt></td>
<td>Emergency Stop Flag Modification
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>EMSF remains unchanged</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>EMSF becomes set</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>EMSF becomes cleared</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>EMSF remains unchanged</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00010007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x03000007</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00010000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_INTSTAT">&nbsp;</a>
<h3>SCU_INTSTAT</h3>
<h3>"Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_INTSTAT_ADDR = 0xF0000610</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_INTSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_INTSTAT_t">SCU_INTSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_INTSTAT.bits</b>&nbsp;&quot;Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_INTSTAT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_INTSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_INTSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WDTI</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Watchdog Timer Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI0</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>ERU Channel 0 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI1</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>ERU Channel 1 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI2</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>ERU Channel 2 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI3</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>ERU Channel 3 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL0I</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Flash 0 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL1I</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Flash 1 Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>DTSI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>DTS Interrupt Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No interrupt was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000000ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_INTSET">&nbsp;</a>
<h3>SCU_INTSET</h3>
<h3>"Interrupt Set Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_INTSET_ADDR = 0xF0000614</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_INTSET_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_INTSET_t">SCU_INTSET_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_INTSET.bits</b>&nbsp;&quot;Interrupt Set Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_INTSET_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_INTSET_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_INTSET_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WDTI</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Interrupt Request Flag WDTI
</td>
</tr>
<tr>
<td>ERUI0</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Interrupt Request Flag ERUI0
</td>
</tr>
<tr>
<td>ERUI1</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set Interrupt Request Flag ERUI1
</td>
</tr>
<tr>
<td>ERUI2</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Interrupt Request Flag ERUI2
</td>
</tr>
<tr>
<td>ERUI3</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Interrupt Request Flag ERUI3
</td>
</tr>
<tr>
<td>FL0I</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set Interrupt Request Flag FL0I
</td>
</tr>
<tr>
<td>FL1I</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set Interrupt Request Flag FL1I
</td>
</tr>
<tr>
<td>DTSI</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set Interrupt Request Flag DTSI
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_INTCLR">&nbsp;</a>
<h3>SCU_INTCLR</h3>
<h3>"Interrupt Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_INTCLR_ADDR = 0xF0000618</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_INTCLR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_INTCLR_t">SCU_INTCLR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_INTCLR.bits</b>&nbsp;&quot;Interrupt Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_INTCLR_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_INTCLR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_INTCLR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WDTI</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Interrupt Request Flag WDTI
</td>
</tr>
<tr>
<td>ERUI0</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Interrupt Request Flag ERUI0
</td>
</tr>
<tr>
<td>ERUI1</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Clear Interrupt Request Flag ERUI1
</td>
</tr>
<tr>
<td>ERUI2</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Interrupt Request Flag ERUI2
</td>
</tr>
<tr>
<td>ERUI3</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Interrupt Request Flag ERUI3
</td>
</tr>
<tr>
<td>FL0I</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Interrupt Request Flag FL0I
</td>
</tr>
<tr>
<td>FL1I</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Interrupt Request Flag FL1I
</td>
</tr>
<tr>
<td>DTSI</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Interrupt Request Flag DTSI
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_INTDIS">&nbsp;</a>
<h3>SCU_INTDIS</h3>
<h3>"Interrupt Disable Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_INTDIS_ADDR = 0xF000061C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_INTDIS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_INTDIS_t">SCU_INTDIS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_INTDIS.bits</b>&nbsp;&quot;Interrupt Disable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_INTDIS_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_INTDIS_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_INTDIS_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WDTI</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Disable Interrupt Request WDT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI0</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Disable Interrupt Request ERU0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI1</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Disable Interrupt Request ERU1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI2</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Disable Interrupt Request ERU2
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERUI3</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Disable Interrupt Request ERU3
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL0I</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Disable Interrupt Request Flash 0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL1I</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Disable Interrupt Request Flash 1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>DTSI</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Disable Interrupt Request DTS
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An interrupt request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No interrupt request can be generated for this source</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_INTNP">&nbsp;</a>
<h3>SCU_INTNP</h3>
<h3>"Interrupt Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_INTNP_ADDR = 0xF0000620</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_INTNP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_INTNP_t">SCU_INTNP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_INTNP.bits</b>&nbsp;&quot;Interrupt Node Pointer Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_INTNP_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_INTNP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_INTNP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WDT</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Interrupt Node Pointer for Interrupt WDT
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERU0</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Interrupt Node Pointer for Interrupt ERU0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERU1</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Interrupt Node Pointer for Interrupt ERU1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERU2</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Interrupt Node Pointer for Interrupt ERU2
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERU3</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Interrupt Node Pointer for Interrupt ERU3
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL0</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Interrupt Node Pointer for Interrupt FL0
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>FL1</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Interrupt Node Pointer for Interrupt FL1
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>DTS</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Interrupt Node Pointer for Interrupt DTS
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Interrupt node 0 is selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Interrupt node 1 is selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Interrupt node 2 is selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Interrupt node 3 is selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_TRAPSTAT">&nbsp;</a>
<h3>SCU_TRAPSTAT</h3>
<h3>"Trap Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_TRAPSTAT_ADDR = 0xF0000624</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_TRAPSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_TRAPSTAT_t">SCU_TRAPSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_TRAPSTAT.bits</b>&nbsp;&quot;Trap Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_TRAPSTAT_MASK = <tt>0x000003fb</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_TRAPSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_TRAPSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0T</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>ESR0 Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ESR1T</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>ESR1 Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>WDTT</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>WDT Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCT</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>ECC Error Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCLWDTT</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>OSCWDT Low Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCHWDTT</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>OSCWDT High Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCSPWDTT</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>OSCWDT Spike Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>SYSVCOLCKT</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>SYSVCOWDT Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERAYVCOLCKT</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>ERAYVCOWDT Trap Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No trap was requested since this bit was cleared the last time</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A trap was requested since this bit was cleared the last time</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003fb</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000003fb</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_TRAPSET">&nbsp;</a>
<h3>SCU_TRAPSET</h3>
<h3>"Trap Set Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_TRAPSET_ADDR = 0xF0000628</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_TRAPSET_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_TRAPSET_t">SCU_TRAPSET_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_TRAPSET.bits</b>&nbsp;&quot;Trap Set Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_TRAPSET_MASK = <tt>0x000003fb</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_TRAPSET_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_TRAPSET_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0T</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Trap Request Flag ESR0T
</td>
</tr>
<tr>
<td>ESR1T</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Trap Request Flag ESR1T
</td>
</tr>
<tr>
<td>WDTT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Trap Request Flag WDTT
</td>
</tr>
<tr>
<td>ECCT</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set Trap Request Flag ECCT
</td>
</tr>
<tr>
<td>OSCLWDTT</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set Trap Request Flag OSCLWDTT
</td>
</tr>
<tr>
<td>OSCHWDTT</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set Trap Request Flag OSCHWDTT
</td>
</tr>
<tr>
<td>OSCSPWDTT</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set Trap Request Flag OSCSPWDTT
</td>
</tr>
<tr>
<td>SYSVCOLCKT</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Set Trap Request Flag SYSVCOLCKT
</td>
</tr>
<tr>
<td>ERAYVCOLCKT</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Set Trap Request Flag ERAYVCOLCKT
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003fb</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_TRAPCLR">&nbsp;</a>
<h3>SCU_TRAPCLR</h3>
<h3>"Trap Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_TRAPCLR_ADDR = 0xF000062C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_TRAPCLR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_TRAPCLR_t">SCU_TRAPCLR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_TRAPCLR.bits</b>&nbsp;&quot;Trap Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_TRAPCLR_MASK = <tt>0x000003fb</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_TRAPCLR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_TRAPCLR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0T</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Clear Trap Request Flag ESR0T
</td>
</tr>
<tr>
<td>ESR1T</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Clear Trap Request Flag ESR1T
</td>
</tr>
<tr>
<td>WDTT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Clear Trap Request Flag WDTT
</td>
</tr>
<tr>
<td>ECCT</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Clear Trap Request Flag ECCT
</td>
</tr>
<tr>
<td>OSCLWDTT</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Clear Trap Request Flag OSCLWDTT
</td>
</tr>
<tr>
<td>OSCHWDTT</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Clear Trap Request Flag OSCHWDTT
</td>
</tr>
<tr>
<td>OSCSPWDTT</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Clear Trap Request Flag OSCSPWDTT
</td>
</tr>
<tr>
<td>SYSVCOLCKT</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Trap Request Flag SYSVCOLCKT
</td>
</tr>
<tr>
<td>ERAYVCOLCKT</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Trap Request Flag ERAYVCOLCKT
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003fb</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_TRAPDIS">&nbsp;</a>
<h3>SCU_TRAPDIS</h3>
<h3>"Trap Disable Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_TRAPDIS_ADDR = 0xF0000630</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_TRAPDIS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000FFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_TRAPDIS_t">SCU_TRAPDIS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_TRAPDIS.bits</b>&nbsp;&quot;Trap Disable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_TRAPDIS_MASK = <tt>0x000003fb</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_TRAPDIS_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_TRAPDIS_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ESR0T</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Disable Trap Request ESR0T
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ESR1T</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Disable Trap Request ESR1T
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>WDTT</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Disable Trap Request WDTT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECCT</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Disable Trap Request ECCT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCLWDTT</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Disable Trap Request OSCLWDTT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCHWDTT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Disable Trap Request OSCHWDTT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSCSPWDTT</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Disable Trap Request OSCSPWDTT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>SYSVCOLCKT</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Disable Trap Request SYSVCOLCKT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERAYVCOLCKT</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Disable Trap Request ERAYVCOLCKT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A trap request can be generated for this source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>No trap request can be generated for this source</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003fb</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003fb</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_CHIPID">&nbsp;</a>
<h3>SCU_CHIPID</h3>
<h3>"Chip Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_CHIPID_ADDR = 0xF0000640</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_CHIPID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00009701</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_CHIPID_t">SCU_CHIPID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_CHIPID.bits</b>&nbsp;&quot;Chip Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_CHIPID_MASK = <tt>0x3fffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_CHIPID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_CHIPID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CHREV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Chip Revision Number
</td>
</tr>
<tr>
<td>CHID</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>Chip Identification Number
</td>
</tr>
<tr>
<td>EEA</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Emulation Extension Available
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>EEC is not available</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EEC is available</td></tr>
</table>
</td>
</tr>
<tr>
<td>UCODE</td>
<td>7</td>
<td>17 - 23</td>
<td>rw</td>
<td><tt>0x00fe0000</tt></td>
<td>µCode Version
</td>
</tr>
<tr>
<td>FSIZE</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Program Flash Size
</td>
</tr>
<tr>
<td>SP</td>
<td>2</td>
<td>28 - 29</td>
<td>rw</td>
<td><tt>0x30000000</tt></td>
<td>Speed
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x3fffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x3ffeff00</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00010000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_MANID">&nbsp;</a>
<h3>SCU_MANID</h3>
<h3>"Manufacturer Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_MANID_ADDR = 0xF0000644</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_MANID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00001820</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_MANID_t">SCU_MANID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_MANID.bits</b>&nbsp;&quot;Manufacturer Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_MANID_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_MANID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_MANID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DEPT</td>
<td>5</td>
<td>0 - 4</td>
<td>r</td>
<td><tt>0x0000001f</tt></td>
<td>Department Identification Number
</td>
</tr>
<tr>
<td>MANUF</td>
<td>11</td>
<td>5 - 15</td>
<td>r</td>
<td><tt>0x0000ffe0</tt></td>
<td>Manufacturer Identification Number
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_RTID">&nbsp;</a>
<h3>SCU_RTID</h3>
<h3>"Redesign Tracing Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_RTID_ADDR = 0xF0000648</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_RTID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000XXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_RTID_t">SCU_RTID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_RTID.bits</b>&nbsp;&quot;Redesign Tracing Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_RTID_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_RTID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_RTID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RT0</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT1</td>
<td>1</td>
<td>1 - 1</td>
<td>r</td>
<td><tt>0x00000002</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT2</td>
<td>1</td>
<td>2 - 2</td>
<td>r</td>
<td><tt>0x00000004</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT3</td>
<td>1</td>
<td>3 - 3</td>
<td>r</td>
<td><tt>0x00000008</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT4</td>
<td>1</td>
<td>4 - 4</td>
<td>r</td>
<td><tt>0x00000010</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT5</td>
<td>1</td>
<td>5 - 5</td>
<td>r</td>
<td><tt>0x00000020</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT6</td>
<td>1</td>
<td>6 - 6</td>
<td>r</td>
<td><tt>0x00000040</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT7</td>
<td>1</td>
<td>7 - 7</td>
<td>r</td>
<td><tt>0x00000080</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT8</td>
<td>1</td>
<td>8 - 8</td>
<td>r</td>
<td><tt>0x00000100</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT9</td>
<td>1</td>
<td>9 - 9</td>
<td>r</td>
<td><tt>0x00000200</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT10</td>
<td>1</td>
<td>10 - 10</td>
<td>r</td>
<td><tt>0x00000400</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT11</td>
<td>1</td>
<td>11 - 11</td>
<td>r</td>
<td><tt>0x00000800</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT12</td>
<td>1</td>
<td>12 - 12</td>
<td>r</td>
<td><tt>0x00001000</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT13</td>
<td>1</td>
<td>13 - 13</td>
<td>r</td>
<td><tt>0x00002000</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT14</td>
<td>1</td>
<td>14 - 14</td>
<td>r</td>
<td><tt>0x00004000</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RT15</td>
<td>1</td>
<td>15 - 15</td>
<td>r</td>
<td><tt>0x00008000</tt></td>
<td>Redesign Trace Bit x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No change indicated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A change has been made (without changing bit field CHIPID.CHREV).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SRC3">&nbsp;</a>
<h3>SCU_SRC3</h3>
<h3>"Service Request Control 3 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SRC3_ADDR = 0xF00006F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SRC3.bits</b>&nbsp;&quot;Service Request Control 3 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service request is never serviced</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service request is on lowest priority</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service request is on highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service request is pending</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A service request is pending</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set also.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR; bit value is not stored; read always returns 0; no action if CLRR is set also.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SRC2">&nbsp;</a>
<h3>SCU_SRC2</h3>
<h3>"Service Request Control 2 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SRC2_ADDR = 0xF00006F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SRC2.bits</b>&nbsp;&quot;Service Request Control 2 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service request is never serviced</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service request is on lowest priority</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service request is on highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service request is pending</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A service request is pending</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set also.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR; bit value is not stored; read always returns 0; no action if CLRR is set also.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SRC1">&nbsp;</a>
<h3>SCU_SRC1</h3>
<h3>"Service Request Control 1 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SRC1_ADDR = 0xF00006F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SRC1.bits</b>&nbsp;&quot;Service Request Control 1 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service request is never serviced</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service request is on lowest priority</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service request is on highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service request is pending</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A service request is pending</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set also.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR; bit value is not stored; read always returns 0; no action if CLRR is set also.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SCU_SRC0">&nbsp;</a>
<h3>SCU_SRC0</h3>
<h3>"Service Request Control 0 Register"</h3>

<table>
<tr><td>Address</td><td><tt>SCU_SRC0_ADDR = 0xF00006FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>SCU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SCU_SRCm_t">SCU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SCU_SRC0.bits</b>&nbsp;&quot;Service Request Control 0 Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SCU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SCU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service request is never serviced</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service request is on lowest priority</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service request is on highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPU service is initiated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PCP request is initiated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service request is pending</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A service request is pending</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set also.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR; bit value is not stored; read always returns 0; no action if CLRR is set also.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


