-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxSobel3x3_tile_grad_x is
port (
    src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_empty_n : IN STD_LOGIC;
    src_V_pixel_0_read : OUT STD_LOGIC;
    src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_empty_n : IN STD_LOGIC;
    src_V_pixel_1_read : OUT STD_LOGIC;
    src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_empty_n : IN STD_LOGIC;
    src_V_pixel_2_read : OUT STD_LOGIC;
    src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_empty_n : IN STD_LOGIC;
    src_V_pixel_3_read : OUT STD_LOGIC;
    src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_empty_n : IN STD_LOGIC;
    src_V_pixel_4_read : OUT STD_LOGIC;
    src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_empty_n : IN STD_LOGIC;
    src_V_pixel_5_read : OUT STD_LOGIC;
    src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_empty_n : IN STD_LOGIC;
    src_V_pixel_6_read : OUT STD_LOGIC;
    src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_empty_n : IN STD_LOGIC;
    src_V_pixel_7_read : OUT STD_LOGIC;
    src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_empty_n : IN STD_LOGIC;
    src_V_pixel_8_read : OUT STD_LOGIC;
    src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_empty_n : IN STD_LOGIC;
    src_V_pixel_9_read : OUT STD_LOGIC;
    src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_empty_n : IN STD_LOGIC;
    src_V_pixel_10_read : OUT STD_LOGIC;
    src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_empty_n : IN STD_LOGIC;
    src_V_pixel_11_read : OUT STD_LOGIC;
    src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_empty_n : IN STD_LOGIC;
    src_V_pixel_12_read : OUT STD_LOGIC;
    src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_empty_n : IN STD_LOGIC;
    src_V_pixel_13_read : OUT STD_LOGIC;
    src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_empty_n : IN STD_LOGIC;
    src_V_pixel_14_read : OUT STD_LOGIC;
    src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_empty_n : IN STD_LOGIC;
    src_V_pixel_15_read : OUT STD_LOGIC;
    src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_empty_n : IN STD_LOGIC;
    src_V_pixel_16_read : OUT STD_LOGIC;
    src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_empty_n : IN STD_LOGIC;
    src_V_pixel_17_read : OUT STD_LOGIC;
    src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_empty_n : IN STD_LOGIC;
    src_V_pixel_18_read : OUT STD_LOGIC;
    src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_empty_n : IN STD_LOGIC;
    src_V_pixel_19_read : OUT STD_LOGIC;
    src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_empty_n : IN STD_LOGIC;
    src_V_pixel_20_read : OUT STD_LOGIC;
    src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_empty_n : IN STD_LOGIC;
    src_V_pixel_21_read : OUT STD_LOGIC;
    src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_empty_n : IN STD_LOGIC;
    src_V_pixel_22_read : OUT STD_LOGIC;
    src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_empty_n : IN STD_LOGIC;
    src_V_pixel_23_read : OUT STD_LOGIC;
    src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_empty_n : IN STD_LOGIC;
    src_V_pixel_24_read : OUT STD_LOGIC;
    src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_empty_n : IN STD_LOGIC;
    src_V_pixel_25_read : OUT STD_LOGIC;
    src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_empty_n : IN STD_LOGIC;
    src_V_pixel_26_read : OUT STD_LOGIC;
    src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_empty_n : IN STD_LOGIC;
    src_V_pixel_27_read : OUT STD_LOGIC;
    src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_empty_n : IN STD_LOGIC;
    src_V_pixel_28_read : OUT STD_LOGIC;
    src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_empty_n : IN STD_LOGIC;
    src_V_pixel_29_read : OUT STD_LOGIC;
    src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_empty_n : IN STD_LOGIC;
    src_V_pixel_30_read : OUT STD_LOGIC;
    src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_empty_n : IN STD_LOGIC;
    src_V_pixel_31_read : OUT STD_LOGIC;
    src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_empty_n : IN STD_LOGIC;
    src_V_pixel_32_read : OUT STD_LOGIC;
    src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_empty_n : IN STD_LOGIC;
    src_V_pixel_33_read : OUT STD_LOGIC;
    src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_empty_n : IN STD_LOGIC;
    src_V_pixel_34_read : OUT STD_LOGIC;
    src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_empty_n : IN STD_LOGIC;
    src_V_pixel_35_read : OUT STD_LOGIC;
    src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_empty_n : IN STD_LOGIC;
    src_V_pixel_36_read : OUT STD_LOGIC;
    src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_empty_n : IN STD_LOGIC;
    src_V_pixel_37_read : OUT STD_LOGIC;
    src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_empty_n : IN STD_LOGIC;
    src_V_pixel_38_read : OUT STD_LOGIC;
    src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_empty_n : IN STD_LOGIC;
    src_V_pixel_39_read : OUT STD_LOGIC;
    src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_empty_n : IN STD_LOGIC;
    src_V_pixel_40_read : OUT STD_LOGIC;
    src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_empty_n : IN STD_LOGIC;
    src_V_pixel_41_read : OUT STD_LOGIC;
    src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_42_empty_n : IN STD_LOGIC;
    src_V_pixel_42_read : OUT STD_LOGIC;
    src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_43_empty_n : IN STD_LOGIC;
    src_V_pixel_43_read : OUT STD_LOGIC;
    grad_x_V_pixel_0_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_0_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_0_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_1_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_1_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_1_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_2_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_2_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_2_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_3_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_3_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_3_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_4_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_4_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_4_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_5_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_5_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_5_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_6_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_6_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_6_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_7_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_7_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_7_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_8_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_8_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_8_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_9_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_9_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_9_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_10_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_10_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_10_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_11_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_11_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_11_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_12_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_12_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_12_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_13_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_13_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_13_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_14_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_14_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_14_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_15_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_15_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_15_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_16_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_16_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_16_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_17_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_17_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_17_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_18_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_18_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_18_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_19_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_19_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_19_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_20_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_20_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_20_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_21_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_21_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_21_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_22_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_22_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_22_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_23_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_23_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_23_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_24_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_24_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_24_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_25_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_25_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_25_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_26_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_26_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_26_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_27_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_27_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_27_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_28_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_28_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_28_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_29_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_29_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_29_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_30_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_30_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_30_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_31_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_31_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_31_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_32_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_32_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_32_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_33_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_33_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_33_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_34_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_34_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_34_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_35_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_35_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_35_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_36_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_36_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_36_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_37_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_37_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_37_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_38_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_38_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_38_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_39_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_39_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_39_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_40_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_40_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_40_s_write : OUT STD_LOGIC;
    grad_x_V_pixel_41_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_41_s_full_n : IN STD_LOGIC;
    grad_x_V_pixel_41_s_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxSobel3x3_tile_grad_x is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal Sobel_upstrm2downstrm_input_array106_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_conv3x3_tile_strm107_U0_ap_done : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_ap_continue : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_ap_idle : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_ap_ready : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_downstrm2upstrm_output_array10_U0_ap_done : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_ap_continue : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_ap_idle : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_ap_ready : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_write : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_42_full_n : STD_LOGIC;
    signal strm_in_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_42_empty_n : STD_LOGIC;
    signal strm_in_V_pixel_43_full_n : STD_LOGIC;
    signal strm_in_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_pixel_43_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_0_full_n : STD_LOGIC;
    signal strm_out_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_1_full_n : STD_LOGIC;
    signal strm_out_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_2_full_n : STD_LOGIC;
    signal strm_out_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_3_full_n : STD_LOGIC;
    signal strm_out_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_4_full_n : STD_LOGIC;
    signal strm_out_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_5_full_n : STD_LOGIC;
    signal strm_out_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_6_full_n : STD_LOGIC;
    signal strm_out_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_7_full_n : STD_LOGIC;
    signal strm_out_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_8_full_n : STD_LOGIC;
    signal strm_out_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_9_full_n : STD_LOGIC;
    signal strm_out_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_10_full_n : STD_LOGIC;
    signal strm_out_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_11_full_n : STD_LOGIC;
    signal strm_out_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_12_full_n : STD_LOGIC;
    signal strm_out_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_13_full_n : STD_LOGIC;
    signal strm_out_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_14_full_n : STD_LOGIC;
    signal strm_out_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_15_full_n : STD_LOGIC;
    signal strm_out_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_16_full_n : STD_LOGIC;
    signal strm_out_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_17_full_n : STD_LOGIC;
    signal strm_out_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_18_full_n : STD_LOGIC;
    signal strm_out_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_19_full_n : STD_LOGIC;
    signal strm_out_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_20_full_n : STD_LOGIC;
    signal strm_out_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_21_full_n : STD_LOGIC;
    signal strm_out_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_22_full_n : STD_LOGIC;
    signal strm_out_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_23_full_n : STD_LOGIC;
    signal strm_out_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_24_full_n : STD_LOGIC;
    signal strm_out_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_25_full_n : STD_LOGIC;
    signal strm_out_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_26_full_n : STD_LOGIC;
    signal strm_out_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_27_full_n : STD_LOGIC;
    signal strm_out_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_28_full_n : STD_LOGIC;
    signal strm_out_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_29_full_n : STD_LOGIC;
    signal strm_out_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_30_full_n : STD_LOGIC;
    signal strm_out_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_31_full_n : STD_LOGIC;
    signal strm_out_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_32_full_n : STD_LOGIC;
    signal strm_out_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_33_full_n : STD_LOGIC;
    signal strm_out_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_34_full_n : STD_LOGIC;
    signal strm_out_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_35_full_n : STD_LOGIC;
    signal strm_out_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_36_full_n : STD_LOGIC;
    signal strm_out_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_37_full_n : STD_LOGIC;
    signal strm_out_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_38_full_n : STD_LOGIC;
    signal strm_out_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_39_full_n : STD_LOGIC;
    signal strm_out_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_40_full_n : STD_LOGIC;
    signal strm_out_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_41_full_n : STD_LOGIC;
    signal strm_out_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_41_empty_n : STD_LOGIC;
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_sig_hs_ready : STD_LOGIC;

    component Sobel_upstrm2downstrm_input_array106 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel44_full_n : IN STD_LOGIC;
        dst_V_pixel44_write : OUT STD_LOGIC;
        dst_V_pixel45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel45_full_n : IN STD_LOGIC;
        dst_V_pixel45_write : OUT STD_LOGIC;
        dst_V_pixel46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel46_full_n : IN STD_LOGIC;
        dst_V_pixel46_write : OUT STD_LOGIC;
        dst_V_pixel47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel47_full_n : IN STD_LOGIC;
        dst_V_pixel47_write : OUT STD_LOGIC;
        dst_V_pixel48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel48_full_n : IN STD_LOGIC;
        dst_V_pixel48_write : OUT STD_LOGIC;
        dst_V_pixel49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel49_full_n : IN STD_LOGIC;
        dst_V_pixel49_write : OUT STD_LOGIC;
        dst_V_pixel50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel50_full_n : IN STD_LOGIC;
        dst_V_pixel50_write : OUT STD_LOGIC;
        dst_V_pixel51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel51_full_n : IN STD_LOGIC;
        dst_V_pixel51_write : OUT STD_LOGIC;
        dst_V_pixel52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel52_full_n : IN STD_LOGIC;
        dst_V_pixel52_write : OUT STD_LOGIC;
        dst_V_pixel53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel53_full_n : IN STD_LOGIC;
        dst_V_pixel53_write : OUT STD_LOGIC;
        dst_V_pixel54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel54_full_n : IN STD_LOGIC;
        dst_V_pixel54_write : OUT STD_LOGIC;
        dst_V_pixel55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel55_full_n : IN STD_LOGIC;
        dst_V_pixel55_write : OUT STD_LOGIC;
        dst_V_pixel56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel56_full_n : IN STD_LOGIC;
        dst_V_pixel56_write : OUT STD_LOGIC;
        dst_V_pixel57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel57_full_n : IN STD_LOGIC;
        dst_V_pixel57_write : OUT STD_LOGIC;
        dst_V_pixel58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel58_full_n : IN STD_LOGIC;
        dst_V_pixel58_write : OUT STD_LOGIC;
        dst_V_pixel59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel59_full_n : IN STD_LOGIC;
        dst_V_pixel59_write : OUT STD_LOGIC;
        dst_V_pixel60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel60_full_n : IN STD_LOGIC;
        dst_V_pixel60_write : OUT STD_LOGIC;
        dst_V_pixel61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel61_full_n : IN STD_LOGIC;
        dst_V_pixel61_write : OUT STD_LOGIC;
        dst_V_pixel62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel62_full_n : IN STD_LOGIC;
        dst_V_pixel62_write : OUT STD_LOGIC;
        dst_V_pixel63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel63_full_n : IN STD_LOGIC;
        dst_V_pixel63_write : OUT STD_LOGIC;
        dst_V_pixel64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel64_full_n : IN STD_LOGIC;
        dst_V_pixel64_write : OUT STD_LOGIC;
        dst_V_pixel65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel65_full_n : IN STD_LOGIC;
        dst_V_pixel65_write : OUT STD_LOGIC;
        dst_V_pixel66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel66_full_n : IN STD_LOGIC;
        dst_V_pixel66_write : OUT STD_LOGIC;
        dst_V_pixel67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel67_full_n : IN STD_LOGIC;
        dst_V_pixel67_write : OUT STD_LOGIC;
        dst_V_pixel68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel68_full_n : IN STD_LOGIC;
        dst_V_pixel68_write : OUT STD_LOGIC;
        dst_V_pixel69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel69_full_n : IN STD_LOGIC;
        dst_V_pixel69_write : OUT STD_LOGIC;
        dst_V_pixel70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel70_full_n : IN STD_LOGIC;
        dst_V_pixel70_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC );
    end component;


    component Sobel_conv3x3_tile_strm107 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel44_full_n : IN STD_LOGIC;
        dst_V_pixel44_write : OUT STD_LOGIC;
        dst_V_pixel45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel45_full_n : IN STD_LOGIC;
        dst_V_pixel45_write : OUT STD_LOGIC;
        dst_V_pixel46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel46_full_n : IN STD_LOGIC;
        dst_V_pixel46_write : OUT STD_LOGIC;
        dst_V_pixel47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel47_full_n : IN STD_LOGIC;
        dst_V_pixel47_write : OUT STD_LOGIC;
        dst_V_pixel48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel48_full_n : IN STD_LOGIC;
        dst_V_pixel48_write : OUT STD_LOGIC;
        dst_V_pixel49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel49_full_n : IN STD_LOGIC;
        dst_V_pixel49_write : OUT STD_LOGIC;
        dst_V_pixel50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel50_full_n : IN STD_LOGIC;
        dst_V_pixel50_write : OUT STD_LOGIC;
        dst_V_pixel51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel51_full_n : IN STD_LOGIC;
        dst_V_pixel51_write : OUT STD_LOGIC;
        dst_V_pixel52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel52_full_n : IN STD_LOGIC;
        dst_V_pixel52_write : OUT STD_LOGIC;
        dst_V_pixel53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel53_full_n : IN STD_LOGIC;
        dst_V_pixel53_write : OUT STD_LOGIC;
        dst_V_pixel54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel54_full_n : IN STD_LOGIC;
        dst_V_pixel54_write : OUT STD_LOGIC;
        dst_V_pixel55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel55_full_n : IN STD_LOGIC;
        dst_V_pixel55_write : OUT STD_LOGIC;
        dst_V_pixel56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel56_full_n : IN STD_LOGIC;
        dst_V_pixel56_write : OUT STD_LOGIC;
        dst_V_pixel57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel57_full_n : IN STD_LOGIC;
        dst_V_pixel57_write : OUT STD_LOGIC;
        dst_V_pixel58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel58_full_n : IN STD_LOGIC;
        dst_V_pixel58_write : OUT STD_LOGIC;
        dst_V_pixel59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel59_full_n : IN STD_LOGIC;
        dst_V_pixel59_write : OUT STD_LOGIC;
        dst_V_pixel60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel60_full_n : IN STD_LOGIC;
        dst_V_pixel60_write : OUT STD_LOGIC;
        dst_V_pixel61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel61_full_n : IN STD_LOGIC;
        dst_V_pixel61_write : OUT STD_LOGIC;
        dst_V_pixel62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel62_full_n : IN STD_LOGIC;
        dst_V_pixel62_write : OUT STD_LOGIC;
        dst_V_pixel63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel63_full_n : IN STD_LOGIC;
        dst_V_pixel63_write : OUT STD_LOGIC;
        dst_V_pixel64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel64_full_n : IN STD_LOGIC;
        dst_V_pixel64_write : OUT STD_LOGIC;
        dst_V_pixel65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel65_full_n : IN STD_LOGIC;
        dst_V_pixel65_write : OUT STD_LOGIC;
        dst_V_pixel66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel66_full_n : IN STD_LOGIC;
        dst_V_pixel66_write : OUT STD_LOGIC;
        dst_V_pixel67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel67_full_n : IN STD_LOGIC;
        dst_V_pixel67_write : OUT STD_LOGIC;
        dst_V_pixel68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel68_full_n : IN STD_LOGIC;
        dst_V_pixel68_write : OUT STD_LOGIC;
        dst_V_pixel69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel69_full_n : IN STD_LOGIC;
        dst_V_pixel69_write : OUT STD_LOGIC;
        dst_V_pixel70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel70_full_n : IN STD_LOGIC;
        dst_V_pixel70_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC );
    end component;


    component Sobel_downstrm2upstrm_output_array10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel42_full_n : IN STD_LOGIC;
        dst_V_pixel42_write : OUT STD_LOGIC;
        dst_V_pixel43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel43_full_n : IN STD_LOGIC;
        dst_V_pixel43_write : OUT STD_LOGIC;
        dst_V_pixel44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel44_full_n : IN STD_LOGIC;
        dst_V_pixel44_write : OUT STD_LOGIC;
        dst_V_pixel45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel45_full_n : IN STD_LOGIC;
        dst_V_pixel45_write : OUT STD_LOGIC;
        dst_V_pixel46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel46_full_n : IN STD_LOGIC;
        dst_V_pixel46_write : OUT STD_LOGIC;
        dst_V_pixel47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel47_full_n : IN STD_LOGIC;
        dst_V_pixel47_write : OUT STD_LOGIC;
        dst_V_pixel48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel48_full_n : IN STD_LOGIC;
        dst_V_pixel48_write : OUT STD_LOGIC;
        dst_V_pixel49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel49_full_n : IN STD_LOGIC;
        dst_V_pixel49_write : OUT STD_LOGIC;
        dst_V_pixel50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel50_full_n : IN STD_LOGIC;
        dst_V_pixel50_write : OUT STD_LOGIC;
        dst_V_pixel51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel51_full_n : IN STD_LOGIC;
        dst_V_pixel51_write : OUT STD_LOGIC;
        dst_V_pixel52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel52_full_n : IN STD_LOGIC;
        dst_V_pixel52_write : OUT STD_LOGIC;
        dst_V_pixel53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel53_full_n : IN STD_LOGIC;
        dst_V_pixel53_write : OUT STD_LOGIC;
        dst_V_pixel54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel54_full_n : IN STD_LOGIC;
        dst_V_pixel54_write : OUT STD_LOGIC;
        dst_V_pixel55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel55_full_n : IN STD_LOGIC;
        dst_V_pixel55_write : OUT STD_LOGIC;
        dst_V_pixel56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel56_full_n : IN STD_LOGIC;
        dst_V_pixel56_write : OUT STD_LOGIC;
        dst_V_pixel57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel57_full_n : IN STD_LOGIC;
        dst_V_pixel57_write : OUT STD_LOGIC;
        dst_V_pixel58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel58_full_n : IN STD_LOGIC;
        dst_V_pixel58_write : OUT STD_LOGIC;
        dst_V_pixel59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel59_full_n : IN STD_LOGIC;
        dst_V_pixel59_write : OUT STD_LOGIC;
        dst_V_pixel60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel60_full_n : IN STD_LOGIC;
        dst_V_pixel60_write : OUT STD_LOGIC;
        dst_V_pixel61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel61_full_n : IN STD_LOGIC;
        dst_V_pixel61_write : OUT STD_LOGIC;
        dst_V_pixel62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel62_full_n : IN STD_LOGIC;
        dst_V_pixel62_write : OUT STD_LOGIC;
        dst_V_pixel63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel63_full_n : IN STD_LOGIC;
        dst_V_pixel63_write : OUT STD_LOGIC;
        dst_V_pixel64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel64_full_n : IN STD_LOGIC;
        dst_V_pixel64_write : OUT STD_LOGIC;
        dst_V_pixel65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel65_full_n : IN STD_LOGIC;
        dst_V_pixel65_write : OUT STD_LOGIC;
        dst_V_pixel66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel66_full_n : IN STD_LOGIC;
        dst_V_pixel66_write : OUT STD_LOGIC;
        dst_V_pixel67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel67_full_n : IN STD_LOGIC;
        dst_V_pixel67_write : OUT STD_LOGIC;
        dst_V_pixel68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel68_full_n : IN STD_LOGIC;
        dst_V_pixel68_write : OUT STD_LOGIC;
        dst_V_pixel69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel69_full_n : IN STD_LOGIC;
        dst_V_pixel69_write : OUT STD_LOGIC;
        dst_V_pixel70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel70_full_n : IN STD_LOGIC;
        dst_V_pixel70_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Sobel_upstrm2downstrm_input_array106_U0 : component Sobel_upstrm2downstrm_input_array106
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_input_array106_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_input_array106_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_input_array106_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_input_array106_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_input_array106_U0_ap_ready,
        src_V_pixel_dout => src_V_pixel_0_dout,
        src_V_pixel_empty_n => src_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel_read,
        src_V_pixel1_dout => src_V_pixel_1_dout,
        src_V_pixel1_empty_n => src_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel1_read,
        src_V_pixel2_dout => src_V_pixel_2_dout,
        src_V_pixel2_empty_n => src_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel2_read,
        src_V_pixel3_dout => src_V_pixel_3_dout,
        src_V_pixel3_empty_n => src_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel3_read,
        src_V_pixel4_dout => src_V_pixel_4_dout,
        src_V_pixel4_empty_n => src_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel4_read,
        src_V_pixel5_dout => src_V_pixel_5_dout,
        src_V_pixel5_empty_n => src_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel5_read,
        src_V_pixel6_dout => src_V_pixel_6_dout,
        src_V_pixel6_empty_n => src_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel6_read,
        src_V_pixel7_dout => src_V_pixel_7_dout,
        src_V_pixel7_empty_n => src_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel7_read,
        src_V_pixel8_dout => src_V_pixel_8_dout,
        src_V_pixel8_empty_n => src_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel8_read,
        src_V_pixel9_dout => src_V_pixel_9_dout,
        src_V_pixel9_empty_n => src_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel9_read,
        src_V_pixel10_dout => src_V_pixel_10_dout,
        src_V_pixel10_empty_n => src_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel10_read,
        src_V_pixel11_dout => src_V_pixel_11_dout,
        src_V_pixel11_empty_n => src_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel11_read,
        src_V_pixel12_dout => src_V_pixel_12_dout,
        src_V_pixel12_empty_n => src_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel12_read,
        src_V_pixel13_dout => src_V_pixel_13_dout,
        src_V_pixel13_empty_n => src_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel13_read,
        src_V_pixel14_dout => src_V_pixel_14_dout,
        src_V_pixel14_empty_n => src_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel14_read,
        src_V_pixel15_dout => src_V_pixel_15_dout,
        src_V_pixel15_empty_n => src_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel15_read,
        src_V_pixel16_dout => src_V_pixel_16_dout,
        src_V_pixel16_empty_n => src_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel16_read,
        src_V_pixel17_dout => src_V_pixel_17_dout,
        src_V_pixel17_empty_n => src_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel17_read,
        src_V_pixel18_dout => src_V_pixel_18_dout,
        src_V_pixel18_empty_n => src_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel18_read,
        src_V_pixel19_dout => src_V_pixel_19_dout,
        src_V_pixel19_empty_n => src_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel19_read,
        src_V_pixel20_dout => src_V_pixel_20_dout,
        src_V_pixel20_empty_n => src_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel20_read,
        src_V_pixel21_dout => src_V_pixel_21_dout,
        src_V_pixel21_empty_n => src_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel21_read,
        src_V_pixel22_dout => src_V_pixel_22_dout,
        src_V_pixel22_empty_n => src_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel22_read,
        src_V_pixel23_dout => src_V_pixel_23_dout,
        src_V_pixel23_empty_n => src_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel23_read,
        src_V_pixel24_dout => src_V_pixel_24_dout,
        src_V_pixel24_empty_n => src_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel24_read,
        src_V_pixel25_dout => src_V_pixel_25_dout,
        src_V_pixel25_empty_n => src_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel25_read,
        src_V_pixel26_dout => src_V_pixel_26_dout,
        src_V_pixel26_empty_n => src_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel26_read,
        src_V_pixel27_dout => src_V_pixel_27_dout,
        src_V_pixel27_empty_n => src_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel27_read,
        src_V_pixel28_dout => src_V_pixel_28_dout,
        src_V_pixel28_empty_n => src_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel28_read,
        src_V_pixel29_dout => src_V_pixel_29_dout,
        src_V_pixel29_empty_n => src_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel29_read,
        src_V_pixel30_dout => src_V_pixel_30_dout,
        src_V_pixel30_empty_n => src_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel30_read,
        src_V_pixel31_dout => src_V_pixel_31_dout,
        src_V_pixel31_empty_n => src_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel31_read,
        src_V_pixel32_dout => src_V_pixel_32_dout,
        src_V_pixel32_empty_n => src_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel32_read,
        src_V_pixel33_dout => src_V_pixel_33_dout,
        src_V_pixel33_empty_n => src_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel33_read,
        src_V_pixel34_dout => src_V_pixel_34_dout,
        src_V_pixel34_empty_n => src_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel34_read,
        src_V_pixel35_dout => src_V_pixel_35_dout,
        src_V_pixel35_empty_n => src_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel35_read,
        src_V_pixel36_dout => src_V_pixel_36_dout,
        src_V_pixel36_empty_n => src_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel36_read,
        src_V_pixel37_dout => src_V_pixel_37_dout,
        src_V_pixel37_empty_n => src_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel37_read,
        src_V_pixel38_dout => src_V_pixel_38_dout,
        src_V_pixel38_empty_n => src_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel38_read,
        src_V_pixel39_dout => src_V_pixel_39_dout,
        src_V_pixel39_empty_n => src_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel39_read,
        src_V_pixel40_dout => src_V_pixel_40_dout,
        src_V_pixel40_empty_n => src_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel40_read,
        src_V_pixel41_dout => src_V_pixel_41_dout,
        src_V_pixel41_empty_n => src_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel41_read,
        src_V_pixel42_dout => src_V_pixel_42_dout,
        src_V_pixel42_empty_n => src_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel42_read,
        src_V_pixel43_dout => src_V_pixel_43_dout,
        src_V_pixel43_empty_n => src_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel43_read,
        dst_V_pixel_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => strm_in_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_write,
        dst_V_pixel44_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_din,
        dst_V_pixel44_full_n => strm_in_V_pixel_1_full_n,
        dst_V_pixel44_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_write,
        dst_V_pixel45_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_din,
        dst_V_pixel45_full_n => strm_in_V_pixel_2_full_n,
        dst_V_pixel45_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_write,
        dst_V_pixel46_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_din,
        dst_V_pixel46_full_n => strm_in_V_pixel_3_full_n,
        dst_V_pixel46_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_write,
        dst_V_pixel47_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_din,
        dst_V_pixel47_full_n => strm_in_V_pixel_4_full_n,
        dst_V_pixel47_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_write,
        dst_V_pixel48_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_din,
        dst_V_pixel48_full_n => strm_in_V_pixel_5_full_n,
        dst_V_pixel48_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_write,
        dst_V_pixel49_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_din,
        dst_V_pixel49_full_n => strm_in_V_pixel_6_full_n,
        dst_V_pixel49_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_write,
        dst_V_pixel50_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_din,
        dst_V_pixel50_full_n => strm_in_V_pixel_7_full_n,
        dst_V_pixel50_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_write,
        dst_V_pixel51_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_din,
        dst_V_pixel51_full_n => strm_in_V_pixel_8_full_n,
        dst_V_pixel51_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_write,
        dst_V_pixel52_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_din,
        dst_V_pixel52_full_n => strm_in_V_pixel_9_full_n,
        dst_V_pixel52_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_write,
        dst_V_pixel53_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_din,
        dst_V_pixel53_full_n => strm_in_V_pixel_10_full_n,
        dst_V_pixel53_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_write,
        dst_V_pixel54_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_din,
        dst_V_pixel54_full_n => strm_in_V_pixel_11_full_n,
        dst_V_pixel54_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_write,
        dst_V_pixel55_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_din,
        dst_V_pixel55_full_n => strm_in_V_pixel_12_full_n,
        dst_V_pixel55_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_write,
        dst_V_pixel56_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_din,
        dst_V_pixel56_full_n => strm_in_V_pixel_13_full_n,
        dst_V_pixel56_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_write,
        dst_V_pixel57_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_din,
        dst_V_pixel57_full_n => strm_in_V_pixel_14_full_n,
        dst_V_pixel57_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_write,
        dst_V_pixel58_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_din,
        dst_V_pixel58_full_n => strm_in_V_pixel_15_full_n,
        dst_V_pixel58_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_write,
        dst_V_pixel59_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_din,
        dst_V_pixel59_full_n => strm_in_V_pixel_16_full_n,
        dst_V_pixel59_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_write,
        dst_V_pixel60_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_din,
        dst_V_pixel60_full_n => strm_in_V_pixel_17_full_n,
        dst_V_pixel60_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_write,
        dst_V_pixel61_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_din,
        dst_V_pixel61_full_n => strm_in_V_pixel_18_full_n,
        dst_V_pixel61_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_write,
        dst_V_pixel62_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_din,
        dst_V_pixel62_full_n => strm_in_V_pixel_19_full_n,
        dst_V_pixel62_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_write,
        dst_V_pixel63_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_din,
        dst_V_pixel63_full_n => strm_in_V_pixel_20_full_n,
        dst_V_pixel63_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_write,
        dst_V_pixel64_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_din,
        dst_V_pixel64_full_n => strm_in_V_pixel_21_full_n,
        dst_V_pixel64_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_write,
        dst_V_pixel65_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_din,
        dst_V_pixel65_full_n => strm_in_V_pixel_22_full_n,
        dst_V_pixel65_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_write,
        dst_V_pixel66_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_din,
        dst_V_pixel66_full_n => strm_in_V_pixel_23_full_n,
        dst_V_pixel66_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_write,
        dst_V_pixel67_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_din,
        dst_V_pixel67_full_n => strm_in_V_pixel_24_full_n,
        dst_V_pixel67_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_write,
        dst_V_pixel68_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_din,
        dst_V_pixel68_full_n => strm_in_V_pixel_25_full_n,
        dst_V_pixel68_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_write,
        dst_V_pixel69_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_din,
        dst_V_pixel69_full_n => strm_in_V_pixel_26_full_n,
        dst_V_pixel69_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_write,
        dst_V_pixel70_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_din,
        dst_V_pixel70_full_n => strm_in_V_pixel_27_full_n,
        dst_V_pixel70_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_write,
        dst_V_pixel71_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => strm_in_V_pixel_28_full_n,
        dst_V_pixel71_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => strm_in_V_pixel_29_full_n,
        dst_V_pixel72_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => strm_in_V_pixel_30_full_n,
        dst_V_pixel73_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => strm_in_V_pixel_31_full_n,
        dst_V_pixel74_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => strm_in_V_pixel_32_full_n,
        dst_V_pixel75_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => strm_in_V_pixel_33_full_n,
        dst_V_pixel76_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => strm_in_V_pixel_34_full_n,
        dst_V_pixel77_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => strm_in_V_pixel_35_full_n,
        dst_V_pixel78_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => strm_in_V_pixel_36_full_n,
        dst_V_pixel79_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => strm_in_V_pixel_37_full_n,
        dst_V_pixel80_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => strm_in_V_pixel_38_full_n,
        dst_V_pixel81_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => strm_in_V_pixel_39_full_n,
        dst_V_pixel82_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => strm_in_V_pixel_40_full_n,
        dst_V_pixel83_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => strm_in_V_pixel_41_full_n,
        dst_V_pixel84_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => strm_in_V_pixel_42_full_n,
        dst_V_pixel85_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => strm_in_V_pixel_43_full_n,
        dst_V_pixel86_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_write);

    Sobel_conv3x3_tile_strm107_U0 : component Sobel_conv3x3_tile_strm107
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_conv3x3_tile_strm107_U0_ap_start,
        ap_done => Sobel_conv3x3_tile_strm107_U0_ap_done,
        ap_continue => Sobel_conv3x3_tile_strm107_U0_ap_continue,
        ap_idle => Sobel_conv3x3_tile_strm107_U0_ap_idle,
        ap_ready => Sobel_conv3x3_tile_strm107_U0_ap_ready,
        src_V_pixel_dout => strm_in_V_pixel_0_dout,
        src_V_pixel_empty_n => strm_in_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel_read,
        src_V_pixel1_dout => strm_in_V_pixel_1_dout,
        src_V_pixel1_empty_n => strm_in_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel1_read,
        src_V_pixel2_dout => strm_in_V_pixel_2_dout,
        src_V_pixel2_empty_n => strm_in_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel2_read,
        src_V_pixel3_dout => strm_in_V_pixel_3_dout,
        src_V_pixel3_empty_n => strm_in_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel3_read,
        src_V_pixel4_dout => strm_in_V_pixel_4_dout,
        src_V_pixel4_empty_n => strm_in_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel4_read,
        src_V_pixel5_dout => strm_in_V_pixel_5_dout,
        src_V_pixel5_empty_n => strm_in_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel5_read,
        src_V_pixel6_dout => strm_in_V_pixel_6_dout,
        src_V_pixel6_empty_n => strm_in_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel6_read,
        src_V_pixel7_dout => strm_in_V_pixel_7_dout,
        src_V_pixel7_empty_n => strm_in_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel7_read,
        src_V_pixel8_dout => strm_in_V_pixel_8_dout,
        src_V_pixel8_empty_n => strm_in_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel8_read,
        src_V_pixel9_dout => strm_in_V_pixel_9_dout,
        src_V_pixel9_empty_n => strm_in_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel9_read,
        src_V_pixel10_dout => strm_in_V_pixel_10_dout,
        src_V_pixel10_empty_n => strm_in_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel10_read,
        src_V_pixel11_dout => strm_in_V_pixel_11_dout,
        src_V_pixel11_empty_n => strm_in_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel11_read,
        src_V_pixel12_dout => strm_in_V_pixel_12_dout,
        src_V_pixel12_empty_n => strm_in_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel12_read,
        src_V_pixel13_dout => strm_in_V_pixel_13_dout,
        src_V_pixel13_empty_n => strm_in_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel13_read,
        src_V_pixel14_dout => strm_in_V_pixel_14_dout,
        src_V_pixel14_empty_n => strm_in_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel14_read,
        src_V_pixel15_dout => strm_in_V_pixel_15_dout,
        src_V_pixel15_empty_n => strm_in_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel15_read,
        src_V_pixel16_dout => strm_in_V_pixel_16_dout,
        src_V_pixel16_empty_n => strm_in_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel16_read,
        src_V_pixel17_dout => strm_in_V_pixel_17_dout,
        src_V_pixel17_empty_n => strm_in_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel17_read,
        src_V_pixel18_dout => strm_in_V_pixel_18_dout,
        src_V_pixel18_empty_n => strm_in_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel18_read,
        src_V_pixel19_dout => strm_in_V_pixel_19_dout,
        src_V_pixel19_empty_n => strm_in_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel19_read,
        src_V_pixel20_dout => strm_in_V_pixel_20_dout,
        src_V_pixel20_empty_n => strm_in_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel20_read,
        src_V_pixel21_dout => strm_in_V_pixel_21_dout,
        src_V_pixel21_empty_n => strm_in_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel21_read,
        src_V_pixel22_dout => strm_in_V_pixel_22_dout,
        src_V_pixel22_empty_n => strm_in_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel22_read,
        src_V_pixel23_dout => strm_in_V_pixel_23_dout,
        src_V_pixel23_empty_n => strm_in_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel23_read,
        src_V_pixel24_dout => strm_in_V_pixel_24_dout,
        src_V_pixel24_empty_n => strm_in_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel24_read,
        src_V_pixel25_dout => strm_in_V_pixel_25_dout,
        src_V_pixel25_empty_n => strm_in_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel25_read,
        src_V_pixel26_dout => strm_in_V_pixel_26_dout,
        src_V_pixel26_empty_n => strm_in_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel26_read,
        src_V_pixel27_dout => strm_in_V_pixel_27_dout,
        src_V_pixel27_empty_n => strm_in_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel27_read,
        src_V_pixel28_dout => strm_in_V_pixel_28_dout,
        src_V_pixel28_empty_n => strm_in_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel28_read,
        src_V_pixel29_dout => strm_in_V_pixel_29_dout,
        src_V_pixel29_empty_n => strm_in_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel29_read,
        src_V_pixel30_dout => strm_in_V_pixel_30_dout,
        src_V_pixel30_empty_n => strm_in_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel30_read,
        src_V_pixel31_dout => strm_in_V_pixel_31_dout,
        src_V_pixel31_empty_n => strm_in_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel31_read,
        src_V_pixel32_dout => strm_in_V_pixel_32_dout,
        src_V_pixel32_empty_n => strm_in_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel32_read,
        src_V_pixel33_dout => strm_in_V_pixel_33_dout,
        src_V_pixel33_empty_n => strm_in_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel33_read,
        src_V_pixel34_dout => strm_in_V_pixel_34_dout,
        src_V_pixel34_empty_n => strm_in_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel34_read,
        src_V_pixel35_dout => strm_in_V_pixel_35_dout,
        src_V_pixel35_empty_n => strm_in_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel35_read,
        src_V_pixel36_dout => strm_in_V_pixel_36_dout,
        src_V_pixel36_empty_n => strm_in_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel36_read,
        src_V_pixel37_dout => strm_in_V_pixel_37_dout,
        src_V_pixel37_empty_n => strm_in_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel37_read,
        src_V_pixel38_dout => strm_in_V_pixel_38_dout,
        src_V_pixel38_empty_n => strm_in_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel38_read,
        src_V_pixel39_dout => strm_in_V_pixel_39_dout,
        src_V_pixel39_empty_n => strm_in_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel39_read,
        src_V_pixel40_dout => strm_in_V_pixel_40_dout,
        src_V_pixel40_empty_n => strm_in_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel40_read,
        src_V_pixel41_dout => strm_in_V_pixel_41_dout,
        src_V_pixel41_empty_n => strm_in_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel41_read,
        src_V_pixel42_dout => strm_in_V_pixel_42_dout,
        src_V_pixel42_empty_n => strm_in_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel42_read,
        src_V_pixel43_dout => strm_in_V_pixel_43_dout,
        src_V_pixel43_empty_n => strm_in_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel43_read,
        dst_V_pixel_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => strm_out_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_write,
        dst_V_pixel44_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_din,
        dst_V_pixel44_full_n => strm_out_V_pixel_1_full_n,
        dst_V_pixel44_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_write,
        dst_V_pixel45_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_din,
        dst_V_pixel45_full_n => strm_out_V_pixel_2_full_n,
        dst_V_pixel45_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_write,
        dst_V_pixel46_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_din,
        dst_V_pixel46_full_n => strm_out_V_pixel_3_full_n,
        dst_V_pixel46_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_write,
        dst_V_pixel47_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_din,
        dst_V_pixel47_full_n => strm_out_V_pixel_4_full_n,
        dst_V_pixel47_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_write,
        dst_V_pixel48_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_din,
        dst_V_pixel48_full_n => strm_out_V_pixel_5_full_n,
        dst_V_pixel48_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_write,
        dst_V_pixel49_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_din,
        dst_V_pixel49_full_n => strm_out_V_pixel_6_full_n,
        dst_V_pixel49_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_write,
        dst_V_pixel50_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_din,
        dst_V_pixel50_full_n => strm_out_V_pixel_7_full_n,
        dst_V_pixel50_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_write,
        dst_V_pixel51_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_din,
        dst_V_pixel51_full_n => strm_out_V_pixel_8_full_n,
        dst_V_pixel51_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_write,
        dst_V_pixel52_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_din,
        dst_V_pixel52_full_n => strm_out_V_pixel_9_full_n,
        dst_V_pixel52_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_write,
        dst_V_pixel53_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_din,
        dst_V_pixel53_full_n => strm_out_V_pixel_10_full_n,
        dst_V_pixel53_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_write,
        dst_V_pixel54_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_din,
        dst_V_pixel54_full_n => strm_out_V_pixel_11_full_n,
        dst_V_pixel54_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_write,
        dst_V_pixel55_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_din,
        dst_V_pixel55_full_n => strm_out_V_pixel_12_full_n,
        dst_V_pixel55_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_write,
        dst_V_pixel56_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_din,
        dst_V_pixel56_full_n => strm_out_V_pixel_13_full_n,
        dst_V_pixel56_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_write,
        dst_V_pixel57_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_din,
        dst_V_pixel57_full_n => strm_out_V_pixel_14_full_n,
        dst_V_pixel57_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_write,
        dst_V_pixel58_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_din,
        dst_V_pixel58_full_n => strm_out_V_pixel_15_full_n,
        dst_V_pixel58_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_write,
        dst_V_pixel59_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_din,
        dst_V_pixel59_full_n => strm_out_V_pixel_16_full_n,
        dst_V_pixel59_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_write,
        dst_V_pixel60_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_din,
        dst_V_pixel60_full_n => strm_out_V_pixel_17_full_n,
        dst_V_pixel60_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_write,
        dst_V_pixel61_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_din,
        dst_V_pixel61_full_n => strm_out_V_pixel_18_full_n,
        dst_V_pixel61_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_write,
        dst_V_pixel62_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_din,
        dst_V_pixel62_full_n => strm_out_V_pixel_19_full_n,
        dst_V_pixel62_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_write,
        dst_V_pixel63_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_din,
        dst_V_pixel63_full_n => strm_out_V_pixel_20_full_n,
        dst_V_pixel63_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_write,
        dst_V_pixel64_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_din,
        dst_V_pixel64_full_n => strm_out_V_pixel_21_full_n,
        dst_V_pixel64_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_write,
        dst_V_pixel65_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_din,
        dst_V_pixel65_full_n => strm_out_V_pixel_22_full_n,
        dst_V_pixel65_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_write,
        dst_V_pixel66_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_din,
        dst_V_pixel66_full_n => strm_out_V_pixel_23_full_n,
        dst_V_pixel66_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_write,
        dst_V_pixel67_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_din,
        dst_V_pixel67_full_n => strm_out_V_pixel_24_full_n,
        dst_V_pixel67_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_write,
        dst_V_pixel68_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_din,
        dst_V_pixel68_full_n => strm_out_V_pixel_25_full_n,
        dst_V_pixel68_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_write,
        dst_V_pixel69_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_din,
        dst_V_pixel69_full_n => strm_out_V_pixel_26_full_n,
        dst_V_pixel69_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_write,
        dst_V_pixel70_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_din,
        dst_V_pixel70_full_n => strm_out_V_pixel_27_full_n,
        dst_V_pixel70_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_write,
        dst_V_pixel71_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => strm_out_V_pixel_28_full_n,
        dst_V_pixel71_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => strm_out_V_pixel_29_full_n,
        dst_V_pixel72_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => strm_out_V_pixel_30_full_n,
        dst_V_pixel73_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => strm_out_V_pixel_31_full_n,
        dst_V_pixel74_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => strm_out_V_pixel_32_full_n,
        dst_V_pixel75_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => strm_out_V_pixel_33_full_n,
        dst_V_pixel76_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => strm_out_V_pixel_34_full_n,
        dst_V_pixel77_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => strm_out_V_pixel_35_full_n,
        dst_V_pixel78_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => strm_out_V_pixel_36_full_n,
        dst_V_pixel79_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => strm_out_V_pixel_37_full_n,
        dst_V_pixel80_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => strm_out_V_pixel_38_full_n,
        dst_V_pixel81_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => strm_out_V_pixel_39_full_n,
        dst_V_pixel82_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => strm_out_V_pixel_40_full_n,
        dst_V_pixel83_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => strm_out_V_pixel_41_full_n,
        dst_V_pixel84_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_write);

    Sobel_downstrm2upstrm_output_array10_U0 : component Sobel_downstrm2upstrm_output_array10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_downstrm2upstrm_output_array10_U0_ap_start,
        ap_done => Sobel_downstrm2upstrm_output_array10_U0_ap_done,
        ap_continue => Sobel_downstrm2upstrm_output_array10_U0_ap_continue,
        ap_idle => Sobel_downstrm2upstrm_output_array10_U0_ap_idle,
        ap_ready => Sobel_downstrm2upstrm_output_array10_U0_ap_ready,
        src_V_pixel_dout => strm_out_V_pixel_0_dout,
        src_V_pixel_empty_n => strm_out_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel_read,
        src_V_pixel1_dout => strm_out_V_pixel_1_dout,
        src_V_pixel1_empty_n => strm_out_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel1_read,
        src_V_pixel2_dout => strm_out_V_pixel_2_dout,
        src_V_pixel2_empty_n => strm_out_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel2_read,
        src_V_pixel3_dout => strm_out_V_pixel_3_dout,
        src_V_pixel3_empty_n => strm_out_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel3_read,
        src_V_pixel4_dout => strm_out_V_pixel_4_dout,
        src_V_pixel4_empty_n => strm_out_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel4_read,
        src_V_pixel5_dout => strm_out_V_pixel_5_dout,
        src_V_pixel5_empty_n => strm_out_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel5_read,
        src_V_pixel6_dout => strm_out_V_pixel_6_dout,
        src_V_pixel6_empty_n => strm_out_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel6_read,
        src_V_pixel7_dout => strm_out_V_pixel_7_dout,
        src_V_pixel7_empty_n => strm_out_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel7_read,
        src_V_pixel8_dout => strm_out_V_pixel_8_dout,
        src_V_pixel8_empty_n => strm_out_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel8_read,
        src_V_pixel9_dout => strm_out_V_pixel_9_dout,
        src_V_pixel9_empty_n => strm_out_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel9_read,
        src_V_pixel10_dout => strm_out_V_pixel_10_dout,
        src_V_pixel10_empty_n => strm_out_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel10_read,
        src_V_pixel11_dout => strm_out_V_pixel_11_dout,
        src_V_pixel11_empty_n => strm_out_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel11_read,
        src_V_pixel12_dout => strm_out_V_pixel_12_dout,
        src_V_pixel12_empty_n => strm_out_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel12_read,
        src_V_pixel13_dout => strm_out_V_pixel_13_dout,
        src_V_pixel13_empty_n => strm_out_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel13_read,
        src_V_pixel14_dout => strm_out_V_pixel_14_dout,
        src_V_pixel14_empty_n => strm_out_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel14_read,
        src_V_pixel15_dout => strm_out_V_pixel_15_dout,
        src_V_pixel15_empty_n => strm_out_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel15_read,
        src_V_pixel16_dout => strm_out_V_pixel_16_dout,
        src_V_pixel16_empty_n => strm_out_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel16_read,
        src_V_pixel17_dout => strm_out_V_pixel_17_dout,
        src_V_pixel17_empty_n => strm_out_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel17_read,
        src_V_pixel18_dout => strm_out_V_pixel_18_dout,
        src_V_pixel18_empty_n => strm_out_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel18_read,
        src_V_pixel19_dout => strm_out_V_pixel_19_dout,
        src_V_pixel19_empty_n => strm_out_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel19_read,
        src_V_pixel20_dout => strm_out_V_pixel_20_dout,
        src_V_pixel20_empty_n => strm_out_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel20_read,
        src_V_pixel21_dout => strm_out_V_pixel_21_dout,
        src_V_pixel21_empty_n => strm_out_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel21_read,
        src_V_pixel22_dout => strm_out_V_pixel_22_dout,
        src_V_pixel22_empty_n => strm_out_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel22_read,
        src_V_pixel23_dout => strm_out_V_pixel_23_dout,
        src_V_pixel23_empty_n => strm_out_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel23_read,
        src_V_pixel24_dout => strm_out_V_pixel_24_dout,
        src_V_pixel24_empty_n => strm_out_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel24_read,
        src_V_pixel25_dout => strm_out_V_pixel_25_dout,
        src_V_pixel25_empty_n => strm_out_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel25_read,
        src_V_pixel26_dout => strm_out_V_pixel_26_dout,
        src_V_pixel26_empty_n => strm_out_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel26_read,
        src_V_pixel27_dout => strm_out_V_pixel_27_dout,
        src_V_pixel27_empty_n => strm_out_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel27_read,
        src_V_pixel28_dout => strm_out_V_pixel_28_dout,
        src_V_pixel28_empty_n => strm_out_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel28_read,
        src_V_pixel29_dout => strm_out_V_pixel_29_dout,
        src_V_pixel29_empty_n => strm_out_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel29_read,
        src_V_pixel30_dout => strm_out_V_pixel_30_dout,
        src_V_pixel30_empty_n => strm_out_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel30_read,
        src_V_pixel31_dout => strm_out_V_pixel_31_dout,
        src_V_pixel31_empty_n => strm_out_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel31_read,
        src_V_pixel32_dout => strm_out_V_pixel_32_dout,
        src_V_pixel32_empty_n => strm_out_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel32_read,
        src_V_pixel33_dout => strm_out_V_pixel_33_dout,
        src_V_pixel33_empty_n => strm_out_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel33_read,
        src_V_pixel34_dout => strm_out_V_pixel_34_dout,
        src_V_pixel34_empty_n => strm_out_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel34_read,
        src_V_pixel35_dout => strm_out_V_pixel_35_dout,
        src_V_pixel35_empty_n => strm_out_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel35_read,
        src_V_pixel36_dout => strm_out_V_pixel_36_dout,
        src_V_pixel36_empty_n => strm_out_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel36_read,
        src_V_pixel37_dout => strm_out_V_pixel_37_dout,
        src_V_pixel37_empty_n => strm_out_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel37_read,
        src_V_pixel38_dout => strm_out_V_pixel_38_dout,
        src_V_pixel38_empty_n => strm_out_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel38_read,
        src_V_pixel39_dout => strm_out_V_pixel_39_dout,
        src_V_pixel39_empty_n => strm_out_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel39_read,
        src_V_pixel40_dout => strm_out_V_pixel_40_dout,
        src_V_pixel40_empty_n => strm_out_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel40_read,
        src_V_pixel41_dout => strm_out_V_pixel_41_dout,
        src_V_pixel41_empty_n => strm_out_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel41_read,
        dst_V_pixel_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => grad_x_V_pixel_0_s_full_n,
        dst_V_pixel_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_write,
        dst_V_pixel42_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_din,
        dst_V_pixel42_full_n => grad_x_V_pixel_1_s_full_n,
        dst_V_pixel42_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_write,
        dst_V_pixel43_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_din,
        dst_V_pixel43_full_n => grad_x_V_pixel_2_s_full_n,
        dst_V_pixel43_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_write,
        dst_V_pixel44_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_din,
        dst_V_pixel44_full_n => grad_x_V_pixel_3_s_full_n,
        dst_V_pixel44_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_write,
        dst_V_pixel45_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_din,
        dst_V_pixel45_full_n => grad_x_V_pixel_4_s_full_n,
        dst_V_pixel45_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_write,
        dst_V_pixel46_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_din,
        dst_V_pixel46_full_n => grad_x_V_pixel_5_s_full_n,
        dst_V_pixel46_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_write,
        dst_V_pixel47_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_din,
        dst_V_pixel47_full_n => grad_x_V_pixel_6_s_full_n,
        dst_V_pixel47_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_write,
        dst_V_pixel48_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_din,
        dst_V_pixel48_full_n => grad_x_V_pixel_7_s_full_n,
        dst_V_pixel48_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_write,
        dst_V_pixel49_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_din,
        dst_V_pixel49_full_n => grad_x_V_pixel_8_s_full_n,
        dst_V_pixel49_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_write,
        dst_V_pixel50_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_din,
        dst_V_pixel50_full_n => grad_x_V_pixel_9_s_full_n,
        dst_V_pixel50_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_write,
        dst_V_pixel51_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_din,
        dst_V_pixel51_full_n => grad_x_V_pixel_10_s_full_n,
        dst_V_pixel51_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_write,
        dst_V_pixel52_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_din,
        dst_V_pixel52_full_n => grad_x_V_pixel_11_s_full_n,
        dst_V_pixel52_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_write,
        dst_V_pixel53_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_din,
        dst_V_pixel53_full_n => grad_x_V_pixel_12_s_full_n,
        dst_V_pixel53_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_write,
        dst_V_pixel54_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_din,
        dst_V_pixel54_full_n => grad_x_V_pixel_13_s_full_n,
        dst_V_pixel54_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_write,
        dst_V_pixel55_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_din,
        dst_V_pixel55_full_n => grad_x_V_pixel_14_s_full_n,
        dst_V_pixel55_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_write,
        dst_V_pixel56_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_din,
        dst_V_pixel56_full_n => grad_x_V_pixel_15_s_full_n,
        dst_V_pixel56_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_write,
        dst_V_pixel57_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_din,
        dst_V_pixel57_full_n => grad_x_V_pixel_16_s_full_n,
        dst_V_pixel57_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_write,
        dst_V_pixel58_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_din,
        dst_V_pixel58_full_n => grad_x_V_pixel_17_s_full_n,
        dst_V_pixel58_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_write,
        dst_V_pixel59_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_din,
        dst_V_pixel59_full_n => grad_x_V_pixel_18_s_full_n,
        dst_V_pixel59_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_write,
        dst_V_pixel60_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_din,
        dst_V_pixel60_full_n => grad_x_V_pixel_19_s_full_n,
        dst_V_pixel60_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_write,
        dst_V_pixel61_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_din,
        dst_V_pixel61_full_n => grad_x_V_pixel_20_s_full_n,
        dst_V_pixel61_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_write,
        dst_V_pixel62_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_din,
        dst_V_pixel62_full_n => grad_x_V_pixel_21_s_full_n,
        dst_V_pixel62_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_write,
        dst_V_pixel63_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_din,
        dst_V_pixel63_full_n => grad_x_V_pixel_22_s_full_n,
        dst_V_pixel63_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_write,
        dst_V_pixel64_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_din,
        dst_V_pixel64_full_n => grad_x_V_pixel_23_s_full_n,
        dst_V_pixel64_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_write,
        dst_V_pixel65_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_din,
        dst_V_pixel65_full_n => grad_x_V_pixel_24_s_full_n,
        dst_V_pixel65_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_write,
        dst_V_pixel66_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_din,
        dst_V_pixel66_full_n => grad_x_V_pixel_25_s_full_n,
        dst_V_pixel66_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_write,
        dst_V_pixel67_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_din,
        dst_V_pixel67_full_n => grad_x_V_pixel_26_s_full_n,
        dst_V_pixel67_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_write,
        dst_V_pixel68_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_din,
        dst_V_pixel68_full_n => grad_x_V_pixel_27_s_full_n,
        dst_V_pixel68_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_write,
        dst_V_pixel69_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_din,
        dst_V_pixel69_full_n => grad_x_V_pixel_28_s_full_n,
        dst_V_pixel69_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_write,
        dst_V_pixel70_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_din,
        dst_V_pixel70_full_n => grad_x_V_pixel_29_s_full_n,
        dst_V_pixel70_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_write,
        dst_V_pixel71_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => grad_x_V_pixel_30_s_full_n,
        dst_V_pixel71_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => grad_x_V_pixel_31_s_full_n,
        dst_V_pixel72_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => grad_x_V_pixel_32_s_full_n,
        dst_V_pixel73_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => grad_x_V_pixel_33_s_full_n,
        dst_V_pixel74_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => grad_x_V_pixel_34_s_full_n,
        dst_V_pixel75_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => grad_x_V_pixel_35_s_full_n,
        dst_V_pixel76_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => grad_x_V_pixel_36_s_full_n,
        dst_V_pixel77_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => grad_x_V_pixel_37_s_full_n,
        dst_V_pixel78_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => grad_x_V_pixel_38_s_full_n,
        dst_V_pixel79_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => grad_x_V_pixel_39_s_full_n,
        dst_V_pixel80_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => grad_x_V_pixel_40_s_full_n,
        dst_V_pixel81_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => grad_x_V_pixel_41_s_full_n,
        dst_V_pixel82_write => Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_write);

    strm_in_V_pixel_0_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_din,
        if_full_n => strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel_write,
        if_dout => strm_in_V_pixel_0_dout,
        if_empty_n => strm_in_V_pixel_0_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel_read);

    strm_in_V_pixel_1_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_din,
        if_full_n => strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel44_write,
        if_dout => strm_in_V_pixel_1_dout,
        if_empty_n => strm_in_V_pixel_1_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel1_read);

    strm_in_V_pixel_2_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_din,
        if_full_n => strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel45_write,
        if_dout => strm_in_V_pixel_2_dout,
        if_empty_n => strm_in_V_pixel_2_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel2_read);

    strm_in_V_pixel_3_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_din,
        if_full_n => strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel46_write,
        if_dout => strm_in_V_pixel_3_dout,
        if_empty_n => strm_in_V_pixel_3_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel3_read);

    strm_in_V_pixel_4_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_din,
        if_full_n => strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel47_write,
        if_dout => strm_in_V_pixel_4_dout,
        if_empty_n => strm_in_V_pixel_4_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel4_read);

    strm_in_V_pixel_5_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_din,
        if_full_n => strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel48_write,
        if_dout => strm_in_V_pixel_5_dout,
        if_empty_n => strm_in_V_pixel_5_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel5_read);

    strm_in_V_pixel_6_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_din,
        if_full_n => strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel49_write,
        if_dout => strm_in_V_pixel_6_dout,
        if_empty_n => strm_in_V_pixel_6_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel6_read);

    strm_in_V_pixel_7_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_din,
        if_full_n => strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel50_write,
        if_dout => strm_in_V_pixel_7_dout,
        if_empty_n => strm_in_V_pixel_7_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel7_read);

    strm_in_V_pixel_8_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_din,
        if_full_n => strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel51_write,
        if_dout => strm_in_V_pixel_8_dout,
        if_empty_n => strm_in_V_pixel_8_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel8_read);

    strm_in_V_pixel_9_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_din,
        if_full_n => strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel52_write,
        if_dout => strm_in_V_pixel_9_dout,
        if_empty_n => strm_in_V_pixel_9_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel9_read);

    strm_in_V_pixel_10_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_din,
        if_full_n => strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel53_write,
        if_dout => strm_in_V_pixel_10_dout,
        if_empty_n => strm_in_V_pixel_10_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel10_read);

    strm_in_V_pixel_11_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_din,
        if_full_n => strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel54_write,
        if_dout => strm_in_V_pixel_11_dout,
        if_empty_n => strm_in_V_pixel_11_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel11_read);

    strm_in_V_pixel_12_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_din,
        if_full_n => strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel55_write,
        if_dout => strm_in_V_pixel_12_dout,
        if_empty_n => strm_in_V_pixel_12_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel12_read);

    strm_in_V_pixel_13_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_din,
        if_full_n => strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel56_write,
        if_dout => strm_in_V_pixel_13_dout,
        if_empty_n => strm_in_V_pixel_13_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel13_read);

    strm_in_V_pixel_14_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_din,
        if_full_n => strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel57_write,
        if_dout => strm_in_V_pixel_14_dout,
        if_empty_n => strm_in_V_pixel_14_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel14_read);

    strm_in_V_pixel_15_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_din,
        if_full_n => strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel58_write,
        if_dout => strm_in_V_pixel_15_dout,
        if_empty_n => strm_in_V_pixel_15_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel15_read);

    strm_in_V_pixel_16_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_din,
        if_full_n => strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel59_write,
        if_dout => strm_in_V_pixel_16_dout,
        if_empty_n => strm_in_V_pixel_16_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel16_read);

    strm_in_V_pixel_17_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_din,
        if_full_n => strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel60_write,
        if_dout => strm_in_V_pixel_17_dout,
        if_empty_n => strm_in_V_pixel_17_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel17_read);

    strm_in_V_pixel_18_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_din,
        if_full_n => strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel61_write,
        if_dout => strm_in_V_pixel_18_dout,
        if_empty_n => strm_in_V_pixel_18_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel18_read);

    strm_in_V_pixel_19_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_din,
        if_full_n => strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel62_write,
        if_dout => strm_in_V_pixel_19_dout,
        if_empty_n => strm_in_V_pixel_19_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel19_read);

    strm_in_V_pixel_20_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_din,
        if_full_n => strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel63_write,
        if_dout => strm_in_V_pixel_20_dout,
        if_empty_n => strm_in_V_pixel_20_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel20_read);

    strm_in_V_pixel_21_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_din,
        if_full_n => strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel64_write,
        if_dout => strm_in_V_pixel_21_dout,
        if_empty_n => strm_in_V_pixel_21_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel21_read);

    strm_in_V_pixel_22_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_din,
        if_full_n => strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel65_write,
        if_dout => strm_in_V_pixel_22_dout,
        if_empty_n => strm_in_V_pixel_22_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel22_read);

    strm_in_V_pixel_23_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_din,
        if_full_n => strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel66_write,
        if_dout => strm_in_V_pixel_23_dout,
        if_empty_n => strm_in_V_pixel_23_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel23_read);

    strm_in_V_pixel_24_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_din,
        if_full_n => strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel67_write,
        if_dout => strm_in_V_pixel_24_dout,
        if_empty_n => strm_in_V_pixel_24_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel24_read);

    strm_in_V_pixel_25_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_din,
        if_full_n => strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel68_write,
        if_dout => strm_in_V_pixel_25_dout,
        if_empty_n => strm_in_V_pixel_25_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel25_read);

    strm_in_V_pixel_26_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_din,
        if_full_n => strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel69_write,
        if_dout => strm_in_V_pixel_26_dout,
        if_empty_n => strm_in_V_pixel_26_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel26_read);

    strm_in_V_pixel_27_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_din,
        if_full_n => strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel70_write,
        if_dout => strm_in_V_pixel_27_dout,
        if_empty_n => strm_in_V_pixel_27_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel27_read);

    strm_in_V_pixel_28_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_din,
        if_full_n => strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel71_write,
        if_dout => strm_in_V_pixel_28_dout,
        if_empty_n => strm_in_V_pixel_28_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel28_read);

    strm_in_V_pixel_29_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_din,
        if_full_n => strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel72_write,
        if_dout => strm_in_V_pixel_29_dout,
        if_empty_n => strm_in_V_pixel_29_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel29_read);

    strm_in_V_pixel_30_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_din,
        if_full_n => strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel73_write,
        if_dout => strm_in_V_pixel_30_dout,
        if_empty_n => strm_in_V_pixel_30_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel30_read);

    strm_in_V_pixel_31_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_din,
        if_full_n => strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel74_write,
        if_dout => strm_in_V_pixel_31_dout,
        if_empty_n => strm_in_V_pixel_31_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel31_read);

    strm_in_V_pixel_32_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_din,
        if_full_n => strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel75_write,
        if_dout => strm_in_V_pixel_32_dout,
        if_empty_n => strm_in_V_pixel_32_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel32_read);

    strm_in_V_pixel_33_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_din,
        if_full_n => strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel76_write,
        if_dout => strm_in_V_pixel_33_dout,
        if_empty_n => strm_in_V_pixel_33_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel33_read);

    strm_in_V_pixel_34_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_din,
        if_full_n => strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel77_write,
        if_dout => strm_in_V_pixel_34_dout,
        if_empty_n => strm_in_V_pixel_34_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel34_read);

    strm_in_V_pixel_35_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_din,
        if_full_n => strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel78_write,
        if_dout => strm_in_V_pixel_35_dout,
        if_empty_n => strm_in_V_pixel_35_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel35_read);

    strm_in_V_pixel_36_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_din,
        if_full_n => strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel79_write,
        if_dout => strm_in_V_pixel_36_dout,
        if_empty_n => strm_in_V_pixel_36_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel36_read);

    strm_in_V_pixel_37_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_din,
        if_full_n => strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel80_write,
        if_dout => strm_in_V_pixel_37_dout,
        if_empty_n => strm_in_V_pixel_37_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel37_read);

    strm_in_V_pixel_38_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_din,
        if_full_n => strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel81_write,
        if_dout => strm_in_V_pixel_38_dout,
        if_empty_n => strm_in_V_pixel_38_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel38_read);

    strm_in_V_pixel_39_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_din,
        if_full_n => strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel82_write,
        if_dout => strm_in_V_pixel_39_dout,
        if_empty_n => strm_in_V_pixel_39_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel39_read);

    strm_in_V_pixel_40_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_din,
        if_full_n => strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel83_write,
        if_dout => strm_in_V_pixel_40_dout,
        if_empty_n => strm_in_V_pixel_40_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel40_read);

    strm_in_V_pixel_41_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_din,
        if_full_n => strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel84_write,
        if_dout => strm_in_V_pixel_41_dout,
        if_empty_n => strm_in_V_pixel_41_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel41_read);

    strm_in_V_pixel_42_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_din,
        if_full_n => strm_in_V_pixel_42_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel85_write,
        if_dout => strm_in_V_pixel_42_dout,
        if_empty_n => strm_in_V_pixel_42_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel42_read);

    strm_in_V_pixel_43_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_in_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_din,
        if_full_n => strm_in_V_pixel_43_full_n,
        if_write => Sobel_upstrm2downstrm_input_array106_U0_dst_V_pixel86_write,
        if_dout => strm_in_V_pixel_43_dout,
        if_empty_n => strm_in_V_pixel_43_empty_n,
        if_read => Sobel_conv3x3_tile_strm107_U0_src_V_pixel43_read);

    strm_out_V_pixel_0_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_din,
        if_full_n => strm_out_V_pixel_0_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel_write,
        if_dout => strm_out_V_pixel_0_dout,
        if_empty_n => strm_out_V_pixel_0_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel_read);

    strm_out_V_pixel_1_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_din,
        if_full_n => strm_out_V_pixel_1_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel44_write,
        if_dout => strm_out_V_pixel_1_dout,
        if_empty_n => strm_out_V_pixel_1_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel1_read);

    strm_out_V_pixel_2_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_din,
        if_full_n => strm_out_V_pixel_2_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel45_write,
        if_dout => strm_out_V_pixel_2_dout,
        if_empty_n => strm_out_V_pixel_2_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel2_read);

    strm_out_V_pixel_3_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_din,
        if_full_n => strm_out_V_pixel_3_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel46_write,
        if_dout => strm_out_V_pixel_3_dout,
        if_empty_n => strm_out_V_pixel_3_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel3_read);

    strm_out_V_pixel_4_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_din,
        if_full_n => strm_out_V_pixel_4_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel47_write,
        if_dout => strm_out_V_pixel_4_dout,
        if_empty_n => strm_out_V_pixel_4_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel4_read);

    strm_out_V_pixel_5_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_din,
        if_full_n => strm_out_V_pixel_5_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel48_write,
        if_dout => strm_out_V_pixel_5_dout,
        if_empty_n => strm_out_V_pixel_5_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel5_read);

    strm_out_V_pixel_6_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_din,
        if_full_n => strm_out_V_pixel_6_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel49_write,
        if_dout => strm_out_V_pixel_6_dout,
        if_empty_n => strm_out_V_pixel_6_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel6_read);

    strm_out_V_pixel_7_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_din,
        if_full_n => strm_out_V_pixel_7_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel50_write,
        if_dout => strm_out_V_pixel_7_dout,
        if_empty_n => strm_out_V_pixel_7_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel7_read);

    strm_out_V_pixel_8_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_din,
        if_full_n => strm_out_V_pixel_8_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel51_write,
        if_dout => strm_out_V_pixel_8_dout,
        if_empty_n => strm_out_V_pixel_8_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel8_read);

    strm_out_V_pixel_9_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_din,
        if_full_n => strm_out_V_pixel_9_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel52_write,
        if_dout => strm_out_V_pixel_9_dout,
        if_empty_n => strm_out_V_pixel_9_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel9_read);

    strm_out_V_pixel_10_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_din,
        if_full_n => strm_out_V_pixel_10_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel53_write,
        if_dout => strm_out_V_pixel_10_dout,
        if_empty_n => strm_out_V_pixel_10_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel10_read);

    strm_out_V_pixel_11_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_din,
        if_full_n => strm_out_V_pixel_11_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel54_write,
        if_dout => strm_out_V_pixel_11_dout,
        if_empty_n => strm_out_V_pixel_11_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel11_read);

    strm_out_V_pixel_12_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_din,
        if_full_n => strm_out_V_pixel_12_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel55_write,
        if_dout => strm_out_V_pixel_12_dout,
        if_empty_n => strm_out_V_pixel_12_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel12_read);

    strm_out_V_pixel_13_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_din,
        if_full_n => strm_out_V_pixel_13_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel56_write,
        if_dout => strm_out_V_pixel_13_dout,
        if_empty_n => strm_out_V_pixel_13_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel13_read);

    strm_out_V_pixel_14_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_din,
        if_full_n => strm_out_V_pixel_14_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel57_write,
        if_dout => strm_out_V_pixel_14_dout,
        if_empty_n => strm_out_V_pixel_14_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel14_read);

    strm_out_V_pixel_15_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_din,
        if_full_n => strm_out_V_pixel_15_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel58_write,
        if_dout => strm_out_V_pixel_15_dout,
        if_empty_n => strm_out_V_pixel_15_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel15_read);

    strm_out_V_pixel_16_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_din,
        if_full_n => strm_out_V_pixel_16_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel59_write,
        if_dout => strm_out_V_pixel_16_dout,
        if_empty_n => strm_out_V_pixel_16_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel16_read);

    strm_out_V_pixel_17_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_din,
        if_full_n => strm_out_V_pixel_17_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel60_write,
        if_dout => strm_out_V_pixel_17_dout,
        if_empty_n => strm_out_V_pixel_17_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel17_read);

    strm_out_V_pixel_18_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_din,
        if_full_n => strm_out_V_pixel_18_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel61_write,
        if_dout => strm_out_V_pixel_18_dout,
        if_empty_n => strm_out_V_pixel_18_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel18_read);

    strm_out_V_pixel_19_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_din,
        if_full_n => strm_out_V_pixel_19_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel62_write,
        if_dout => strm_out_V_pixel_19_dout,
        if_empty_n => strm_out_V_pixel_19_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel19_read);

    strm_out_V_pixel_20_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_din,
        if_full_n => strm_out_V_pixel_20_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel63_write,
        if_dout => strm_out_V_pixel_20_dout,
        if_empty_n => strm_out_V_pixel_20_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel20_read);

    strm_out_V_pixel_21_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_din,
        if_full_n => strm_out_V_pixel_21_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel64_write,
        if_dout => strm_out_V_pixel_21_dout,
        if_empty_n => strm_out_V_pixel_21_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel21_read);

    strm_out_V_pixel_22_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_din,
        if_full_n => strm_out_V_pixel_22_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel65_write,
        if_dout => strm_out_V_pixel_22_dout,
        if_empty_n => strm_out_V_pixel_22_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel22_read);

    strm_out_V_pixel_23_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_din,
        if_full_n => strm_out_V_pixel_23_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel66_write,
        if_dout => strm_out_V_pixel_23_dout,
        if_empty_n => strm_out_V_pixel_23_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel23_read);

    strm_out_V_pixel_24_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_din,
        if_full_n => strm_out_V_pixel_24_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel67_write,
        if_dout => strm_out_V_pixel_24_dout,
        if_empty_n => strm_out_V_pixel_24_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel24_read);

    strm_out_V_pixel_25_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_din,
        if_full_n => strm_out_V_pixel_25_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel68_write,
        if_dout => strm_out_V_pixel_25_dout,
        if_empty_n => strm_out_V_pixel_25_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel25_read);

    strm_out_V_pixel_26_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_din,
        if_full_n => strm_out_V_pixel_26_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel69_write,
        if_dout => strm_out_V_pixel_26_dout,
        if_empty_n => strm_out_V_pixel_26_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel26_read);

    strm_out_V_pixel_27_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_din,
        if_full_n => strm_out_V_pixel_27_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel70_write,
        if_dout => strm_out_V_pixel_27_dout,
        if_empty_n => strm_out_V_pixel_27_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel27_read);

    strm_out_V_pixel_28_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_din,
        if_full_n => strm_out_V_pixel_28_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel71_write,
        if_dout => strm_out_V_pixel_28_dout,
        if_empty_n => strm_out_V_pixel_28_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel28_read);

    strm_out_V_pixel_29_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_din,
        if_full_n => strm_out_V_pixel_29_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel72_write,
        if_dout => strm_out_V_pixel_29_dout,
        if_empty_n => strm_out_V_pixel_29_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel29_read);

    strm_out_V_pixel_30_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_din,
        if_full_n => strm_out_V_pixel_30_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel73_write,
        if_dout => strm_out_V_pixel_30_dout,
        if_empty_n => strm_out_V_pixel_30_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel30_read);

    strm_out_V_pixel_31_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_din,
        if_full_n => strm_out_V_pixel_31_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel74_write,
        if_dout => strm_out_V_pixel_31_dout,
        if_empty_n => strm_out_V_pixel_31_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel31_read);

    strm_out_V_pixel_32_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_din,
        if_full_n => strm_out_V_pixel_32_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel75_write,
        if_dout => strm_out_V_pixel_32_dout,
        if_empty_n => strm_out_V_pixel_32_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel32_read);

    strm_out_V_pixel_33_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_din,
        if_full_n => strm_out_V_pixel_33_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel76_write,
        if_dout => strm_out_V_pixel_33_dout,
        if_empty_n => strm_out_V_pixel_33_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel33_read);

    strm_out_V_pixel_34_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_din,
        if_full_n => strm_out_V_pixel_34_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel77_write,
        if_dout => strm_out_V_pixel_34_dout,
        if_empty_n => strm_out_V_pixel_34_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel34_read);

    strm_out_V_pixel_35_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_din,
        if_full_n => strm_out_V_pixel_35_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel78_write,
        if_dout => strm_out_V_pixel_35_dout,
        if_empty_n => strm_out_V_pixel_35_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel35_read);

    strm_out_V_pixel_36_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_din,
        if_full_n => strm_out_V_pixel_36_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel79_write,
        if_dout => strm_out_V_pixel_36_dout,
        if_empty_n => strm_out_V_pixel_36_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel36_read);

    strm_out_V_pixel_37_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_din,
        if_full_n => strm_out_V_pixel_37_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel80_write,
        if_dout => strm_out_V_pixel_37_dout,
        if_empty_n => strm_out_V_pixel_37_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel37_read);

    strm_out_V_pixel_38_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_din,
        if_full_n => strm_out_V_pixel_38_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel81_write,
        if_dout => strm_out_V_pixel_38_dout,
        if_empty_n => strm_out_V_pixel_38_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel38_read);

    strm_out_V_pixel_39_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_din,
        if_full_n => strm_out_V_pixel_39_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel82_write,
        if_dout => strm_out_V_pixel_39_dout,
        if_empty_n => strm_out_V_pixel_39_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel39_read);

    strm_out_V_pixel_40_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_din,
        if_full_n => strm_out_V_pixel_40_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel83_write,
        if_dout => strm_out_V_pixel_40_dout,
        if_empty_n => strm_out_V_pixel_40_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel40_read);

    strm_out_V_pixel_41_U : component FIFO_Sobel_vxSobel3x3_tile_grad_x_strm_out_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_din,
        if_full_n => strm_out_V_pixel_41_full_n,
        if_write => Sobel_conv3x3_tile_strm107_U0_dst_V_pixel84_write,
        if_dout => strm_out_V_pixel_41_dout,
        if_empty_n => strm_out_V_pixel_41_empty_n,
        if_read => Sobel_downstrm2upstrm_output_array10_U0_src_V_pixel41_read);





    Sobel_conv3x3_tile_strm107_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_conv3x3_tile_strm107_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_conv3x3_tile_strm107_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    Sobel_downstrm2upstrm_output_array10_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_downstrm2upstrm_output_array10_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_downstrm2upstrm_output_array10_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;

    Sobel_conv3x3_tile_strm107_U0_ap_continue <= ap_const_logic_1;
    Sobel_downstrm2upstrm_output_array10_U0_ap_continue <= ap_continue;
    Sobel_upstrm2downstrm_input_array106_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_input_array106_U0_ap_start <= ap_start;
    ap_done <= ap_sig_hs_done;

    ap_idle_assign_proc : process(Sobel_upstrm2downstrm_input_array106_U0_ap_idle, Sobel_conv3x3_tile_strm107_U0_ap_idle, Sobel_downstrm2upstrm_output_array10_U0_ap_idle)
    begin
        if (((Sobel_upstrm2downstrm_input_array106_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = Sobel_conv3x3_tile_strm107_U0_ap_idle) and (ap_const_logic_1 = Sobel_downstrm2upstrm_output_array10_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= Sobel_upstrm2downstrm_input_array106_U0_ap_ready;
    ap_sig_hs_continue <= ap_continue;

    ap_sig_hs_done_assign_proc : process(Sobel_downstrm2upstrm_output_array10_U0_ap_done)
    begin
        if ((ap_const_logic_1 = Sobel_downstrm2upstrm_output_array10_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_hs_ready <= Sobel_upstrm2downstrm_input_array106_U0_ap_ready;
    grad_x_V_pixel_0_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_din;
    grad_x_V_pixel_0_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel_write;
    grad_x_V_pixel_10_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_din;
    grad_x_V_pixel_10_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel51_write;
    grad_x_V_pixel_11_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_din;
    grad_x_V_pixel_11_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel52_write;
    grad_x_V_pixel_12_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_din;
    grad_x_V_pixel_12_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel53_write;
    grad_x_V_pixel_13_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_din;
    grad_x_V_pixel_13_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel54_write;
    grad_x_V_pixel_14_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_din;
    grad_x_V_pixel_14_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel55_write;
    grad_x_V_pixel_15_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_din;
    grad_x_V_pixel_15_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel56_write;
    grad_x_V_pixel_16_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_din;
    grad_x_V_pixel_16_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel57_write;
    grad_x_V_pixel_17_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_din;
    grad_x_V_pixel_17_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel58_write;
    grad_x_V_pixel_18_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_din;
    grad_x_V_pixel_18_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel59_write;
    grad_x_V_pixel_19_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_din;
    grad_x_V_pixel_19_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel60_write;
    grad_x_V_pixel_1_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_din;
    grad_x_V_pixel_1_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel42_write;
    grad_x_V_pixel_20_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_din;
    grad_x_V_pixel_20_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel61_write;
    grad_x_V_pixel_21_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_din;
    grad_x_V_pixel_21_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel62_write;
    grad_x_V_pixel_22_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_din;
    grad_x_V_pixel_22_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel63_write;
    grad_x_V_pixel_23_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_din;
    grad_x_V_pixel_23_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel64_write;
    grad_x_V_pixel_24_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_din;
    grad_x_V_pixel_24_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel65_write;
    grad_x_V_pixel_25_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_din;
    grad_x_V_pixel_25_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel66_write;
    grad_x_V_pixel_26_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_din;
    grad_x_V_pixel_26_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel67_write;
    grad_x_V_pixel_27_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_din;
    grad_x_V_pixel_27_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel68_write;
    grad_x_V_pixel_28_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_din;
    grad_x_V_pixel_28_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel69_write;
    grad_x_V_pixel_29_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_din;
    grad_x_V_pixel_29_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel70_write;
    grad_x_V_pixel_2_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_din;
    grad_x_V_pixel_2_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel43_write;
    grad_x_V_pixel_30_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_din;
    grad_x_V_pixel_30_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel71_write;
    grad_x_V_pixel_31_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_din;
    grad_x_V_pixel_31_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel72_write;
    grad_x_V_pixel_32_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_din;
    grad_x_V_pixel_32_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel73_write;
    grad_x_V_pixel_33_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_din;
    grad_x_V_pixel_33_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel74_write;
    grad_x_V_pixel_34_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_din;
    grad_x_V_pixel_34_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel75_write;
    grad_x_V_pixel_35_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_din;
    grad_x_V_pixel_35_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel76_write;
    grad_x_V_pixel_36_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_din;
    grad_x_V_pixel_36_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel77_write;
    grad_x_V_pixel_37_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_din;
    grad_x_V_pixel_37_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel78_write;
    grad_x_V_pixel_38_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_din;
    grad_x_V_pixel_38_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel79_write;
    grad_x_V_pixel_39_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_din;
    grad_x_V_pixel_39_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel80_write;
    grad_x_V_pixel_3_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_din;
    grad_x_V_pixel_3_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel44_write;
    grad_x_V_pixel_40_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_din;
    grad_x_V_pixel_40_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel81_write;
    grad_x_V_pixel_41_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_din;
    grad_x_V_pixel_41_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel82_write;
    grad_x_V_pixel_4_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_din;
    grad_x_V_pixel_4_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel45_write;
    grad_x_V_pixel_5_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_din;
    grad_x_V_pixel_5_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel46_write;
    grad_x_V_pixel_6_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_din;
    grad_x_V_pixel_6_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel47_write;
    grad_x_V_pixel_7_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_din;
    grad_x_V_pixel_7_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel48_write;
    grad_x_V_pixel_8_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_din;
    grad_x_V_pixel_8_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel49_write;
    grad_x_V_pixel_9_s_din <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_din;
    grad_x_V_pixel_9_s_write <= Sobel_downstrm2upstrm_output_array10_U0_dst_V_pixel50_write;
    src_V_pixel_0_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel_read;
    src_V_pixel_10_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel10_read;
    src_V_pixel_11_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel11_read;
    src_V_pixel_12_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel12_read;
    src_V_pixel_13_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel13_read;
    src_V_pixel_14_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel14_read;
    src_V_pixel_15_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel15_read;
    src_V_pixel_16_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel16_read;
    src_V_pixel_17_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel17_read;
    src_V_pixel_18_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel18_read;
    src_V_pixel_19_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel19_read;
    src_V_pixel_1_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel1_read;
    src_V_pixel_20_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel20_read;
    src_V_pixel_21_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel21_read;
    src_V_pixel_22_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel22_read;
    src_V_pixel_23_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel23_read;
    src_V_pixel_24_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel24_read;
    src_V_pixel_25_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel25_read;
    src_V_pixel_26_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel26_read;
    src_V_pixel_27_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel27_read;
    src_V_pixel_28_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel28_read;
    src_V_pixel_29_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel29_read;
    src_V_pixel_2_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel2_read;
    src_V_pixel_30_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel30_read;
    src_V_pixel_31_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel31_read;
    src_V_pixel_32_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel32_read;
    src_V_pixel_33_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel33_read;
    src_V_pixel_34_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel34_read;
    src_V_pixel_35_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel35_read;
    src_V_pixel_36_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel36_read;
    src_V_pixel_37_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel37_read;
    src_V_pixel_38_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel38_read;
    src_V_pixel_39_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel39_read;
    src_V_pixel_3_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel3_read;
    src_V_pixel_40_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel40_read;
    src_V_pixel_41_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel41_read;
    src_V_pixel_42_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel42_read;
    src_V_pixel_43_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel43_read;
    src_V_pixel_4_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel4_read;
    src_V_pixel_5_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel5_read;
    src_V_pixel_6_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel6_read;
    src_V_pixel_7_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel7_read;
    src_V_pixel_8_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel8_read;
    src_V_pixel_9_read <= Sobel_upstrm2downstrm_input_array106_U0_src_V_pixel9_read;
end behav;
