Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:19:34 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.394       -2.822                     15                 2148        0.146        0.000                      0                 2148        3.000        0.000                       0                   990  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.394       -2.822                     15                 2148        0.146        0.000                      0                 2148        3.000        0.000                       0                   990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           15  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation       -2.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 3.673ns (49.508%)  route 3.746ns (50.492%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.069    add2/out_carry__5_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.392 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.392    CWrite10/add2_out[29]
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 3.665ns (49.453%)  route 3.746ns (50.547%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.069    add2/out_carry__5_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.384 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     8.384    CWrite10/add2_out[31]
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 3.589ns (48.929%)  route 3.746ns (51.071%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.069    add2/out_carry__5_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.308 r  add2/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.308    CWrite10/add2_out[30]
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.569ns (48.790%)  route 3.746ns (51.210%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.069    add2/out_carry__5_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.288 r  add2/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.288    CWrite10/add2_out[28]
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y61         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 3.556ns (48.699%)  route 3.746ns (51.302%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.275 r  add2/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.275    CWrite10/add2_out[25]
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.548ns (48.642%)  route 3.746ns (51.358%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.267 r  add2/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.267    CWrite10/add2_out[27]
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.472ns (48.101%)  route 3.746ns (51.899%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 r  add2/out_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.191    CWrite10/add2_out[26]
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 3.452ns (47.957%)  route 3.746ns (52.043%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.952    add2/out_carry__4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.171 r  add2/out_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.171    CWrite10/add2_out[24]
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y60         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 3.439ns (47.863%)  route 3.746ns (52.137%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  add2/out_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.158    CWrite10/add2_out[21]
    SLICE_X58Y59         FDRE                                         r  CWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y59         FDRE                                         r  CWrite10/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 fsm3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 3.431ns (47.805%)  route 3.746ns (52.195%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.973     0.973    fsm3/clk
    SLICE_X64Y55         FDRE                                         r  fsm3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[10]/Q
                         net (fo=3, routed)           0.663     2.092    fsm3/fsm3_out[10]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.216 f  fsm3/C_addr0[3]_INST_0_i_14/O
                         net (fo=4, routed)           0.538     2.753    fsm3/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124     2.877 f  fsm3/B_addr0[3]_INST_0_i_9/O
                         net (fo=10, routed)          0.734     3.612    fsm3/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.736 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=52, routed)          0.528     4.264    fsm5/out_reg[31]_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.388 f  fsm5/out_tmp_reg_i_34__2/O
                         net (fo=153, routed)         0.654     5.042    mult1/out_carry__6
    SLICE_X59Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.166 r  mult1/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.166    add1/S[0]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.698 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.698    add1/out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.032 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.306     6.338    fsm5/out_reg[31][5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.303     6.641 r  fsm5/out_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.964    add2/add2_left[5]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.484 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    add2/out_carry__0_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    add2/out_carry__1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    add2/out_carry__2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    add2/out_carry__3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.150 r  add2/out_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.150    CWrite10/add2_out[23]
    SLICE_X58Y59         FDRE                                         r  CWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=994, unset)          0.924     7.924    CWrite10/clk
    SLICE_X58Y59         FDRE                                         r  CWrite10/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ARead00/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_tmp_reg_i_14__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    ARead00/clk
    SLICE_X34Y60         FDRE                                         r  ARead00/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ARead00/out_reg[19]/Q
                         net (fo=1, routed)           0.050     0.624    fsm6/out_tmp_reg_26
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.045     0.669 r  fsm6/out_tmp_reg_i_14__0/O
                         net (fo=1, routed)           0.000     0.669    fsm6/I2[19]_alias
    SLICE_X35Y60         FDRE                                         r  fsm6/out_tmp_reg_i_14__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    fsm6/clk
    SLICE_X35Y60         FDRE                                         r  fsm6/out_tmp_reg_i_14__0_psdsp/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm6/out_tmp_reg_i_14__0_psdsp
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ARead00/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_tmp_reg_i_5__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    ARead00/clk
    SLICE_X34Y62         FDRE                                         r  ARead00/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ARead00/out_reg[28]/Q
                         net (fo=1, routed)           0.050     0.624    fsm6/out_tmp_reg_17
    SLICE_X35Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.669 r  fsm6/out_tmp_reg_i_5__0/O
                         net (fo=1, routed)           0.000     0.669    fsm6/I2[28]_alias
    SLICE_X35Y62         FDRE                                         r  fsm6/out_tmp_reg_i_5__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    fsm6/clk
    SLICE_X35Y62         FDRE                                         r  fsm6/out_tmp_reg_i_5__0_psdsp/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm6/out_tmp_reg_i_5__0_psdsp
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult0/clk
    SLICE_X59Y55         FDRE                                         r  mult0/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.101     0.652    mult0/p_1_in[7]
    SLICE_X57Y56         FDRE                                         r  mult0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    mult0/clk
    SLICE_X57Y56         FDRE                                         r  mult0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y56         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mult0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult0/clk
    SLICE_X59Y55         FDRE                                         r  mult0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[5]/Q
                         net (fo=1, routed)           0.099     0.650    CWrite00/Q[5]
    SLICE_X56Y56         FDRE                                         r  CWrite00/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    CWrite00/clk
    SLICE_X56Y56         FDRE                                         r  CWrite00/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.066     0.498    CWrite00/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y44         FDRE                                         r  mult2/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.110     0.661    mult2/p_1_in[4]
    SLICE_X35Y45         FDRE                                         r  mult2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    mult2/clk
    SLICE_X35Y45         FDRE                                         r  mult2/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.076     0.508    mult2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y44         FDRE                                         r  mult2/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.110     0.661    mult2/p_1_in[1]
    SLICE_X35Y45         FDRE                                         r  mult2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    mult2/clk
    SLICE_X35Y45         FDRE                                         r  mult2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     0.507    mult2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult3/clk
    SLICE_X36Y58         FDRE                                         r  mult3/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.055     0.614    mult3/p_1_in[15]
    SLICE_X36Y58         FDRE                                         r  mult3/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    mult3/clk
    SLICE_X36Y58         FDRE                                         r  mult3/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.023     0.455    mult3/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult0/clk
    SLICE_X59Y58         FDRE                                         r  mult0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[11]/Q
                         net (fo=1, routed)           0.110     0.661    CWrite00/Q[11]
    SLICE_X59Y57         FDRE                                         r  CWrite00/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    CWrite00/clk
    SLICE_X59Y57         FDRE                                         r  CWrite00/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite00/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult0/clk
    SLICE_X59Y58         FDRE                                         r  mult0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    CWrite00/Q[6]
    SLICE_X59Y57         FDRE                                         r  CWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    CWrite00/clk
    SLICE_X59Y57         FDRE                                         r  CWrite00/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.066     0.498    CWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.410     0.410    mult3/clk
    SLICE_X36Y58         FDRE                                         r  mult3/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.059     0.617    mult3/p_1_in[12]
    SLICE_X36Y58         FDRE                                         r  mult3/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=994, unset)          0.432     0.432    mult3/clk
    SLICE_X36Y58         FDRE                                         r  mult3/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.022     0.454    mult3/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y16   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y25   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y18   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y21   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y18   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y24   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y19   mult4/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y57  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y60  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y60  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y57  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y58  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y60  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y60  ARead00/out_reg[18]/C



