
*** Running vivado
    with args -log simple_arithmetic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_arithmetic.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source simple_arithmetic.tcl -notrace
Command: synth_design -top simple_arithmetic -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_arithmetic' [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/simple_arithmetic.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_1' [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/.Xil/Vivado-3972-DESKTOP-948FMA1/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_1' (1#1) [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/.Xil/Vivado-3972-DESKTOP-948FMA1/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'delay_module' [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/imports/Downloads/delay_module.v:43]
	Parameter N bound to: 10 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_delay' [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/imports/Downloads/delay_module.v:23]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_delay' (2#1) [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/imports/Downloads/delay_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_module' (3#1) [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/imports/Downloads/delay_module.v:43]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/.Xil/Vivado-3972-DESKTOP-948FMA1/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (4#1) [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/.Xil/Vivado-3972-DESKTOP-948FMA1/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'simple_arithmetic' (5#1) [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/simple_arithmetic.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_sum_AB_C'
Finished Parsing XDC File [d:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_sum_AB_C'
Parsing XDC File [d:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'add_AB'
Finished Parsing XDC File [d:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'add_AB'
Parsing XDC File [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1244.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mul_sum_AB_C. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_AB. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1244.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
