$comment
	File created using the following command:
		vcd file OneBitAlu.msim.vcd -direction
$end
$date
	Thu May 18 22:25:10 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module OneBitAlu_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " Ain $end
$var reg 1 # b $end
$var reg 1 $ Bin $end
$var reg 1 % Cin $end
$var reg 2 & Op [1:0] $end
$var wire 1 ' Cout $end
$var wire 1 ( res $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Bin~combout $end
$var wire 1 1 b~combout $end
$var wire 1 2 a~combout $end
$var wire 1 3 Ain~combout $end
$var wire 1 4 U4|out2~0_combout $end
$var wire 1 5 Cin~combout $end
$var wire 1 6 U4|out1~0_combout $end
$var wire 1 7 U6|Mux0~0_combout $end
$var wire 1 8 U6|Mux0~1_combout $end
$var wire 1 9 U6|Mux0~2_combout $end
$var wire 1 : Op~combout [1] $end
$var wire 1 ; Op~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
b11 &
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
x5
06
07
08
09
1;
1:
$end
#10000
1!
12
0)
17
14
18
x6
19
x'
1(
#20000
1#
0!
11
02
1)
08
16
07
04
09
18
x6
1'
19
0(
x'
1(
#30000
1!
12
0)
17
14
08
16
09
1'
0(
#40000
0#
0!
01
02
1)
18
x6
07
04
19
08
06
x'
09
1(
0'
0(
#50000
1!
12
0)
17
14
18
x6
19
x'
1(
#60000
1#
0!
11
02
1)
08
16
07
04
09
18
x6
1'
19
0(
x'
1(
#70000
1!
12
0)
17
14
08
16
09
1'
0(
#80000
0#
0!
01
02
1)
18
x6
07
04
19
08
06
x'
09
1(
0'
0(
#90000
1!
12
0)
17
14
18
x6
19
x'
1(
#100000
1#
0!
11
02
1)
08
16
07
04
09
18
x6
1'
19
0(
x'
1(
#110000
1!
12
0)
17
14
08
16
09
1'
0(
#120000
0#
0!
01
02
1)
18
x6
07
04
19
08
06
x'
09
1(
0'
0(
#130000
1!
12
0)
17
14
18
x6
19
x'
1(
#140000
1#
0!
11
02
1)
08
16
07
04
09
18
x6
1'
19
0(
x'
1(
#150000
1!
12
0)
17
14
08
16
09
1'
0(
#160000
