<dec f='codebrowser/include/hw/pci/pcie.h' l='105' type='void pcie_cap_slot_init(PCIDevice * dev, uint16_t slot)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='91' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='91' u='c' c='xio3130_downstream_realize'/>
<def f='codebrowser/hw/pci/pcie.c' l='392' ll='447' type='void pcie_cap_slot_init(PCIDevice * dev, uint16_t slot)'/>
<doc f='codebrowser/hw/pci/pcie.c' l='390'>/* pci express slot for pci express root/downstream port
   PCI express capability slot registers */</doc>
