<stg><name>v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_05"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0">
<![CDATA[
newFuncRoot:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width_val, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %width_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width_val

]]></Node>
<StgValue><ssdm name="width_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln709 = store i12 0, i12 %x_05

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln718 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %x = load i12 %x_05

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %icmp_ln718 = icmp_eq  i12 %x, i12 %width_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln718"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:3 %x_14 = add i12 %x, i12 1

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln718 = br i1 %icmp_ln718, void %for.inc.split, void %for.inc12.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln718" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln709 = store i12 %x_14, i12 %x_05

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln718" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc12.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln721 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln721"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln718 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln718"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc.split:2 %outYuv_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outYuv

]]></Node>
<StgValue><ssdm name="outYuv_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc.split:3 %write_ln723 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %out422, i24 %outYuv_read

]]></Node>
<StgValue><ssdm name="write_ln723"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln718 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="width_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="width_val"/></StgValue>
</port>
<port id="34" name="outYuv" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="outYuv"/></StgValue>
</port>
<port id="35" name="out422" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out422"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="x_05" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="width_val" to="specstablecontent_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specstablecontent_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="outYuv" to="specinterface_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="47" from="empty_17" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="52" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="55" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="56" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="57" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="62" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="63" from="empty_48" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="69" from="out422" to="specinterface_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="70" from="empty_17" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="73" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="76" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="77" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="78" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="83" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="84" from="empty_48" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i12" to="width_val_read" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="width_val" to="width_val_read" fromId="33" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln709" fromId="91" toId="10">
</dataflow>
<dataflow id="93" from="x_05" to="store_ln709" fromId="5" toId="10">
</dataflow>
<dataflow id="94" from="x_05" to="x" fromId="5" toId="12">
</dataflow>
<dataflow id="95" from="x" to="icmp_ln718" fromId="12" toId="13">
</dataflow>
<dataflow id="96" from="width_val_read" to="icmp_ln718" fromId="9" toId="13">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="speclooptripcount_ln0" fromId="99" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_101" to="speclooptripcount_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_103" to="speclooptripcount_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="x" to="x_14" fromId="12" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_106" to="x_14" fromId="106" toId="15">
</dataflow>
<dataflow id="108" from="icmp_ln718" to="br_ln718" fromId="13" toId="16">
</dataflow>
<dataflow id="109" from="x_14" to="store_ln709" fromId="15" toId="17">
</dataflow>
<dataflow id="110" from="x_05" to="store_ln709" fromId="5" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln721" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_64" to="specpipeline_ln721" fromId="64" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_48" to="specpipeline_ln721" fromId="48" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_48" to="specpipeline_ln721" fromId="48" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_48" to="specpipeline_ln721" fromId="48" toId="18">
</dataflow>
<dataflow id="117" from="empty_48" to="specpipeline_ln721" fromId="51" toId="18">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln718" fromId="118" toId="19">
</dataflow>
<dataflow id="121" from="empty_25" to="specloopname_ln718" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_fifo.volatile.i24P0A" to="outYuv_read" fromId="122" toId="20">
</dataflow>
<dataflow id="124" from="outYuv" to="outYuv_read" fromId="34" toId="20">
</dataflow>
<dataflow id="126" from="_ssdm_op_Write.ap_fifo.volatile.i24P0A" to="write_ln723" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="out422" to="write_ln723" fromId="35" toId="21">
</dataflow>
<dataflow id="128" from="outYuv_read" to="write_ln723" fromId="20" toId="21">
</dataflow>
<dataflow id="129" from="icmp_ln718" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
