// Seed: 1573788066
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15
);
  wire id_17;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    output wire id_6,
    input tri id_7,
    output wire id_8,
    output wor id_9
);
  logic [-1 : 1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_8,
      id_8,
      id_0,
      id_0,
      id_3,
      id_8,
      id_4,
      id_0,
      id_8,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
