#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\va_math.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\v2009.vpi";
S_00000149f376cc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000149f376bf40 .scope module, "test_bram_simple" "test_bram_simple" 3 3;
 .timescale -9 -12;
v00000149f37a7db0_0 .var "addr", 10 0;
v00000149f37a7e50_0 .var "clk", 0 0;
v00000149f37a7ef0_0 .var "din", 7 0;
v00000149f3782d20_0 .net "dout", 7 0, v00000149f376c800_0;  1 drivers
v00000149f3782dc0_0 .var "en", 0 0;
v00000149f3782e60_0 .var "we", 0 0;
S_00000149f376c520 .scope module, "dut" "bram_bank" 3 11, 4 9 0, S_00000149f376bf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
P_00000149f376c6b0 .param/l "ADDR_WIDTH" 0 4 11, +C4<00000000000000000000000000001011>;
P_00000149f376c6e8 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000149f376c720 .param/l "DEPTH" 0 4 12, +C4<00000000000000000000100000000000>;
v00000149f376bd40_0 .net "addr", 10 0, v00000149f37a7db0_0;  1 drivers
v00000149f37834a0_0 .net "clk", 0 0, v00000149f37a7e50_0;  1 drivers
v00000149f376c760_0 .net "din", 7 0, v00000149f37a7ef0_0;  1 drivers
v00000149f376c800_0 .var "dout", 7 0;
v00000149f37a7b30_0 .net "en", 0 0, v00000149f3782dc0_0;  1 drivers
v00000149f37a7bd0_0 .var/i "j", 31 0;
v00000149f37a7c70 .array "mem", 2047 0, 7 0;
v00000149f37a7d10_0 .net "we", 0 0, v00000149f3782e60_0;  1 drivers
E_00000149f37a71b0 .event posedge, v00000149f37834a0_0;
    .scope S_00000149f376c520;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000149f37a7bd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000149f37a7bd0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000149f37a7bd0_0;
    %store/vec4a v00000149f37a7c70, 4, 0;
    %load/vec4 v00000149f37a7bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000149f37a7bd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000149f376c800_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000149f376c520;
T_1 ;
    %wait E_00000149f37a71b0;
    %load/vec4 v00000149f37a7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000149f37a7d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000149f376c760_0;
    %load/vec4 v00000149f376bd40_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000149f37a7c70, 0, 4;
    %load/vec4 v00000149f376c760_0;
    %assign/vec4 v00000149f376c800_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000149f376bd40_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000149f37a7c70, 4;
    %assign/vec4 v00000149f376c800_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000149f376bf40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f37a7e50_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_00000149f376bf40;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000149f37a7e50_0;
    %inv;
    %store/vec4 v00000149f37a7e50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000149f376bf40;
T_4 ;
    %vpi_call/w 3 16 "$display", "Testing BRAM" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782e60_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000149f37a7db0_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000149f37a7ef0_0, 0, 8;
    %delay 20000, 0;
    %wait E_00000149f37a71b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000149f3782dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000149f3782e60_0, 0, 1;
    %pushi/vec4 16, 0, 11;
    %store/vec4 v00000149f37a7db0_0, 0, 11;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000149f37a7ef0_0, 0, 8;
    %vpi_call/w 3 26 "$display", "[%0t] Writing 0x%h to addr 0x%h", $time, v00000149f37a7ef0_0, v00000149f37a7db0_0 {0 0 0};
    %wait E_00000149f37a71b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782dc0_0, 0, 1;
    %delay 20000, 0;
    %wait E_00000149f37a71b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000149f3782dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782e60_0, 0, 1;
    %pushi/vec4 16, 0, 11;
    %store/vec4 v00000149f37a7db0_0, 0, 11;
    %vpi_call/w 3 39 "$display", "[%0t] Reading from addr 0x%h", $time, v00000149f37a7db0_0 {0 0 0};
    %wait E_00000149f37a71b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000149f3782dc0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 44 "$display", "[%0t] Read data = 0x%h (expected 0xAA)", $time, v00000149f3782d20_0 {0 0 0};
    %load/vec4 v00000149f3782d20_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 47 "$display", "PASS!" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 49 "$display", "FAIL!" {0 0 0};
T_4.1 ;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "build/test_bram_simple.sv";
    "common/rtl/bram_bank.sv";
