v 20110115 2
C 500 79600 0 0 0 Noqsi-title-B.sym
{
T 10500 80100 5 10 1 1 0 0 1
date=20130111
T 14400 80100 5 10 1 1 0 0 1
rev=1.0
T 15900 79800 5 10 1 1 0 0 1
auth=jpd
T 13700 80500 5 14 1 1 0 4 1
title=LVDS Receiver
}
T 11100 79800 9 10 1 0 0 0 1
1
T 12600 79800 9 10 1 0 0 0 1
1
N 5700 85800 10700 85800 4
{
T 5600 85900 5 10 1 1 0 0 1
netname=In-
}
C 5900 85500 1 0 1 io.sym
{
T 5050 85750 5 10 1 1 0 6 1
refdes=P2
}
C 7900 84400 1 0 0 nch.sym
{
T 9300 85200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 8700 85200 5 10 1 1 0 0 1
refdes=M4
T 8700 85000 5 8 1 1 0 0 1
model-name=nch
T 8700 84700 5 8 1 0 0 0 1
w=2.4u
T 8700 84500 5 8 1 0 0 0 1
l=0.4u
}
C 6700 86300 1 0 0 pch.sym
{
T 8100 87100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 7500 87100 5 10 1 1 0 0 1
refdes=M1
T 7500 86900 5 8 1 1 0 0 1
model-name=pch
T 7500 86600 5 8 1 0 0 0 1
w=12u
T 7500 86400 5 8 1 0 0 0 1
l=0.4u
}
C 7900 84400 1 0 1 nch.sym
{
T 6500 85200 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 7100 85200 5 10 1 1 0 6 1
refdes=M3
T 7100 85000 5 8 1 1 0 6 1
model-name=nch
T 7100 84700 5 8 1 0 0 6 1
w=2.4u
T 7100 84500 5 8 1 0 0 6 1
l=0.4u
}
N 7300 85400 7300 86300 4
{
T 7400 85500 5 10 1 1 0 0 1
netname=a
}
C 10700 86300 1 0 1 pch.sym
{
T 9900 87100 5 10 1 1 0 6 1
refdes=M2
T 9900 86900 5 8 1 1 0 6 1
model-name=pch
T 9900 86600 5 8 1 0 0 6 1
w=12u
T 9900 86400 5 8 1 0 0 6 1
l=0.4u
T 9300 87100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
}
N 10100 85400 10100 86300 4
{
T 10200 85500 5 10 1 1 0 0 1
netname=b
}
N 10000 86800 7400 86800 4
N 5700 86800 6700 86800 4
{
T 6000 86900 5 10 1 1 0 0 1
netname=In+
}
N 10700 86800 10700 85800 4
C 8200 87500 1 0 0 pch.sym
{
T 9000 88300 5 10 1 1 0 0 1
refdes=M7
T 9000 88100 5 8 1 1 0 0 1
model-name=pch
T 9000 87800 5 8 1 0 0 0 1
w=24u
T 9000 87600 5 8 1 0 0 0 1
l=3u
T 9600 88300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
}
N 8800 87500 8800 87300 4
N 8800 88500 8900 88500 4
N 8200 88000 7300 88000 4
{
T 7700 88100 5 10 1 1 0 0 1
netname=VH
}
N 7300 87300 10100 87300 4
{
T 8600 87400 5 10 1 1 0 0 1
netname=s
}
C 7500 87700 1 0 1 io.sym
{
T 6650 87950 5 10 1 1 0 6 1
refdes=P4
}
C 5900 86500 1 0 1 io.sym
{
T 5050 86750 5 10 1 1 0 6 1
refdes=P1
}
C 13500 85800 1 0 0 io.sym
{
T 14350 86050 5 10 1 1 0 0 1
refdes=P3
}
C 12600 85800 1 0 0 INV4P-1.sym
{
T 13200 86500 5 10 0 0 0 0 1
device=INV4P
T 12800 86500 5 10 1 1 0 0 1
refdes=X2
T 13200 86900 5 10 0 0 0 0 1
model-name=INV4P
}
N 8900 88000 8900 88800 4
C 2600 81600 1 0 0 LVRP.sym
{
T 2850 81950 5 8 1 1 0 0 1
device=LVRP
T 3100 82300 5 10 1 1 0 0 1
refdes=X?
T 2626 82600 5 10 0 0 0 0 1
model-name=LVRP
T 3300 81900 5 10 0 0 0 0 1
graphical=1
}
N 7300 85400 7900 85400 4
N 7900 85400 7900 84900 4
C 11200 84900 1 0 0 nch.sym
{
T 12600 85700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12000 85700 5 10 1 1 0 0 1
refdes=M5
T 12000 85500 5 8 1 1 0 0 1
model-name=nch
T 12000 85200 5 8 1 0 0 0 1
w=6u
T 12000 85000 5 8 1 0 0 0 1
l=0.4u
}
C 11200 86300 1 0 0 pch.sym
{
T 12000 87100 5 10 1 1 0 0 1
refdes=M6
T 12000 86900 5 8 1 1 0 0 1
model-name=pch
T 12000 86600 5 8 1 0 0 0 1
w=3u
T 12000 86400 5 8 1 0 0 0 1
l=0.4u
T 12600 87100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
}
N 11900 86800 11900 87300 4
N 11900 87300 11800 87300 4
N 8500 85400 11200 85400 4
N 11200 85400 11200 86800 4
N 12600 86100 11800 86100 4
N 11800 85900 11800 86300 4
C 2400 80400 1 0 0 subcircuit.sym
{
T 2500 80700 5 10 1 1 0 0 1
refdes=A1
T 2500 80400 5 10 1 1 0 0 1
model-name=LVRP
T 2400 80200 5 10 1 0 0 0 1
common=Vdd1 Vss1 Vss
}
C 8600 86800 1 0 0 Vdd1.sym
C 8700 88800 1 0 0 Vdd1.sym
C 11600 87300 1 0 0 Vdd1.sym
C 6300 84600 1 0 0 Vss.sym
C 9300 84600 1 0 0 Vss.sym
C 12500 85100 1 0 0 Vss.sym
N 12600 85400 11900 85400 4
N 9400 84900 8600 84900 4
N 6400 84900 7200 84900 4
C 11700 84600 1 0 0 Vss1.sym
C 8400 84100 1 0 0 Vss1.sym
C 7200 84100 1 0 0 Vss1.sym
