Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_WIDTH8
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 10:28:39 2019
****************************************

Operating Conditions: op_cond_typ   Library: op_cond_typ
Wire Load Model Mode: top

  Startpoint: datain_a_bank/dout_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluout_bank/dout_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  datain_a_bank/dout_reg[4]/ICLK (DFRQX1)                 0.00       1.50 r
  datain_a_bank/dout_reg[4]/Q (DFRQX1)                    4.26       5.76 r
  datain_a_bank/dout[4] (mux4_register_bank_WIDTH8_1)     0.00       5.76 r
  calculator/in_a[4] (alu_WIDTH8_NOPS4)                   0.00       5.76 r
  calculator/U1234/OUT (INX2)                             0.66       6.41 f
  calculator/U119/OUT (INX6)                              0.53       6.94 r
  calculator/U784/OUT (INX1)                              0.68       7.62 f
  calculator/U965/OUT (NO2X1)                             0.39       8.02 r
  calculator/U964/OUT (NA3X1)                             0.35       8.37 f
  calculator/U963/OUT (NA2I1X1)                           0.47       8.84 r
  calculator/U1388/OUT (INX2)                             0.39       9.23 f
  calculator/U215/OUT (NA3X1)                             0.49       9.72 r
  calculator/U582/OUT (NA3X1)                             0.37      10.09 f
  calculator/U145/OUT (NA2X1)                             0.61      10.71 r
  calculator/U99/OUT (NA2X1)                              0.61      11.32 f
  calculator/U156/OUT (NA3X1)                             0.69      12.00 r
  calculator/U123/OUT (INX2)                              0.33      12.33 f
  calculator/U80/OUT (INX2)                               0.31      12.64 r
  calculator/U115/OUT (NA3X1)                             0.44      13.07 f
  calculator/U171/OUT (NA3X1)                             0.69      13.76 r
  calculator/U144/OUT (NA3X1)                             0.47      14.24 f
  calculator/U613/OUT (INX2)                              0.26      14.50 r
  calculator/U615/OUT (NA2I1X1)                           0.30      14.79 f
  calculator/U614/OUT (NA2X1)                             0.53      15.33 r
  calculator/U1444/S (FAX1)                               2.36      17.68 f
  calculator/U88/OUT (NA3X1)                              0.51      18.19 r
  calculator/U114/OUT (NA3X1)                             0.59      18.78 f
  calculator/U138/OUT (NA2X1)                             0.60      19.38 r
  calculator/U137/OUT (INX2)                              0.30      19.68 f
  calculator/U87/OUT (NA3X1)                              0.38      20.06 r
  calculator/U216/OUT (NA3X1)                             0.49      20.56 f
  calculator/U111/OUT (NA3X1)                             0.60      21.16 r
  calculator/U110/OUT (NA3X1)                             0.43      21.59 f
  calculator/U724/OUT (NA2X1)                             0.59      22.17 r
  calculator/U214/OUT (NA2I1X1)                           0.36      22.54 f
  calculator/U213/OUT (NO2X1)                             0.36      22.90 r
  calculator/U518/OUT (NA3X1)                             0.36      23.26 f
  calculator/U1441/OUT (NO2X1)                            0.35      23.61 r
  calculator/zero[0] (alu_WIDTH8_NOPS4)                   0.00      23.61 r
  aluout_bank/din[16] (register_bank_WIDTH18)             0.00      23.61 r
  aluout_bank/U89/OUT (NA2X1)                             0.37      23.98 f
  aluout_bank/U91/OUT (NA2X1)                             0.40      24.38 r
  aluout_bank/dout_reg[16]/D (DFRQX1)                     0.00      24.38 r
  data arrival time                                                 24.38

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             1.50       3.50
  clock uncertainty                                      -3.00       0.50
  aluout_bank/dout_reg[16]/ICLK (DFRQX1)                  0.00       0.50 r
  library setup time                                      0.14       0.64
  data required time                                                 0.64
  --------------------------------------------------------------------------
  data required time                                                 0.64
  data arrival time                                                -24.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -23.74


1
