###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       104320   # Number of WRITE/WRITEP commands
num_reads_done                 =       638921   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       492004   # Number of read row buffer hits
num_read_cmds                  =       638917   # Number of READ/READP commands
num_writes_done                =       104320   # Number of read requests issued
num_write_row_hits             =        68810   # Number of write row buffer hits
num_act_cmds                   =       183232   # Number of ACT commands
num_pre_cmds                   =       183202   # Number of PRE commands
num_ondemand_pres              =       161008   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9356945   # Cyles of rank active rank.0
rank_active_cycles.1           =      9099507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       643055   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       900493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       695120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9196   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5602   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7423   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1115   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          540   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          817   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1288   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          831   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          748   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20561   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           83   # Write cmd latency (cycles)
write_latency[40-59]           =          128   # Write cmd latency (cycles)
write_latency[60-79]           =          246   # Write cmd latency (cycles)
write_latency[80-99]           =          548   # Write cmd latency (cycles)
write_latency[100-119]         =         1000   # Write cmd latency (cycles)
write_latency[120-139]         =         1795   # Write cmd latency (cycles)
write_latency[140-159]         =         2659   # Write cmd latency (cycles)
write_latency[160-179]         =         3495   # Write cmd latency (cycles)
write_latency[180-199]         =         4091   # Write cmd latency (cycles)
write_latency[200-]            =        90270   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       250654   # Read request latency (cycles)
read_latency[40-59]            =        77532   # Read request latency (cycles)
read_latency[60-79]            =        88830   # Read request latency (cycles)
read_latency[80-99]            =        39783   # Read request latency (cycles)
read_latency[100-119]          =        29452   # Read request latency (cycles)
read_latency[120-139]          =        23153   # Read request latency (cycles)
read_latency[140-159]          =        15115   # Read request latency (cycles)
read_latency[160-179]          =        11605   # Read request latency (cycles)
read_latency[180-199]          =         9671   # Read request latency (cycles)
read_latency[200-]             =        93122   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.20765e+08   # Write energy
read_energy                    =  2.57611e+09   # Read energy
act_energy                     =  5.01323e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.08666e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.32237e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83873e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67809e+09   # Active standby energy rank.1
average_read_latency           =      122.889   # Average read request latency (cycles)
average_interarrival           =      13.4533   # Average request interarrival latency (cycles)
total_energy                   =  1.65606e+10   # Total energy (pJ)
average_power                  =      1656.06   # Average power (mW)
average_bandwidth              =      6.34232   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       108588   # Number of WRITE/WRITEP commands
num_reads_done                 =       700507   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       545706   # Number of read row buffer hits
num_read_cmds                  =       700506   # Number of READ/READP commands
num_writes_done                =       108588   # Number of read requests issued
num_write_row_hits             =        69846   # Number of write row buffer hits
num_act_cmds                   =       194344   # Number of ACT commands
num_pre_cmds                   =       194313   # Number of PRE commands
num_ondemand_pres              =       170033   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9205141   # Cyles of rank active rank.0
rank_active_cycles.1           =      9196574   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       794859   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       803426   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       761436   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8915   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5706   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7185   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          972   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          575   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          833   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1344   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          835   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          760   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20534   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           96   # Write cmd latency (cycles)
write_latency[40-59]           =          102   # Write cmd latency (cycles)
write_latency[60-79]           =          201   # Write cmd latency (cycles)
write_latency[80-99]           =          469   # Write cmd latency (cycles)
write_latency[100-119]         =          859   # Write cmd latency (cycles)
write_latency[120-139]         =         1629   # Write cmd latency (cycles)
write_latency[140-159]         =         2410   # Write cmd latency (cycles)
write_latency[160-179]         =         3137   # Write cmd latency (cycles)
write_latency[180-199]         =         3901   # Write cmd latency (cycles)
write_latency[200-]            =        95779   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       260841   # Read request latency (cycles)
read_latency[40-59]            =        89778   # Read request latency (cycles)
read_latency[60-79]            =        96579   # Read request latency (cycles)
read_latency[80-99]            =        47074   # Read request latency (cycles)
read_latency[100-119]          =        34305   # Read request latency (cycles)
read_latency[120-139]          =        26845   # Read request latency (cycles)
read_latency[140-159]          =        18191   # Read request latency (cycles)
read_latency[160-179]          =        13667   # Read request latency (cycles)
read_latency[180-199]          =        10954   # Read request latency (cycles)
read_latency[200-]             =       102272   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.42071e+08   # Write energy
read_energy                    =  2.82444e+09   # Read energy
act_energy                     =  5.31725e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.81532e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85644e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74401e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73866e+09   # Active standby energy rank.1
average_read_latency           =       121.11   # Average read request latency (cycles)
average_interarrival           =      12.3583   # Average request interarrival latency (cycles)
total_energy                   =  1.68527e+10   # Total energy (pJ)
average_power                  =      1685.27   # Average power (mW)
average_bandwidth              =      6.90428   # Average bandwidth
