[![Typing SVG](https://readme-typing-svg.herokuapp.com?font=Courier+new&color=%23808080&size=40&width=800&duration=6969&lines=Welcome+to+my+profile!)](https://git.io/typing-svg)
# <img src="https://raw.githubusercontent.com/iampavangandhi/iampavangandhi/master/gifs/Hi.gif" width="30px"> Hi there, I'm Johan

[![Website](https://img.shields.io/badge/My%20Website-20B2AA?style=for-the-badge)](https://johanjino.github.io/)
[![Linkedin](https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin&labelColor=blue&link=https://www.linkedin.com/in/johan-jino-student/)](https://www.linkedin.com/in/johan-jino-student/)

- ğŸ’» Iâ€™m interested in FPGA Digital Design, HPC Software Dev and Computer Architecture.
  - FPGAs : Latency/Throughput driven designs, Resource/Target Aware Neural Network mappings, Custom Mathematical Function Acceleration.
  - HPC Software : Concurrency, Distributed Systems, Parallel computing (Using GPUs, SIMD Vectorisation, Software to ASIC)
  - Computer Arch : Hardware Aware Compiler Optimisations, Profile Guided Optimisations, Application Specifc CPU/SoC Design (Ex: [Tesla Dojo](https://en.wikipedia.org/wiki/Tesla_Dojo), Signal Processing MCUs/DSPs)
- ğŸ“š Experienced Languages: C/C++, Python, SystemVerilog/Verilog, [Maxeler](https://www.maxeler.com/technology/dataflow-computing/) (Hardware Design DSL), Bash
- ğŸ”¬ Experienced Tools: Intel Quartus, Intel VTune Profiler, Perf, Docker, Kubernetes, PyTorch/TensorFlow, Verilator/ModelSim.
- ğŸŒ± Love reading science and medicine just to know more about who I am ğŸ‘¨, where we are ğŸŒ and where we can go ğŸš€.
- ğŸ“« Reach me out for any questions!


## GitHub Stats :
![](https://github-readme-stats.vercel.app/api?username=johanjino&theme=gotham&hide_border=false&include_all_commits=false&count_private=true&disable_animations=false)<br/>
![](https://github-readme-streak-stats.herokuapp.com/?user=johanjino&theme=gotham&hide_border=false)<br/>
<!--![](https://github-readme-stats.vercel.app/api/top-langs/?username=johanjino&theme=gotham&hide_border=false&include_all_commits=true&count_private=true&layout=compact)-->
