{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572182442805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572182442806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 10:20:42 2019 " "Processing started: Sun Oct 27 10:20:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572182442806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572182442806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genImm32 -c genImm32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off genImm32 -c genImm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572182442806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572182443437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_tb-tb_arch " "Found design unit 1: imm_tb-tb_arch" {  } { { "imm_tb.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/imm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572182444283 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_tb " "Found entity 1: imm_tb" {  } { { "imm_tb.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/imm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572182444283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572182444283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572182444289 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572182444289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572182444289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genImm32 " "Elaborating entity \"genImm32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572182444472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immI genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immI\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444498 "|genImm32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immR genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immR\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444499 "|genImm32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immS genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immS\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444499 "|genImm32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immSB genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immSB\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444499 "|genImm32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immU genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immU\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444499 "|genImm32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immUJ genImm32.vhd(16) " "Verilog HDL or VHDL warning at genImm32.vhd(16): object \"immUJ\" assigned a value but never read" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572182444499 "|genImm32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr genImm32.vhd(52) " "VHDL Process Statement warning at genImm32.vhd(52): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572182444504 "|genImm32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr genImm32.vhd(53) " "VHDL Process Statement warning at genImm32.vhd(53): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572182444504 "|genImm32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr genImm32.vhd(54) " "VHDL Process Statement warning at genImm32.vhd(54): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572182444504 "|genImm32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr genImm32.vhd(55) " "VHDL Process Statement warning at genImm32.vhd(55): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572182444505 "|genImm32"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr genImm32.vhd(56) " "VHDL Process Statement warning at genImm32.vhd(56): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genImm32.vhd" "" { Text "C:/Users/Olívia/Documents/Hevelyn/OAC2/genImm/genImm32.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572182444505 "|genImm32"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572182446604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572182447592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572182447592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572182448550 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572182448550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572182448550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572182448550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572182448700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 10:20:48 2019 " "Processing ended: Sun Oct 27 10:20:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572182448700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572182448700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572182448700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572182448700 ""}
