// Seed: 1879009154
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5
);
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7,
    output wand id_8
);
  supply1 id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire id_11;
  wor id_12, id_13 = id_3, id_14, id_15;
  always @(posedge id_14) begin : LABEL_0
    assign id_11 = 1'h0;
  end
endmodule
