/* KallistiOS ##version##

   arch/dreamcast/kernel/irq.c
   Copyright (C) 2000-2001 Megan Potter
   Copyright (C) 2024 Paul Cercueil
   Copyright (C) 2024, 2025 Falco Girgis
   Copyright (C) 2024 Andy Barajas
*/

/* This module contains low-level handling for IRQs and related exceptions. */

#include <string.h>
#include <assert.h>
#include <stdio.h>
#include <arch/arch.h>
#include <arch/types.h>
#include <arch/stack.h>
#include <kos/dbgio.h>
#include <kos/dbglog.h>
#include <kos/irq.h>
#include <kos/library.h>
#include <kos/regfield.h>
#include <kos/thread.h>
#include <kos/timer.h>

/* Macros for accessing related registers. */
#define TRA    ( *((volatile uint32_t *)(0xff000020)) ) /* TRAPA Exception Register */
#define EXPEVT ( *((volatile uint32_t *)(0xff000024)) ) /* Exception Event Register */
#define INTEVT ( *((volatile uint32_t *)(0xff000028)) ) /* Interrupt Event Register */

/* Interrupt priority registers */
#define REG_IPR(x) ( *((volatile uint16_t *)(0xffd00004 + (x) * 4)) )

/* Individual exception handlers */
static irq_cb_t        irq_handlers[0x40];
/* TRAPA exception handlers */
static irq_cb_t        trapa_handlers[0x100];

/* Global exception handler -- hook this if you want to get each and every
   exception; you might get more than you bargained for, but it can be useful. */
static irq_cb_t        global_irq_handler;

/* Default IRQ context location */
static irq_context_t   irq_context_default;

/* Are we inside an interrupt?
   Content is ((code&0xf)<<16) | (evt&0xffff) */
int inside_int;

/* Set a handler, or remove a handler */
int arch_irq_set_handler(irq_t code, irq_hdl_t hnd, void *data) {
    /* Make sure they don't do something crackheaded */
    assert(((code & EXC_TRAP) || !(code & 0xf)) && code < 0x900);

    irq_disable_scoped();

    if(code & EXC_TRAP)
        trapa_handlers[code & 0xff] = (irq_cb_t){ hnd, data };
    else
        irq_handlers[code >> 5] = (irq_cb_t){ hnd, data };

    return 0;
}

/* Get the address of the current handler */
irq_cb_t arch_irq_get_handler(irq_t code) {
    /* Make sure they don't do something crackheaded */
    assert(((code & EXC_TRAP) || !(code & 0xf)) && code < 0x900);

    irq_disable_scoped();

    if(code & EXC_TRAP)
        return trapa_handlers[code & 0xff];
    else
        return irq_handlers[code >> 5];
}

/* Set a global handler */
int arch_irq_set_global_handler(irq_hdl_t hnd, void *data) {
    irq_disable_scoped();

    global_irq_handler.hdl = hnd;
    global_irq_handler.data = data;
    return 0;
}

/* Get the global exception handler */
irq_cb_t arch_irq_get_global_handler(void) {
    irq_disable_scoped();

    return global_irq_handler;
}

/* Get a string description of the exception */
static char *irq_exception_string(irq_t evt) {
    switch(evt) {
        case EXC_ILLEGAL_INSTR:
            return "Illegal instruction";
        case EXC_SLOT_ILLEGAL_INSTR:
            return "Slot illegal instruction";
        case EXC_GENERAL_FPU:
            return "General FPU exception";
        case EXC_SLOT_FPU:
            return "Slot FPU exception";
        case EXC_DATA_ADDRESS_READ:
            return "Data address error (read)";
        case EXC_DATA_ADDRESS_WRITE:
            return "Data address error (write)";
        case EXC_DTLB_MISS_READ:  /* or EXC_ITLB_MISS */
            return "Instruction or Data(read) TLB miss";
        case EXC_DTLB_MISS_WRITE:
            return "Data(write) TLB miss";
        case EXC_DTLB_PV_READ:  /* or EXC_ITLB_PV */
            return "Instruction or Data(read) TLB protection violation";
        case EXC_DTLB_PV_WRITE:
            return "Data TLB protection violation (write)";
        case EXC_FPU:
            return "FPU exception";
        case EXC_INITIAL_PAGE_WRITE:
            return "Initial page write exception";
        case EXC_TRAPA:
            return "Unconditional trap (trapa)";
        case EXC_USER_BREAK_POST:  /* or EXC_USER_BREAK_PRE */
            return "User break";
        default:
            return "Unknown exception";
    }
}

/* Print a kernel panic reg dump */
extern irq_context_t *irq_srt_addr;
void irq_dump_regs(int code, irq_t evt) {
    uintptr_t sp;
    uintptr_t ret_addr;
    uintptr_t next_sp;
    uint32_t *regs = irq_srt_addr->r;
    bool valid_pc;
    bool valid_pr;

    dbglog(DBG_DEAD, "Unhandled exception: PC %08lx, code %d, evt %04x\n",
           irq_srt_addr->pc, code, (uint16_t)evt);
    dbglog(DBG_DEAD, " R0-R7: %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
           regs[0], regs[1], regs[2], regs[3], regs[4], regs[5], regs[6], regs[7]);
    dbglog(DBG_DEAD, " R8-R15: %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
           regs[8], regs[9], regs[10], regs[11], regs[12], regs[13], regs[14], regs[15]);
    dbglog(DBG_DEAD, " SR %08lx PR %08lx\n", irq_srt_addr->sr, irq_srt_addr->pr);
    sp = regs[15];
    arch_stk_trace_at(sp, 0);

    if(code == 1) {
        dbglog(DBG_DEAD, "\nEncountered %s. ", irq_exception_string(evt));

        valid_pc = arch_valid_text_address(irq_srt_addr->pc);
        valid_pr = arch_valid_text_address(irq_srt_addr->pr);
        /* Construct template message only if either PC/PR address is valid */
        if(valid_pc || valid_pr) {
            dbglog(DBG_DEAD, "Use this template terminal command to help"
                " diagnose:\n\n\t$KOS_ADDR2LINE -f -C -i -e prog.elf");

            if(valid_pc)
                dbglog(DBG_DEAD, " %08lx", irq_srt_addr->pc);

            if(valid_pr)
                dbglog(DBG_DEAD, " %08lx", irq_srt_addr->pr);

            while(arch_stk_unwind_step(sp, &ret_addr, &next_sp)) {
                dbglog(DBG_DEAD, " %08x", ret_addr);
                sp = next_sp;
            }
        }

        dbglog(DBG_DEAD, "\n");
    }
}

/* The C-level routine that processes context switching and other
   types of interrupts. NOTE: We are running on the stack of the process
   that was interrupted! */
volatile uint32_t jiffies = 0;
void irq_handle_exception(int code) {
    const struct irq_cb *hnd;
    uint32_t evt = 0;
    int handled = 0;

    if(__is_defined(__SH_ATOMIC_MODEL_SOFT_GUSA__)
       && __predict_false((int32_t)irq_srt_addr->r[15] >= -128
                     && irq_srt_addr->pc != irq_srt_addr->r[0])) {
        /* The stack pointer has been altered: it means we are in the middle of
           an atomic section, and we need to roll-back.
           The r0 register contains the address of the end of the section,
           and the stack pointer contains the negated section size. */
        irq_srt_addr->pc = irq_srt_addr->r[0] + irq_srt_addr->r[15];
    }

    switch(code) {
        /* If it's a code 3, grab the event from intevt. */
        case 3:
            evt = INTEVT;
            break;

        /* If it's a code 1 or 2, grab the event from expevt. */
        case 2:
        case 1:
            evt = EXPEVT;
            break;

        /* If it's a code 0, well, we shouldn't be here. */
        case 0:
        default:
            arch_panic("spurious RESET exception");
            break;
    }

    if(inside_int) {
        hnd = &irq_handlers[EXC_DOUBLE_FAULT >> 5];
        if(hnd->hdl != NULL)
            hnd->hdl(EXC_DOUBLE_FAULT, irq_srt_addr, hnd->data);
        else
            irq_dump_regs(code, evt);

        thd_pslist(dbgio_printf);
        // library_print_list(dbgio_printf);
        arch_panic("double fault");
    }

    /* Reveal this info about the int to inside_int for better
       diagnostics returns if we try to do something in the int. */
    inside_int = ((code&0xf)<<16) | (evt&0xffff);

    /* If there's a global handler, call it */
    if(global_irq_handler.hdl) {
        global_irq_handler.hdl(evt, irq_srt_addr, global_irq_handler.data);
        handled = 1;
    }

    /* If there's a handler, call it */
    {
        hnd = &irq_handlers[evt >> 5];
        if(hnd->hdl != NULL) {
            hnd->hdl(evt, irq_srt_addr, hnd->data);
            handled = 1;
        }
    }

    if(!handled) {
        hnd = &irq_handlers[EXC_UNHANDLED_EXC >> 5];
        if(hnd->hdl != NULL)
            hnd->hdl(evt, irq_srt_addr, hnd->data);
        else
            irq_dump_regs(code, evt);

        arch_panic("unhandled IRQ/Exception");
    }

    irq_disable();
    inside_int = 0;
}

static void irq_handle_trapa(irq_t code, irq_context_t *context, void *data) {
    const struct irq_cb *hnd, *handlers = data;
    uint32_t vec;

    (void)code;

    /* Get the trapa vector */
    vec = TRA >> 2;

    /* Check for handler and call if present */
    hnd = &handlers[vec];

    if(hnd->hdl)
        hnd->hdl(vec, context, hnd->data);
}

extern void irq_vma_table(void);

/* Switches register banks; call this outside of exception handling
   (but make sure interrupts are off!!) to change where registers will
   go to, or call it inside an exception handler to switch contexts.
   Make sure you have at least REG_BYTE_CNT bytes available. DO NOT
   ALLOW ANY INTERRUPTS TO HAPPEN UNTIL THIS HAS BEEN CALLED AT
   LEAST ONCE! */
void arch_irq_set_context(irq_context_t *regbank) {
    irq_srt_addr = regbank;
}

/* Return the current IRQ context */
irq_context_t *arch_irq_get_context(void) {
    return irq_srt_addr;
}

/* Fill a newly allocated context block for usage with supervisor/kernel
   or user mode. The given parameters will be passed to the called routine (up
   to the architecture maximum). */
void arch_irq_create_context(irq_context_t *context,
                             uintptr_t stack_pointer,
                             uintptr_t routine,
                             const uintptr_t *args) {
    /* Clear out all registers. */
    memset(context, 0, sizeof(irq_context_t));

    /* Setup the program frame */
    context->pc = (uint32_t)routine;
    context->sr = 0x40000000;   /* note: need to handle IMASK */
    context->r[15] = stack_pointer;
    context->r[14] = 0xffffffff;

    /* Copy up to four args */
    context->r[4] = args[0];
    context->r[5] = args[1];
    context->r[6] = args[2];
    context->r[7] = args[3];
}

/* Default timer handler (until threads can take over) */
static void irq_def_timer(irq_t src, irq_context_t *context, void *data) {
    (void)src;
    (void)context;
    timer_clear((int)data);
}

/* Default FPU exception handler (can't seem to turn these off) */
static void irq_def_fpu(irq_t src, irq_context_t *context, void *data) {
    (void)src;
    (void)data;
    context->pc += 2;
}

/* Pre-init SR and VBR */
static uint32_t pre_sr, pre_vbr;

/* Have we been initialized? */
static bool initted = false;

/* Init routine */
int irq_init(void) {
    assert(!initted);

    /* Save SR and VBR */
    __asm__("stc    sr,r0\n"
            "mov.l  r0,%0" : : "m"(pre_sr));
    __asm__("stc    vbr,r0\n"
            "mov.l  r0,%0" : : "m"(pre_vbr));

    /* Make sure interrupts are disabled */
    irq_disable();

    /* Blank the exception handler tables */
    memset(irq_handlers,        0, sizeof(irq_handlers));
    memset(trapa_handlers,      0, sizeof(trapa_handlers));
    memset(&global_irq_handler, 0, sizeof(global_irq_handler));

    /* Default to not in an interrupt */
    inside_int = 0;

    /* Set default timer handlers */
    irq_set_handler(EXC_TMU0_TUNI0, irq_def_timer, (void *)TMU0);
    irq_set_handler(EXC_TMU1_TUNI1, irq_def_timer, (void *)TMU1);
    irq_set_handler(EXC_TMU2_TUNI2, irq_def_timer, (void *)TMU2);

    /* Set a trapa handler */
    irq_set_handler(EXC_TRAPA, irq_handle_trapa, trapa_handlers);

    /* Set a default FPU exception handler */
    irq_set_handler(EXC_FPU, irq_def_fpu, NULL);

    /* Unmask DMA IRQs, set priority of 3 */
    irq_set_priority(IRQ_SRC_DMAC, 3);

    /* Set a default context (will be superseded if threads are
       enabled later) */
    irq_set_context(&irq_context_default);

    /* Set VBR to our exception table above, but don't enable
       exceptions and IRQs yet. */
    __asm__("	! Set VBR\n"
            "	mov.l _vbr_addr,r0\n"
            "	ldc	  r0,vbr\n"
            "	bra   _after_vbr\n"
            "	nop\n"
            "	.align 2\n"
            "_vbr_addr:\n"
            "	.long _irq_vma_table\n"
            "_after_vbr:\n");

    initted = true;

    return 0;
}

void irq_shutdown(void) {
    if(!initted)
        return;

    /* Disable DMA IRQs */
    irq_set_priority(IRQ_SRC_DMAC, IRQ_PRIO_MASKED);

    /* Restore SR and VBR */
    __asm__("mov.l  %0,r0\n"
            "ldc    r0,sr" : : "m"(pre_sr));
    __asm__("mov.l  %0,r0\n"
            "ldc    r0,vbr" : : "m"(pre_vbr));

    initted = false;
}

void irq_set_priority(irq_src_t src, unsigned int prio) {
    uint16_t ipr;

    if(prio > IRQ_PRIO_MAX)
        prio = IRQ_PRIO_MAX;

    irq_disable_scoped();

    ipr = REG_IPR(src / 4);
    ipr &= ~(0xf << (src % 4) * 4);
    ipr |= prio << (src % 4) * 4;
    REG_IPR(src / 4) = ipr;
}

unsigned int irq_get_priority(irq_src_t src) {
    return (REG_IPR(src / 4) >> (src % 4) * 4) & 0xf;
}
