{
  "module_name": "niu.h",
  "hash_id": "7223dd6470ca81ca77d5fa8a0f26c95b9fab599bdaf294d2baf2e66c6b1e5252",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sun/niu.h",
  "human_readable_source": " \n \n\n#ifndef _NIU_H\n#define _NIU_H\n\n#define PIO\t\t\t0x000000UL\n#define FZC_PIO\t\t\t0x080000UL\n#define FZC_MAC\t\t\t0x180000UL\n#define FZC_IPP\t\t\t0x280000UL\n#define FFLP\t\t\t0x300000UL\n#define FZC_FFLP\t\t0x380000UL\n#define PIO_VADDR\t\t0x400000UL\n#define ZCP\t\t\t0x500000UL\n#define FZC_ZCP\t\t\t0x580000UL\n#define DMC\t\t\t0x600000UL\n#define FZC_DMC\t\t\t0x680000UL\n#define TXC\t\t\t0x700000UL\n#define FZC_TXC\t\t\t0x780000UL\n#define PIO_LDSV\t\t0x800000UL\n#define PIO_PIO_LDGIM\t\t0x900000UL\n#define PIO_IMASK0\t\t0xa00000UL\n#define PIO_IMASK1\t\t0xb00000UL\n#define FZC_PROM\t\t0xc80000UL\n#define FZC_PIM\t\t\t0xd80000UL\n\n#define LDSV0(LDG)\t\t(PIO_LDSV + 0x00000UL + (LDG) * 0x2000UL)\n#define LDSV1(LDG)\t\t(PIO_LDSV + 0x00008UL + (LDG) * 0x2000UL)\n#define LDSV2(LDG)\t\t(PIO_LDSV + 0x00010UL + (LDG) * 0x2000UL)\n\n#define LDG_IMGMT(LDG)\t\t(PIO_LDSV + 0x00018UL + (LDG) * 0x2000UL)\n#define  LDG_IMGMT_ARM\t\t0x0000000080000000ULL\n#define  LDG_IMGMT_TIMER\t0x000000000000003fULL\n\n#define LD_IM0(IDX)\t\t(PIO_IMASK0 + 0x00000UL + (IDX) * 0x2000UL)\n#define  LD_IM0_MASK\t\t0x0000000000000003ULL\n\n#define LD_IM1(IDX)\t\t(PIO_IMASK1 + 0x00000UL + (IDX) * 0x2000UL)\n#define  LD_IM1_MASK\t\t0x0000000000000003ULL\n\n#define LDG_TIMER_RES\t\t(FZC_PIO + 0x00008UL)\n#define  LDG_TIMER_RES_VAL\t0x00000000000fffffULL\n\n#define DIRTY_TID_CTL\t\t(FZC_PIO + 0x00010UL)\n#define  DIRTY_TID_CTL_NPTHRED\t0x00000000003f0000ULL\n#define  DIRTY_TID_CTL_RDTHRED\t0x00000000000003f0ULL\n#define  DIRTY_TID_CTL_DTIDCLR\t0x0000000000000002ULL\n#define  DIRTY_TID_CTL_DTIDENAB\t0x0000000000000001ULL\n\n#define DIRTY_TID_STAT\t\t(FZC_PIO + 0x00018UL)\n#define  DIRTY_TID_STAT_NPWSTAT\t0x0000000000003f00ULL\n#define  DIRTY_TID_STAT_RDSTAT\t0x000000000000003fULL\n\n#define RST_CTL\t\t\t(FZC_PIO + 0x00038UL)\n#define  RST_CTL_MAC_RST3\t0x0000000000400000ULL\n#define  RST_CTL_MAC_RST2\t0x0000000000200000ULL\n#define  RST_CTL_MAC_RST1\t0x0000000000100000ULL\n#define  RST_CTL_MAC_RST0\t0x0000000000080000ULL\n#define  RST_CTL_ACK_TO_EN\t0x0000000000000800ULL\n#define  RST_CTL_ACK_TO_VAL\t0x00000000000007feULL\n\n#define SMX_CFIG_DAT\t\t(FZC_PIO + 0x00040UL)\n#define  SMX_CFIG_DAT_RAS_DET\t0x0000000080000000ULL\n#define  SMX_CFIG_DAT_RAS_INJ\t0x0000000040000000ULL\n#define  SMX_CFIG_DAT_XACT_TO\t0x000000000fffffffULL\n\n#define SMX_INT_STAT\t\t(FZC_PIO + 0x00048UL)\n#define  SMX_INT_STAT_STAT\t0x00000000ffffffffULL\n\n#define SMX_CTL\t\t\t(FZC_PIO + 0x00050UL)\n#define  SMX_CTL_CTL\t\t0x00000000ffffffffULL\n\n#define SMX_DBG_VEC\t\t(FZC_PIO + 0x00058UL)\n#define  SMX_DBG_VEC_VEC\t0x00000000ffffffffULL\n\n#define PIO_DBG_SEL\t\t(FZC_PIO + 0x00060UL)\n#define  PIO_DBG_SEL_SEL\t0x000000000000003fULL\n\n#define PIO_TRAIN_VEC\t\t(FZC_PIO + 0x00068UL)\n#define  PIO_TRAIN_VEC_VEC\t0x00000000ffffffffULL\n\n#define PIO_ARB_CTL\t\t(FZC_PIO + 0x00070UL)\n#define  PIO_ARB_CTL_CTL\t0x00000000ffffffffULL\n\n#define PIO_ARB_DBG_VEC\t\t(FZC_PIO + 0x00078UL)\n#define  PIO_ARB_DBG_VEC_VEC\t0x00000000ffffffffULL\n\n#define SYS_ERR_MASK\t\t(FZC_PIO + 0x00090UL)\n#define  SYS_ERR_MASK_META2\t0x0000000000000400ULL\n#define  SYS_ERR_MASK_META1\t0x0000000000000200ULL\n#define  SYS_ERR_MASK_PEU\t0x0000000000000100ULL\n#define  SYS_ERR_MASK_TXC\t0x0000000000000080ULL\n#define  SYS_ERR_MASK_RDMC\t0x0000000000000040ULL\n#define  SYS_ERR_MASK_TDMC\t0x0000000000000020ULL\n#define  SYS_ERR_MASK_ZCP\t0x0000000000000010ULL\n#define  SYS_ERR_MASK_FFLP\t0x0000000000000008ULL\n#define  SYS_ERR_MASK_IPP\t0x0000000000000004ULL\n#define  SYS_ERR_MASK_MAC\t0x0000000000000002ULL\n#define  SYS_ERR_MASK_SMX\t0x0000000000000001ULL\n\n#define SYS_ERR_STAT\t\t\t(FZC_PIO + 0x00098UL)\n#define  SYS_ERR_STAT_META2\t\t0x0000000000000400ULL\n#define  SYS_ERR_STAT_META1\t\t0x0000000000000200ULL\n#define  SYS_ERR_STAT_PEU\t\t0x0000000000000100ULL\n#define  SYS_ERR_STAT_TXC\t\t0x0000000000000080ULL\n#define  SYS_ERR_STAT_RDMC\t\t0x0000000000000040ULL\n#define  SYS_ERR_STAT_TDMC\t\t0x0000000000000020ULL\n#define  SYS_ERR_STAT_ZCP\t\t0x0000000000000010ULL\n#define  SYS_ERR_STAT_FFLP\t\t0x0000000000000008ULL\n#define  SYS_ERR_STAT_IPP\t\t0x0000000000000004ULL\n#define  SYS_ERR_STAT_MAC\t\t0x0000000000000002ULL\n#define  SYS_ERR_STAT_SMX\t\t0x0000000000000001ULL\n\n#define SID(LDG)\t\t\t(FZC_PIO + 0x10200UL + (LDG) * 8UL)\n#define  SID_FUNC\t\t\t0x0000000000000060ULL\n#define  SID_FUNC_SHIFT\t\t\t5\n#define  SID_VECTOR\t\t\t0x000000000000001fULL\n#define  SID_VECTOR_SHIFT\t\t0\n\n#define LDG_NUM(LDN)\t\t\t(FZC_PIO + 0x20000UL + (LDN) * 8UL)\n\n#define XMAC_PORT0_OFF\t\t\t(FZC_MAC + 0x000000)\n#define XMAC_PORT1_OFF\t\t\t(FZC_MAC + 0x006000)\n#define BMAC_PORT2_OFF\t\t\t(FZC_MAC + 0x00c000)\n#define BMAC_PORT3_OFF\t\t\t(FZC_MAC + 0x010000)\n\n \n\n#define XTXMAC_SW_RST\t\t\t0x00000UL\n#define  XTXMAC_SW_RST_REG_RS\t\t0x0000000000000002ULL\n#define  XTXMAC_SW_RST_SOFT_RST\t\t0x0000000000000001ULL\n\n#define XRXMAC_SW_RST\t\t\t0x00008UL\n#define  XRXMAC_SW_RST_REG_RS\t\t0x0000000000000002ULL\n#define  XRXMAC_SW_RST_SOFT_RST\t\t0x0000000000000001ULL\n\n#define XTXMAC_STATUS\t\t\t0x00020UL\n#define  XTXMAC_STATUS_FRAME_CNT_EXP\t0x0000000000000800ULL\n#define  XTXMAC_STATUS_BYTE_CNT_EXP\t0x0000000000000400ULL\n#define  XTXMAC_STATUS_TXFIFO_XFR_ERR\t0x0000000000000010ULL\n#define  XTXMAC_STATUS_TXMAC_OFLOW\t0x0000000000000008ULL\n#define  XTXMAC_STATUS_MAX_PSIZE_ERR\t0x0000000000000004ULL\n#define  XTXMAC_STATUS_TXMAC_UFLOW\t0x0000000000000002ULL\n#define  XTXMAC_STATUS_FRAME_XMITED\t0x0000000000000001ULL\n\n#define XRXMAC_STATUS\t\t\t0x00028UL\n#define  XRXMAC_STATUS_RXHIST7_CNT_EXP\t0x0000000000100000ULL\n#define  XRXMAC_STATUS_LCL_FLT_STATUS\t0x0000000000080000ULL\n#define  XRXMAC_STATUS_RFLT_DET\t\t0x0000000000040000ULL\n#define  XRXMAC_STATUS_LFLT_CNT_EXP\t0x0000000000020000ULL\n#define  XRXMAC_STATUS_PHY_MDINT\t0x0000000000010000ULL\n#define  XRXMAC_STATUS_ALIGNERR_CNT_EXP\t0x0000000000010000ULL\n#define  XRXMAC_STATUS_RXFRAG_CNT_EXP\t0x0000000000008000ULL\n#define  XRXMAC_STATUS_RXMULTF_CNT_EXP\t0x0000000000004000ULL\n#define  XRXMAC_STATUS_RXBCAST_CNT_EXP\t0x0000000000002000ULL\n#define  XRXMAC_STATUS_RXHIST6_CNT_EXP\t0x0000000000001000ULL\n#define  XRXMAC_STATUS_RXHIST5_CNT_EXP\t0x0000000000000800ULL\n#define  XRXMAC_STATUS_RXHIST4_CNT_EXP\t0x0000000000000400ULL\n#define  XRXMAC_STATUS_RXHIST3_CNT_EXP\t0x0000000000000200ULL\n#define  XRXMAC_STATUS_RXHIST2_CNT_EXP\t0x0000000000000100ULL\n#define  XRXMAC_STATUS_RXHIST1_CNT_EXP\t0x0000000000000080ULL\n#define  XRXMAC_STATUS_RXOCTET_CNT_EXP\t0x0000000000000040ULL\n#define  XRXMAC_STATUS_CVIOLERR_CNT_EXP\t0x0000000000000020ULL\n#define  XRXMAC_STATUS_LENERR_CNT_EXP\t0x0000000000000010ULL\n#define  XRXMAC_STATUS_CRCERR_CNT_EXP\t0x0000000000000008ULL\n#define  XRXMAC_STATUS_RXUFLOW\t\t0x0000000000000004ULL\n#define  XRXMAC_STATUS_RXOFLOW\t\t0x0000000000000002ULL\n#define  XRXMAC_STATUS_FRAME_RCVD\t0x0000000000000001ULL\n\n#define XMAC_FC_STAT\t\t\t0x00030UL\n#define  XMAC_FC_STAT_RX_RCV_PAUSE_TIME\t0x00000000ffff0000ULL\n#define  XMAC_FC_STAT_TX_MAC_NPAUSE\t0x0000000000000004ULL\n#define  XMAC_FC_STAT_TX_MAC_PAUSE\t0x0000000000000002ULL\n#define  XMAC_FC_STAT_RX_MAC_RPAUSE\t0x0000000000000001ULL\n\n#define XTXMAC_STAT_MSK\t\t\t0x00040UL\n#define  XTXMAC_STAT_MSK_FRAME_CNT_EXP\t0x0000000000000800ULL\n#define  XTXMAC_STAT_MSK_BYTE_CNT_EXP\t0x0000000000000400ULL\n#define  XTXMAC_STAT_MSK_TXFIFO_XFR_ERR\t0x0000000000000010ULL\n#define  XTXMAC_STAT_MSK_TXMAC_OFLOW\t0x0000000000000008ULL\n#define  XTXMAC_STAT_MSK_MAX_PSIZE_ERR\t0x0000000000000004ULL\n#define  XTXMAC_STAT_MSK_TXMAC_UFLOW\t0x0000000000000002ULL\n#define  XTXMAC_STAT_MSK_FRAME_XMITED\t0x0000000000000001ULL\n\n#define XRXMAC_STAT_MSK\t\t\t\t0x00048UL\n#define  XRXMAC_STAT_MSK_LCL_FLT_STAT_MSK\t0x0000000000080000ULL\n#define  XRXMAC_STAT_MSK_RFLT_DET\t\t0x0000000000040000ULL\n#define  XRXMAC_STAT_MSK_LFLT_CNT_EXP\t\t0x0000000000020000ULL\n#define  XRXMAC_STAT_MSK_PHY_MDINT\t\t0x0000000000010000ULL\n#define  XRXMAC_STAT_MSK_RXFRAG_CNT_EXP\t\t0x0000000000008000ULL\n#define  XRXMAC_STAT_MSK_RXMULTF_CNT_EXP\t0x0000000000004000ULL\n#define  XRXMAC_STAT_MSK_RXBCAST_CNT_EXP\t0x0000000000002000ULL\n#define  XRXMAC_STAT_MSK_RXHIST6_CNT_EXP\t0x0000000000001000ULL\n#define  XRXMAC_STAT_MSK_RXHIST5_CNT_EXP\t0x0000000000000800ULL\n#define  XRXMAC_STAT_MSK_RXHIST4_CNT_EXP\t0x0000000000000400ULL\n#define  XRXMAC_STAT_MSK_RXHIST3_CNT_EXP\t0x0000000000000200ULL\n#define  XRXMAC_STAT_MSK_RXHIST2_CNT_EXP\t0x0000000000000100ULL\n#define  XRXMAC_STAT_MSK_RXHIST1_CNT_EXP\t0x0000000000000080ULL\n#define  XRXMAC_STAT_MSK_RXOCTET_CNT_EXP\t0x0000000000000040ULL\n#define  XRXMAC_STAT_MSK_CVIOLERR_CNT_EXP\t0x0000000000000020ULL\n#define  XRXMAC_STAT_MSK_LENERR_CNT_EXP\t\t0x0000000000000010ULL\n#define  XRXMAC_STAT_MSK_CRCERR_CNT_EXP\t\t0x0000000000000008ULL\n#define  XRXMAC_STAT_MSK_RXUFLOW_CNT_EXP\t0x0000000000000004ULL\n#define  XRXMAC_STAT_MSK_RXOFLOW_CNT_EXP\t0x0000000000000002ULL\n#define  XRXMAC_STAT_MSK_FRAME_RCVD\t\t0x0000000000000001ULL\n\n#define XMAC_FC_MSK\t\t\t0x00050UL\n#define  XMAC_FC_MSK_TX_MAC_NPAUSE\t0x0000000000000004ULL\n#define  XMAC_FC_MSK_TX_MAC_PAUSE\t0x0000000000000002ULL\n#define  XMAC_FC_MSK_RX_MAC_RPAUSE\t0x0000000000000001ULL\n\n#define XMAC_CONFIG\t\t\t0x00060UL\n#define  XMAC_CONFIG_SEL_CLK_25MHZ\t0x0000000080000000ULL\n#define  XMAC_CONFIG_1G_PCS_BYPASS\t0x0000000040000000ULL\n#define  XMAC_CONFIG_10G_XPCS_BYPASS\t0x0000000020000000ULL\n#define  XMAC_CONFIG_MODE_MASK\t\t0x0000000018000000ULL\n#define  XMAC_CONFIG_MODE_XGMII\t\t0x0000000000000000ULL\n#define  XMAC_CONFIG_MODE_GMII\t\t0x0000000008000000ULL\n#define  XMAC_CONFIG_MODE_MII\t\t0x0000000010000000ULL\n#define  XMAC_CONFIG_LFS_DISABLE\t0x0000000004000000ULL\n#define  XMAC_CONFIG_LOOPBACK\t\t0x0000000002000000ULL\n#define  XMAC_CONFIG_TX_OUTPUT_EN\t0x0000000001000000ULL\n#define  XMAC_CONFIG_SEL_POR_CLK_SRC\t0x0000000000800000ULL\n#define  XMAC_CONFIG_LED_POLARITY\t0x0000000000400000ULL\n#define  XMAC_CONFIG_FORCE_LED_ON\t0x0000000000200000ULL\n#define  XMAC_CONFIG_PASS_FLOW_CTRL\t0x0000000000100000ULL\n#define  XMAC_CONFIG_RCV_PAUSE_ENABLE\t0x0000000000080000ULL\n#define  XMAC_CONFIG_MAC2IPP_PKT_CNT_EN\t0x0000000000040000ULL\n#define  XMAC_CONFIG_STRIP_CRC\t\t0x0000000000020000ULL\n#define  XMAC_CONFIG_ADDR_FILTER_EN\t0x0000000000010000ULL\n#define  XMAC_CONFIG_HASH_FILTER_EN\t0x0000000000008000ULL\n#define  XMAC_CONFIG_RX_CODEV_CHK_DIS\t0x0000000000004000ULL\n#define  XMAC_CONFIG_RESERVED_MULTICAST\t0x0000000000002000ULL\n#define  XMAC_CONFIG_RX_CRC_CHK_DIS\t0x0000000000001000ULL\n#define  XMAC_CONFIG_ERR_CHK_DIS\t0x0000000000000800ULL\n#define  XMAC_CONFIG_PROMISC_GROUP\t0x0000000000000400ULL\n#define  XMAC_CONFIG_PROMISCUOUS\t0x0000000000000200ULL\n#define  XMAC_CONFIG_RX_MAC_ENABLE\t0x0000000000000100ULL\n#define  XMAC_CONFIG_WARNING_MSG_EN\t0x0000000000000080ULL\n#define  XMAC_CONFIG_ALWAYS_NO_CRC\t0x0000000000000008ULL\n#define  XMAC_CONFIG_VAR_MIN_IPG_EN\t0x0000000000000004ULL\n#define  XMAC_CONFIG_STRETCH_MODE\t0x0000000000000002ULL\n#define  XMAC_CONFIG_TX_ENABLE\t\t0x0000000000000001ULL\n\n#define XMAC_IPG\t\t\t0x00080UL\n#define  XMAC_IPG_STRETCH_CONST\t\t0x0000000000e00000ULL\n#define  XMAC_IPG_STRETCH_CONST_SHIFT\t21\n#define  XMAC_IPG_STRETCH_RATIO\t\t0x00000000001f0000ULL\n#define  XMAC_IPG_STRETCH_RATIO_SHIFT\t16\n#define  XMAC_IPG_IPG_MII_GMII\t\t0x000000000000ff00ULL\n#define  XMAC_IPG_IPG_MII_GMII_SHIFT\t8\n#define  XMAC_IPG_IPG_XGMII\t\t0x0000000000000007ULL\n#define  XMAC_IPG_IPG_XGMII_SHIFT\t0\n\n#define IPG_12_15_XGMII\t\t\t3\n#define IPG_16_19_XGMII\t\t\t4\n#define IPG_20_23_XGMII\t\t\t5\n#define IPG_12_MII_GMII\t\t\t10\n#define IPG_13_MII_GMII\t\t\t11\n#define IPG_14_MII_GMII\t\t\t12\n#define IPG_15_MII_GMII\t\t\t13\n#define IPG_16_MII_GMII\t\t\t14\n\n#define XMAC_MIN\t\t\t0x00088UL\n#define  XMAC_MIN_RX_MIN_PKT_SIZE\t0x000000003ff00000ULL\n#define  XMAC_MIN_RX_MIN_PKT_SIZE_SHFT\t20\n#define  XMAC_MIN_SLOT_TIME\t\t0x000000000003fc00ULL\n#define  XMAC_MIN_SLOT_TIME_SHFT\t10\n#define  XMAC_MIN_TX_MIN_PKT_SIZE\t0x00000000000003ffULL\n#define  XMAC_MIN_TX_MIN_PKT_SIZE_SHFT\t0\n\n#define XMAC_MAX\t\t\t0x00090UL\n#define  XMAC_MAX_FRAME_SIZE\t\t0x0000000000003fffULL\n#define  XMAC_MAX_FRAME_SIZE_SHFT\t0\n\n#define XMAC_ADDR0\t\t\t0x000a0UL\n#define  XMAC_ADDR0_ADDR0\t\t0x000000000000ffffULL\n\n#define XMAC_ADDR1\t\t\t0x000a8UL\n#define  XMAC_ADDR1_ADDR1\t\t0x000000000000ffffULL\n\n#define XMAC_ADDR2\t\t\t0x000b0UL\n#define  XMAC_ADDR2_ADDR2\t\t0x000000000000ffffULL\n\n#define XMAC_ADDR_CMPEN\t\t\t0x00208UL\n#define  XMAC_ADDR_CMPEN_EN15\t\t0x0000000000008000ULL\n#define  XMAC_ADDR_CMPEN_EN14\t\t0x0000000000004000ULL\n#define  XMAC_ADDR_CMPEN_EN13\t\t0x0000000000002000ULL\n#define  XMAC_ADDR_CMPEN_EN12\t\t0x0000000000001000ULL\n#define  XMAC_ADDR_CMPEN_EN11\t\t0x0000000000000800ULL\n#define  XMAC_ADDR_CMPEN_EN10\t\t0x0000000000000400ULL\n#define  XMAC_ADDR_CMPEN_EN9\t\t0x0000000000000200ULL\n#define  XMAC_ADDR_CMPEN_EN8\t\t0x0000000000000100ULL\n#define  XMAC_ADDR_CMPEN_EN7\t\t0x0000000000000080ULL\n#define  XMAC_ADDR_CMPEN_EN6\t\t0x0000000000000040ULL\n#define  XMAC_ADDR_CMPEN_EN5\t\t0x0000000000000020ULL\n#define  XMAC_ADDR_CMPEN_EN4\t\t0x0000000000000010ULL\n#define  XMAC_ADDR_CMPEN_EN3\t\t0x0000000000000008ULL\n#define  XMAC_ADDR_CMPEN_EN2\t\t0x0000000000000004ULL\n#define  XMAC_ADDR_CMPEN_EN1\t\t0x0000000000000002ULL\n#define  XMAC_ADDR_CMPEN_EN0\t\t0x0000000000000001ULL\n\n#define XMAC_NUM_ALT_ADDR\t\t16\n\n#define XMAC_ALT_ADDR0(NUM)\t\t(0x00218UL + (NUM)*0x18UL)\n#define  XMAC_ALT_ADDR0_ADDR0\t\t0x000000000000ffffULL\n\n#define XMAC_ALT_ADDR1(NUM)\t\t(0x00220UL + (NUM)*0x18UL)\n#define  XMAC_ALT_ADDR1_ADDR1\t\t0x000000000000ffffULL\n\n#define XMAC_ALT_ADDR2(NUM)\t\t(0x00228UL + (NUM)*0x18UL)\n#define  XMAC_ALT_ADDR2_ADDR2\t\t0x000000000000ffffULL\n\n#define XMAC_ADD_FILT0\t\t\t0x00818UL\n#define  XMAC_ADD_FILT0_FILT0\t\t0x000000000000ffffULL\n\n#define XMAC_ADD_FILT1\t\t\t0x00820UL\n#define  XMAC_ADD_FILT1_FILT1\t\t0x000000000000ffffULL\n\n#define XMAC_ADD_FILT2\t\t\t0x00828UL\n#define  XMAC_ADD_FILT2_FILT2\t\t0x000000000000ffffULL\n\n#define XMAC_ADD_FILT12_MASK\t\t0x00830UL\n#define  XMAC_ADD_FILT12_MASK_VAL\t0x00000000000000ffULL\n\n#define XMAC_ADD_FILT00_MASK\t\t0x00838UL\n#define  XMAC_ADD_FILT00_MASK_VAL\t0x000000000000ffffULL\n\n#define XMAC_HASH_TBL(NUM)\t\t(0x00840UL + (NUM) * 0x8UL)\n#define XMAC_HASH_TBL_VAL\t\t0x000000000000ffffULL\n\n#define XMAC_NUM_HOST_INFO\t\t20\n\n#define XMAC_HOST_INFO(NUM)\t\t(0x00900UL + (NUM) * 0x8UL)\n\n#define XMAC_PA_DATA0\t\t\t0x00b80UL\n#define XMAC_PA_DATA0_VAL\t\t0x00000000ffffffffULL\n\n#define XMAC_PA_DATA1\t\t\t0x00b88UL\n#define XMAC_PA_DATA1_VAL\t\t0x00000000ffffffffULL\n\n#define XMAC_DEBUG_SEL\t\t\t0x00b90UL\n#define  XMAC_DEBUG_SEL_XMAC\t\t0x0000000000000078ULL\n#define  XMAC_DEBUG_SEL_MAC\t\t0x0000000000000007ULL\n\n#define XMAC_TRAIN_VEC\t\t\t0x00b98UL\n#define  XMAC_TRAIN_VEC_VAL\t\t0x00000000ffffffffULL\n\n#define RXMAC_BT_CNT\t\t\t0x00100UL\n#define  RXMAC_BT_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define RXMAC_BC_FRM_CNT\t\t0x00108UL\n#define  RXMAC_BC_FRM_CNT_COUNT\t\t0x00000000001fffffULL\n\n#define RXMAC_MC_FRM_CNT\t\t0x00110UL\n#define  RXMAC_MC_FRM_CNT_COUNT\t\t0x00000000001fffffULL\n\n#define RXMAC_FRAG_CNT\t\t\t0x00118UL\n#define  RXMAC_FRAG_CNT_COUNT\t\t0x00000000001fffffULL\n\n#define RXMAC_HIST_CNT1\t\t\t0x00120UL\n#define  RXMAC_HIST_CNT1_COUNT\t\t0x00000000001fffffULL\n\n#define RXMAC_HIST_CNT2\t\t\t0x00128UL\n#define  RXMAC_HIST_CNT2_COUNT\t\t0x00000000001fffffULL\n\n#define RXMAC_HIST_CNT3\t\t\t0x00130UL\n#define  RXMAC_HIST_CNT3_COUNT\t\t0x00000000000fffffULL\n\n#define RXMAC_HIST_CNT4\t\t\t0x00138UL\n#define  RXMAC_HIST_CNT4_COUNT\t\t0x000000000007ffffULL\n\n#define RXMAC_HIST_CNT5\t\t\t0x00140UL\n#define  RXMAC_HIST_CNT5_COUNT\t\t0x000000000003ffffULL\n\n#define RXMAC_HIST_CNT6\t\t\t0x00148UL\n#define  RXMAC_HIST_CNT6_COUNT\t\t0x000000000000ffffULL\n\n#define RXMAC_MPSZER_CNT\t\t0x00150UL\n#define  RXMAC_MPSZER_CNT_COUNT\t\t0x00000000000000ffULL\n\n#define RXMAC_CRC_ER_CNT\t\t0x00158UL\n#define  RXMAC_CRC_ER_CNT_COUNT\t\t0x00000000000000ffULL\n\n#define RXMAC_CD_VIO_CNT\t\t0x00160UL\n#define  RXMAC_CD_VIO_CNT_COUNT\t\t0x00000000000000ffULL\n\n#define RXMAC_ALIGN_ERR_CNT\t\t0x00168UL\n#define  RXMAC_ALIGN_ERR_CNT_COUNT\t0x00000000000000ffULL\n\n#define TXMAC_FRM_CNT\t\t\t0x00170UL\n#define  TXMAC_FRM_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define TXMAC_BYTE_CNT\t\t\t0x00178UL\n#define  TXMAC_BYTE_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define LINK_FAULT_CNT\t\t\t0x00180UL\n#define  LINK_FAULT_CNT_COUNT\t\t0x00000000000000ffULL\n\n#define RXMAC_HIST_CNT7\t\t\t0x00188UL\n#define  RXMAC_HIST_CNT7_COUNT\t\t0x0000000007ffffffULL\n\n#define XMAC_SM_REG\t\t\t0x001a8UL\n#define  XMAC_SM_REG_STATE\t\t0x00000000ffffffffULL\n\n#define XMAC_INTER1\t\t\t0x001b0UL\n#define  XMAC_INTERN1_SIGNALS1\t\t0x00000000ffffffffULL\n\n#define XMAC_INTER2\t\t\t0x001b8UL\n#define  XMAC_INTERN2_SIGNALS2\t\t0x00000000ffffffffULL\n\n \n\n#define BTXMAC_SW_RST\t\t\t0x00000UL\n#define  BTXMAC_SW_RST_RESET\t\t0x0000000000000001ULL\n\n#define BRXMAC_SW_RST\t\t\t0x00008UL\n#define  BRXMAC_SW_RST_RESET\t\t0x0000000000000001ULL\n\n#define BMAC_SEND_PAUSE\t\t\t0x00010UL\n#define  BMAC_SEND_PAUSE_SEND\t\t0x0000000000010000ULL\n#define  BMAC_SEND_PAUSE_TIME\t\t0x000000000000ffffULL\n\n#define BTXMAC_STATUS\t\t\t0x00020UL\n#define  BTXMAC_STATUS_XMIT\t\t0x0000000000000001ULL\n#define  BTXMAC_STATUS_UNDERRUN\t\t0x0000000000000002ULL\n#define  BTXMAC_STATUS_MAX_PKT_ERR\t0x0000000000000004ULL\n#define  BTXMAC_STATUS_BYTE_CNT_EXP\t0x0000000000000400ULL\n#define  BTXMAC_STATUS_FRAME_CNT_EXP\t0x0000000000000800ULL\n\n#define BRXMAC_STATUS\t\t\t0x00028UL\n#define  BRXMAC_STATUS_RX_PKT\t\t0x0000000000000001ULL\n#define  BRXMAC_STATUS_OVERFLOW\t\t0x0000000000000002ULL\n#define  BRXMAC_STATUS_FRAME_CNT_EXP\t0x0000000000000004ULL\n#define  BRXMAC_STATUS_ALIGN_ERR_EXP\t0x0000000000000008ULL\n#define  BRXMAC_STATUS_CRC_ERR_EXP\t0x0000000000000010ULL\n#define  BRXMAC_STATUS_LEN_ERR_EXP\t0x0000000000000020ULL\n\n#define BMAC_CTRL_STATUS\t\t0x00030UL\n#define  BMAC_CTRL_STATUS_PAUSE_RECV\t0x0000000000000001ULL\n#define  BMAC_CTRL_STATUS_PAUSE\t\t0x0000000000000002ULL\n#define  BMAC_CTRL_STATUS_NOPAUSE\t0x0000000000000004ULL\n#define  BMAC_CTRL_STATUS_TIME\t\t0x00000000ffff0000ULL\n#define  BMAC_CTRL_STATUS_TIME_SHIFT\t16\n\n#define BTXMAC_STATUS_MASK\t\t0x00040UL\n#define BRXMAC_STATUS_MASK\t\t0x00048UL\n#define BMAC_CTRL_STATUS_MASK\t\t0x00050UL\n\n#define BTXMAC_CONFIG\t\t\t0x00060UL\n#define  BTXMAC_CONFIG_ENABLE\t\t0x0000000000000001ULL\n#define  BTXMAC_CONFIG_FCS_DISABLE\t0x0000000000000002ULL\n\n#define BRXMAC_CONFIG\t\t\t0x00068UL\n#define  BRXMAC_CONFIG_DISCARD_DIS\t0x0000000000000080ULL\n#define  BRXMAC_CONFIG_ADDR_FILT_EN\t0x0000000000000040ULL\n#define  BRXMAC_CONFIG_HASH_FILT_EN\t0x0000000000000020ULL\n#define  BRXMAC_CONFIG_PROMISC_GRP\t0x0000000000000010ULL\n#define  BRXMAC_CONFIG_PROMISC\t\t0x0000000000000008ULL\n#define  BRXMAC_CONFIG_STRIP_FCS\t0x0000000000000004ULL\n#define  BRXMAC_CONFIG_STRIP_PAD\t0x0000000000000002ULL\n#define  BRXMAC_CONFIG_ENABLE\t\t0x0000000000000001ULL\n\n#define BMAC_CTRL_CONFIG\t\t0x00070UL\n#define  BMAC_CTRL_CONFIG_TX_PAUSE_EN\t0x0000000000000001ULL\n#define  BMAC_CTRL_CONFIG_RX_PAUSE_EN\t0x0000000000000002ULL\n#define  BMAC_CTRL_CONFIG_PASS_CTRL\t0x0000000000000004ULL\n\n#define BMAC_XIF_CONFIG\t\t\t0x00078UL\n#define  BMAC_XIF_CONFIG_TX_OUTPUT_EN\t0x0000000000000001ULL\n#define  BMAC_XIF_CONFIG_MII_LOOPBACK\t0x0000000000000002ULL\n#define  BMAC_XIF_CONFIG_GMII_MODE\t0x0000000000000008ULL\n#define  BMAC_XIF_CONFIG_LINK_LED\t0x0000000000000020ULL\n#define  BMAC_XIF_CONFIG_LED_POLARITY\t0x0000000000000040ULL\n#define  BMAC_XIF_CONFIG_25MHZ_CLOCK\t0x0000000000000080ULL\n\n#define BMAC_MIN_FRAME\t\t\t0x000a0UL\n#define  BMAC_MIN_FRAME_VAL\t\t0x00000000000003ffULL\n\n#define BMAC_MAX_FRAME\t\t\t0x000a8UL\n#define  BMAC_MAX_FRAME_MAX_BURST\t0x000000003fff0000ULL\n#define  BMAC_MAX_FRAME_MAX_BURST_SHIFT\t16\n#define  BMAC_MAX_FRAME_MAX_FRAME\t0x0000000000003fffULL\n#define  BMAC_MAX_FRAME_MAX_FRAME_SHIFT\t0\n\n#define BMAC_PREAMBLE_SIZE\t\t0x000b0UL\n#define  BMAC_PREAMBLE_SIZE_VAL\t\t0x00000000000003ffULL\n\n#define BMAC_CTRL_TYPE\t\t\t0x000c8UL\n\n#define BMAC_ADDR0\t\t\t0x00100UL\n#define  BMAC_ADDR0_ADDR0\t\t0x000000000000ffffULL\n\n#define BMAC_ADDR1\t\t\t0x00108UL\n#define  BMAC_ADDR1_ADDR1\t\t0x000000000000ffffULL\n\n#define BMAC_ADDR2\t\t\t0x00110UL\n#define  BMAC_ADDR2_ADDR2\t\t0x000000000000ffffULL\n\n#define BMAC_NUM_ALT_ADDR\t\t6\n\n#define BMAC_ALT_ADDR0(NUM)\t\t(0x00118UL + (NUM)*0x18UL)\n#define  BMAC_ALT_ADDR0_ADDR0\t\t0x000000000000ffffULL\n\n#define BMAC_ALT_ADDR1(NUM)\t\t(0x00120UL + (NUM)*0x18UL)\n#define  BMAC_ALT_ADDR1_ADDR1\t\t0x000000000000ffffULL\n\n#define BMAC_ALT_ADDR2(NUM)\t\t(0x00128UL + (NUM)*0x18UL)\n#define  BMAC_ALT_ADDR2_ADDR2\t\t0x000000000000ffffULL\n\n#define BMAC_FC_ADDR0\t\t\t0x00268UL\n#define  BMAC_FC_ADDR0_ADDR0\t\t0x000000000000ffffULL\n\n#define BMAC_FC_ADDR1\t\t\t0x00270UL\n#define  BMAC_FC_ADDR1_ADDR1\t\t0x000000000000ffffULL\n\n#define BMAC_FC_ADDR2\t\t\t0x00278UL\n#define  BMAC_FC_ADDR2_ADDR2\t\t0x000000000000ffffULL\n\n#define BMAC_ADD_FILT0\t\t\t0x00298UL\n#define  BMAC_ADD_FILT0_FILT0\t\t0x000000000000ffffULL\n\n#define BMAC_ADD_FILT1\t\t\t0x002a0UL\n#define  BMAC_ADD_FILT1_FILT1\t\t0x000000000000ffffULL\n\n#define BMAC_ADD_FILT2\t\t\t0x002a8UL\n#define  BMAC_ADD_FILT2_FILT2\t\t0x000000000000ffffULL\n\n#define BMAC_ADD_FILT12_MASK\t\t0x002b0UL\n#define  BMAC_ADD_FILT12_MASK_VAL\t0x00000000000000ffULL\n\n#define BMAC_ADD_FILT00_MASK\t\t0x002b8UL\n#define  BMAC_ADD_FILT00_MASK_VAL\t0x000000000000ffffULL\n\n#define BMAC_HASH_TBL(NUM)\t\t(0x002c0UL + (NUM) * 0x8UL)\n#define BMAC_HASH_TBL_VAL\t\t0x000000000000ffffULL\n\n#define BRXMAC_FRAME_CNT\t\t0x00370\n#define  BRXMAC_FRAME_CNT_COUNT\t\t0x000000000000ffffULL\n\n#define BRXMAC_MAX_LEN_ERR_CNT\t\t0x00378\n\n#define BRXMAC_ALIGN_ERR_CNT\t\t0x00380\n#define  BRXMAC_ALIGN_ERR_CNT_COUNT\t0x000000000000ffffULL\n\n#define BRXMAC_CRC_ERR_CNT\t\t0x00388\n#define  BRXMAC_ALIGN_ERR_CNT_COUNT\t0x000000000000ffffULL\n\n#define BRXMAC_CODE_VIOL_ERR_CNT\t0x00390\n#define  BRXMAC_CODE_VIOL_ERR_CNT_COUNT\t0x000000000000ffffULL\n\n#define BMAC_STATE_MACHINE\t\t0x003a0\n\n#define BMAC_ADDR_CMPEN\t\t\t0x003f8UL\n#define  BMAC_ADDR_CMPEN_EN15\t\t0x0000000000008000ULL\n#define  BMAC_ADDR_CMPEN_EN14\t\t0x0000000000004000ULL\n#define  BMAC_ADDR_CMPEN_EN13\t\t0x0000000000002000ULL\n#define  BMAC_ADDR_CMPEN_EN12\t\t0x0000000000001000ULL\n#define  BMAC_ADDR_CMPEN_EN11\t\t0x0000000000000800ULL\n#define  BMAC_ADDR_CMPEN_EN10\t\t0x0000000000000400ULL\n#define  BMAC_ADDR_CMPEN_EN9\t\t0x0000000000000200ULL\n#define  BMAC_ADDR_CMPEN_EN8\t\t0x0000000000000100ULL\n#define  BMAC_ADDR_CMPEN_EN7\t\t0x0000000000000080ULL\n#define  BMAC_ADDR_CMPEN_EN6\t\t0x0000000000000040ULL\n#define  BMAC_ADDR_CMPEN_EN5\t\t0x0000000000000020ULL\n#define  BMAC_ADDR_CMPEN_EN4\t\t0x0000000000000010ULL\n#define  BMAC_ADDR_CMPEN_EN3\t\t0x0000000000000008ULL\n#define  BMAC_ADDR_CMPEN_EN2\t\t0x0000000000000004ULL\n#define  BMAC_ADDR_CMPEN_EN1\t\t0x0000000000000002ULL\n#define  BMAC_ADDR_CMPEN_EN0\t\t0x0000000000000001ULL\n\n#define BMAC_NUM_HOST_INFO\t\t9\n\n#define BMAC_HOST_INFO(NUM)\t\t(0x00400UL + (NUM) * 0x8UL)\n\n#define BTXMAC_BYTE_CNT\t\t\t0x00448UL\n#define  BTXMAC_BYTE_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define BTXMAC_FRM_CNT\t\t\t0x00450UL\n#define  BTXMAC_FRM_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define BRXMAC_BYTE_CNT\t\t\t0x00458UL\n#define  BRXMAC_BYTE_CNT_COUNT\t\t0x00000000ffffffffULL\n\n#define HOST_INFO_MPR\t\t\t0x0000000000000100ULL\n#define HOST_INFO_MACRDCTBLN\t\t0x0000000000000007ULL\n\n \n\n#define XPCS_CONTROL1\t\t\t(FZC_MAC + 0x00000UL)\n#define  XPCS_CONTROL1_RESET\t\t0x0000000000008000ULL\n#define  XPCS_CONTROL1_LOOPBACK\t\t0x0000000000004000ULL\n#define  XPCS_CONTROL1_SPEED_SELECT3\t0x0000000000002000ULL\n#define  XPCS_CONTROL1_CSR_LOW_PWR\t0x0000000000000800ULL\n#define  XPCS_CONTROL1_CSR_SPEED1\t0x0000000000000040ULL\n#define  XPCS_CONTROL1_CSR_SPEED0\t0x000000000000003cULL\n\n#define XPCS_STATUS1\t\t\t(FZC_MAC + 0x00008UL)\n#define  XPCS_STATUS1_CSR_FAULT\t\t0x0000000000000080ULL\n#define  XPCS_STATUS1_CSR_RXLNK_STAT\t0x0000000000000004ULL\n#define  XPCS_STATUS1_CSR_LPWR_ABLE\t0x0000000000000002ULL\n\n#define XPCS_DEVICE_IDENTIFIER\t\t(FZC_MAC + 0x00010UL)\n#define  XPCS_DEVICE_IDENTIFIER_VAL\t0x00000000ffffffffULL\n\n#define XPCS_SPEED_ABILITY\t\t(FZC_MAC + 0x00018UL)\n#define  XPCS_SPEED_ABILITY_10GIG\t0x0000000000000001ULL\n\n#define XPCS_DEV_IN_PKG\t\t\t(FZC_MAC + 0x00020UL)\n#define  XPCS_DEV_IN_PKG_CSR_VEND2\t0x0000000080000000ULL\n#define  XPCS_DEV_IN_PKG_CSR_VEND1\t0x0000000040000000ULL\n#define  XPCS_DEV_IN_PKG_DTE_XS\t\t0x0000000000000020ULL\n#define  XPCS_DEV_IN_PKG_PHY_XS\t\t0x0000000000000010ULL\n#define  XPCS_DEV_IN_PKG_PCS\t\t0x0000000000000008ULL\n#define  XPCS_DEV_IN_PKG_WIS\t\t0x0000000000000004ULL\n#define  XPCS_DEV_IN_PKG_PMD_PMA\t0x0000000000000002ULL\n#define  XPCS_DEV_IN_PKG_CLS22\t\t0x0000000000000001ULL\n\n#define XPCS_CONTROL2\t\t\t(FZC_MAC + 0x00028UL)\n#define  XPCS_CONTROL2_CSR_PSC_SEL\t0x0000000000000003ULL\n\n#define XPCS_STATUS2\t\t\t(FZC_MAC + 0x00030UL)\n#define  XPCS_STATUS2_CSR_DEV_PRES\t0x000000000000c000ULL\n#define  XPCS_STATUS2_CSR_TX_FAULT\t0x0000000000000800ULL\n#define  XPCS_STATUS2_CSR_RCV_FAULT\t0x0000000000000400ULL\n#define  XPCS_STATUS2_TEN_GBASE_W\t0x0000000000000004ULL\n#define  XPCS_STATUS2_TEN_GBASE_X\t0x0000000000000002ULL\n#define  XPCS_STATUS2_TEN_GBASE_R\t0x0000000000000001ULL\n\n#define XPCS_PKG_ID\t\t\t(FZC_MAC + 0x00038UL)\n#define  XPCS_PKG_ID_VAL\t\t0x00000000ffffffffULL\n\n#define XPCS_STATUS(IDX)\t\t(FZC_MAC + 0x00040UL)\n#define  XPCS_STATUS_CSR_LANE_ALIGN\t0x0000000000001000ULL\n#define  XPCS_STATUS_CSR_PATTEST_CAP\t0x0000000000000800ULL\n#define  XPCS_STATUS_CSR_LANE3_SYNC\t0x0000000000000008ULL\n#define  XPCS_STATUS_CSR_LANE2_SYNC\t0x0000000000000004ULL\n#define  XPCS_STATUS_CSR_LANE1_SYNC\t0x0000000000000002ULL\n#define  XPCS_STATUS_CSR_LANE0_SYNC\t0x0000000000000001ULL\n\n#define XPCS_TEST_CONTROL\t\t(FZC_MAC + 0x00048UL)\n#define  XPCS_TEST_CONTROL_TXTST_EN\t0x0000000000000004ULL\n#define  XPCS_TEST_CONTROL_TPAT_SEL\t0x0000000000000003ULL\n\n#define XPCS_CFG_VENDOR1\t\t(FZC_MAC + 0x00050UL)\n#define  XPCS_CFG_VENDOR1_DBG_IOTST\t0x0000000000000080ULL\n#define  XPCS_CFG_VENDOR1_DBG_SEL\t0x0000000000000078ULL\n#define  XPCS_CFG_VENDOR1_BYPASS_DET\t0x0000000000000004ULL\n#define  XPCS_CFG_VENDOR1_TXBUF_EN\t0x0000000000000002ULL\n#define  XPCS_CFG_VENDOR1_XPCS_EN\t0x0000000000000001ULL\n\n#define XPCS_DIAG_VENDOR2\t\t(FZC_MAC + 0x00058UL)\n#define  XPCS_DIAG_VENDOR2_SSM_LANE3\t0x0000000001e00000ULL\n#define  XPCS_DIAG_VENDOR2_SSM_LANE2\t0x00000000001e0000ULL\n#define  XPCS_DIAG_VENDOR2_SSM_LANE1\t0x000000000001e000ULL\n#define  XPCS_DIAG_VENDOR2_SSM_LANE0\t0x0000000000001e00ULL\n#define  XPCS_DIAG_VENDOR2_EBUF_SM\t0x00000000000001feULL\n#define  XPCS_DIAG_VENDOR2_RCV_SM\t0x0000000000000001ULL\n\n#define XPCS_MASK1\t\t\t(FZC_MAC + 0x00060UL)\n#define  XPCS_MASK1_FAULT_MASK\t\t0x0000000000000080ULL\n#define  XPCS_MASK1_RXALIGN_STAT_MSK\t0x0000000000000004ULL\n\n#define XPCS_PKT_COUNT\t\t\t(FZC_MAC + 0x00068UL)\n#define  XPCS_PKT_COUNT_TX\t\t0x00000000ffff0000ULL\n#define  XPCS_PKT_COUNT_RX\t\t0x000000000000ffffULL\n\n#define XPCS_TX_SM\t\t\t(FZC_MAC + 0x00070UL)\n#define  XPCS_TX_SM_VAL\t\t\t0x000000000000000fULL\n\n#define XPCS_DESKEW_ERR_CNT\t\t(FZC_MAC + 0x00078UL)\n#define  XPCS_DESKEW_ERR_CNT_VAL\t0x00000000000000ffULL\n\n#define XPCS_SYMERR_CNT01\t\t(FZC_MAC + 0x00080UL)\n#define  XPCS_SYMERR_CNT01_LANE1\t0x00000000ffff0000ULL\n#define  XPCS_SYMERR_CNT01_LANE0\t0x000000000000ffffULL\n\n#define XPCS_SYMERR_CNT23\t\t(FZC_MAC + 0x00088UL)\n#define  XPCS_SYMERR_CNT23_LANE3\t0x00000000ffff0000ULL\n#define  XPCS_SYMERR_CNT23_LANE2\t0x000000000000ffffULL\n\n#define XPCS_TRAINING_VECTOR\t\t(FZC_MAC + 0x00090UL)\n#define  XPCS_TRAINING_VECTOR_VAL\t0x00000000ffffffffULL\n\n \n\n#define PCS_MII_CTL\t\t\t(FZC_MAC + 0x00000UL)\n#define  PCS_MII_CTL_RST\t\t0x0000000000008000ULL\n#define  PCS_MII_CTL_10_100_SPEED\t0x0000000000002000ULL\n#define  PCS_MII_AUTONEG_EN\t\t0x0000000000001000ULL\n#define  PCS_MII_PWR_DOWN\t\t0x0000000000000800ULL\n#define  PCS_MII_ISOLATE\t\t0x0000000000000400ULL\n#define  PCS_MII_AUTONEG_RESTART\t0x0000000000000200ULL\n#define  PCS_MII_DUPLEX\t\t\t0x0000000000000100ULL\n#define  PCS_MII_COLL_TEST\t\t0x0000000000000080ULL\n#define  PCS_MII_1000MB_SPEED\t\t0x0000000000000040ULL\n\n#define PCS_MII_STAT\t\t\t(FZC_MAC + 0x00008UL)\n#define  PCS_MII_STAT_EXT_STATUS\t0x0000000000000100ULL\n#define  PCS_MII_STAT_AUTONEG_DONE\t0x0000000000000020ULL\n#define  PCS_MII_STAT_REMOTE_FAULT\t0x0000000000000010ULL\n#define  PCS_MII_STAT_AUTONEG_ABLE\t0x0000000000000008ULL\n#define  PCS_MII_STAT_LINK_STATUS\t0x0000000000000004ULL\n#define  PCS_MII_STAT_JABBER_DET\t0x0000000000000002ULL\n#define  PCS_MII_STAT_EXT_CAP\t\t0x0000000000000001ULL\n\n#define PCS_MII_ADV\t\t\t(FZC_MAC + 0x00010UL)\n#define  PCS_MII_ADV_NEXT_PAGE\t\t0x0000000000008000ULL\n#define  PCS_MII_ADV_ACK\t\t0x0000000000004000ULL\n#define  PCS_MII_ADV_REMOTE_FAULT\t0x0000000000003000ULL\n#define  PCS_MII_ADV_ASM_DIR\t\t0x0000000000000100ULL\n#define  PCS_MII_ADV_PAUSE\t\t0x0000000000000080ULL\n#define  PCS_MII_ADV_HALF_DUPLEX\t0x0000000000000040ULL\n#define  PCS_MII_ADV_FULL_DUPLEX\t0x0000000000000020ULL\n\n#define PCS_MII_PARTNER\t\t\t(FZC_MAC + 0x00018UL)\n#define  PCS_MII_PARTNER_NEXT_PAGE\t0x0000000000008000ULL\n#define  PCS_MII_PARTNER_ACK\t\t0x0000000000004000ULL\n#define  PCS_MII_PARTNER_REMOTE_FAULT\t0x0000000000002000ULL\n#define  PCS_MII_PARTNER_PAUSE\t\t0x0000000000000180ULL\n#define  PCS_MII_PARTNER_HALF_DUPLEX\t0x0000000000000040ULL\n#define  PCS_MII_PARTNER_FULL_DUPLEX\t0x0000000000000020ULL\n\n#define PCS_CONF\t\t\t(FZC_MAC + 0x00020UL)\n#define  PCS_CONF_MASK\t\t\t0x0000000000000040ULL\n#define  PCS_CONF_10MS_TMR_OVERRIDE\t0x0000000000000020ULL\n#define  PCS_CONF_JITTER_STUDY\t\t0x0000000000000018ULL\n#define  PCS_CONF_SIGDET_ACTIVE_LOW\t0x0000000000000004ULL\n#define  PCS_CONF_SIGDET_OVERRIDE\t0x0000000000000002ULL\n#define  PCS_CONF_ENABLE\t\t0x0000000000000001ULL\n\n#define PCS_STATE\t\t\t(FZC_MAC + 0x00028UL)\n#define  PCS_STATE_D_PARTNER_FAIL\t0x0000000020000000ULL\n#define  PCS_STATE_D_WAIT_C_CODES_ACK\t0x0000000010000000ULL\n#define  PCS_STATE_D_SYNC_LOSS\t\t0x0000000008000000ULL\n#define  PCS_STATE_D_NO_GOOD_C_CODES\t0x0000000004000000ULL\n#define  PCS_STATE_D_SERDES\t\t0x0000000002000000ULL\n#define  PCS_STATE_D_BREAKLINK_C_CODES\t0x0000000001000000ULL\n#define  PCS_STATE_L_SIGDET\t\t0x0000000000400000ULL\n#define  PCS_STATE_L_SYNC_LOSS\t\t0x0000000000200000ULL\n#define  PCS_STATE_L_C_CODES\t\t0x0000000000100000ULL\n#define  PCS_STATE_LINK_CFG_STATE\t0x000000000001e000ULL\n#define  PCS_STATE_SEQ_DET_STATE\t0x0000000000001800ULL\n#define  PCS_STATE_WORD_SYNC_STATE\t0x0000000000000700ULL\n#define  PCS_STATE_NO_IDLE\t\t0x000000000000000fULL\n\n#define PCS_INTERRUPT\t\t\t(FZC_MAC + 0x00030UL)\n#define  PCS_INTERRUPT_LSTATUS\t\t0x0000000000000004ULL\n\n#define PCS_DPATH_MODE\t\t\t(FZC_MAC + 0x000a0UL)\n#define  PCS_DPATH_MODE_PCS\t\t0x0000000000000000ULL\n#define  PCS_DPATH_MODE_MII\t\t0x0000000000000002ULL\n#define  PCS_DPATH_MODE_LINKUP_F_ENAB\t0x0000000000000001ULL\n\n#define PCS_PKT_CNT\t\t\t(FZC_MAC + 0x000c0UL)\n#define  PCS_PKT_CNT_RX\t\t\t0x0000000007ff0000ULL\n#define  PCS_PKT_CNT_TX\t\t\t0x00000000000007ffULL\n\n#define MIF_BB_MDC\t\t\t(FZC_MAC + 0x16000UL)\n#define  MIF_BB_MDC_CLK\t\t\t0x0000000000000001ULL\n\n#define MIF_BB_MDO\t\t\t(FZC_MAC + 0x16008UL)\n#define  MIF_BB_MDO_DAT\t\t\t0x0000000000000001ULL\n\n#define MIF_BB_MDO_EN\t\t\t(FZC_MAC + 0x16010UL)\n#define  MIF_BB_MDO_EN_VAL\t\t0x0000000000000001ULL\n\n#define MIF_FRAME_OUTPUT\t\t(FZC_MAC + 0x16018UL)\n#define  MIF_FRAME_OUTPUT_ST\t\t0x00000000c0000000ULL\n#define  MIF_FRAME_OUTPUT_ST_SHIFT\t30\n#define  MIF_FRAME_OUTPUT_OP_ADDR\t0x0000000000000000ULL\n#define  MIF_FRAME_OUTPUT_OP_WRITE\t0x0000000010000000ULL\n#define  MIF_FRAME_OUTPUT_OP_READ_INC\t0x0000000020000000ULL\n#define  MIF_FRAME_OUTPUT_OP_READ\t0x0000000030000000ULL\n#define  MIF_FRAME_OUTPUT_OP_SHIFT\t28\n#define  MIF_FRAME_OUTPUT_PORT\t\t0x000000000f800000ULL\n#define  MIF_FRAME_OUTPUT_PORT_SHIFT\t23\n#define  MIF_FRAME_OUTPUT_REG\t\t0x00000000007c0000ULL\n#define  MIF_FRAME_OUTPUT_REG_SHIFT\t18\n#define  MIF_FRAME_OUTPUT_TA\t\t0x0000000000030000ULL\n#define  MIF_FRAME_OUTPUT_TA_SHIFT\t16\n#define  MIF_FRAME_OUTPUT_DATA\t\t0x000000000000ffffULL\n#define  MIF_FRAME_OUTPUT_DATA_SHIFT\t0\n\n#define MDIO_ADDR_OP(port, dev, reg) \\\n\t((0 << MIF_FRAME_OUTPUT_ST_SHIFT) | \\\n\t MIF_FRAME_OUTPUT_OP_ADDR | \\\n\t (port << MIF_FRAME_OUTPUT_PORT_SHIFT) | \\\n\t (dev << MIF_FRAME_OUTPUT_REG_SHIFT) | \\\n\t (0x2 << MIF_FRAME_OUTPUT_TA_SHIFT) | \\\n\t (reg << MIF_FRAME_OUTPUT_DATA_SHIFT))\n\n#define MDIO_READ_OP(port, dev) \\\n\t((0 << MIF_FRAME_OUTPUT_ST_SHIFT) | \\\n\t MIF_FRAME_OUTPUT_OP_READ | \\\n\t (port << MIF_FRAME_OUTPUT_PORT_SHIFT) | \\\n\t (dev << MIF_FRAME_OUTPUT_REG_SHIFT) | \\\n\t (0x2 << MIF_FRAME_OUTPUT_TA_SHIFT))\n\n#define MDIO_WRITE_OP(port, dev, data) \\\n\t((0 << MIF_FRAME_OUTPUT_ST_SHIFT) | \\\n\t MIF_FRAME_OUTPUT_OP_WRITE | \\\n\t (port << MIF_FRAME_OUTPUT_PORT_SHIFT) | \\\n\t (dev << MIF_FRAME_OUTPUT_REG_SHIFT) | \\\n\t (0x2 << MIF_FRAME_OUTPUT_TA_SHIFT) | \\\n\t (data << MIF_FRAME_OUTPUT_DATA_SHIFT))\n\n#define MII_READ_OP(port, reg) \\\n\t((1 << MIF_FRAME_OUTPUT_ST_SHIFT) | \\\n\t (2 << MIF_FRAME_OUTPUT_OP_SHIFT) | \\\n\t (port << MIF_FRAME_OUTPUT_PORT_SHIFT) | \\\n\t (reg << MIF_FRAME_OUTPUT_REG_SHIFT) | \\\n\t (0x2 << MIF_FRAME_OUTPUT_TA_SHIFT))\n\n#define MII_WRITE_OP(port, reg, data) \\\n\t((1 << MIF_FRAME_OUTPUT_ST_SHIFT) | \\\n\t (1 << MIF_FRAME_OUTPUT_OP_SHIFT) | \\\n\t (port << MIF_FRAME_OUTPUT_PORT_SHIFT) | \\\n\t (reg << MIF_FRAME_OUTPUT_REG_SHIFT) | \\\n\t (0x2 << MIF_FRAME_OUTPUT_TA_SHIFT) | \\\n\t (data << MIF_FRAME_OUTPUT_DATA_SHIFT))\n\n#define MIF_CONFIG\t\t\t(FZC_MAC + 0x16020UL)\n#define  MIF_CONFIG_ATCA_GE\t\t0x0000000000010000ULL\n#define  MIF_CONFIG_INDIRECT_MODE\t0x0000000000008000ULL\n#define  MIF_CONFIG_POLL_PRT_PHYADDR\t0x0000000000003c00ULL\n#define  MIF_CONFIG_POLL_DEV_REG_ADDR\t0x00000000000003e0ULL\n#define  MIF_CONFIG_BB_MODE\t\t0x0000000000000010ULL\n#define  MIF_CONFIG_POLL_EN\t\t0x0000000000000008ULL\n#define  MIF_CONFIG_BB_SER_SEL\t\t0x0000000000000006ULL\n#define  MIF_CONFIG_MANUAL_MODE\t\t0x0000000000000001ULL\n\n#define MIF_POLL_STATUS\t\t\t(FZC_MAC + 0x16028UL)\n#define  MIF_POLL_STATUS_DATA\t\t0x00000000ffff0000ULL\n#define  MIF_POLL_STATUS_STAT\t\t0x000000000000ffffULL\n\n#define MIF_POLL_MASK\t\t\t(FZC_MAC + 0x16030UL)\n#define  MIF_POLL_MASK_VAL\t\t0x000000000000ffffULL\n\n#define MIF_SM\t\t\t\t(FZC_MAC + 0x16038UL)\n#define  MIF_SM_PORT_ADDR\t\t0x00000000001f0000ULL\n#define  MIF_SM_MDI_1\t\t\t0x0000000000004000ULL\n#define  MIF_SM_MDI_0\t\t\t0x0000000000002400ULL\n#define  MIF_SM_MDCLK\t\t\t0x0000000000001000ULL\n#define  MIF_SM_MDO_EN\t\t\t0x0000000000000800ULL\n#define  MIF_SM_MDO\t\t\t0x0000000000000400ULL\n#define  MIF_SM_MDI\t\t\t0x0000000000000200ULL\n#define  MIF_SM_CTL\t\t\t0x00000000000001c0ULL\n#define  MIF_SM_EX\t\t\t0x000000000000003fULL\n\n#define MIF_STATUS\t\t\t(FZC_MAC + 0x16040UL)\n#define  MIF_STATUS_MDINT1\t\t0x0000000000000020ULL\n#define  MIF_STATUS_MDINT0\t\t0x0000000000000010ULL\n\n#define MIF_MASK\t\t\t(FZC_MAC + 0x16048UL)\n#define  MIF_MASK_MDINT1\t\t0x0000000000000020ULL\n#define  MIF_MASK_MDINT0\t\t0x0000000000000010ULL\n#define  MIF_MASK_PEU_ERR\t\t0x0000000000000008ULL\n#define  MIF_MASK_YC\t\t\t0x0000000000000004ULL\n#define  MIF_MASK_XGE_ERR0\t\t0x0000000000000002ULL\n#define  MIF_MASK_MIF_INIT_DONE\t\t0x0000000000000001ULL\n\n#define ENET_SERDES_RESET\t\t(FZC_MAC + 0x14000UL)\n#define  ENET_SERDES_RESET_1\t\t0x0000000000000002ULL\n#define  ENET_SERDES_RESET_0\t\t0x0000000000000001ULL\n\n#define ENET_SERDES_CFG\t\t\t(FZC_MAC + 0x14008UL)\n#define  ENET_SERDES_BE_LOOPBACK\t0x0000000000000002ULL\n#define  ENET_SERDES_CFG_FORCE_RDY\t0x0000000000000001ULL\n\n#define ENET_SERDES_0_PLL_CFG\t\t(FZC_MAC + 0x14010UL)\n#define  ENET_SERDES_PLL_FBDIV0\t\t0x0000000000000001ULL\n#define  ENET_SERDES_PLL_FBDIV1\t\t0x0000000000000002ULL\n#define  ENET_SERDES_PLL_FBDIV2\t\t0x0000000000000004ULL\n#define  ENET_SERDES_PLL_HRATE0\t\t0x0000000000000008ULL\n#define  ENET_SERDES_PLL_HRATE1\t\t0x0000000000000010ULL\n#define  ENET_SERDES_PLL_HRATE2\t\t0x0000000000000020ULL\n#define  ENET_SERDES_PLL_HRATE3\t\t0x0000000000000040ULL\n\n#define ENET_SERDES_0_CTRL_CFG\t\t(FZC_MAC + 0x14018UL)\n#define  ENET_SERDES_CTRL_SDET_0\t0x0000000000000001ULL\n#define  ENET_SERDES_CTRL_SDET_1\t0x0000000000000002ULL\n#define  ENET_SERDES_CTRL_SDET_2\t0x0000000000000004ULL\n#define  ENET_SERDES_CTRL_SDET_3\t0x0000000000000008ULL\n#define  ENET_SERDES_CTRL_EMPH_0\t0x0000000000000070ULL\n#define  ENET_SERDES_CTRL_EMPH_0_SHIFT\t4\n#define  ENET_SERDES_CTRL_EMPH_1\t0x0000000000000380ULL\n#define  ENET_SERDES_CTRL_EMPH_1_SHIFT\t7\n#define  ENET_SERDES_CTRL_EMPH_2\t0x0000000000001c00ULL\n#define  ENET_SERDES_CTRL_EMPH_2_SHIFT\t10\n#define  ENET_SERDES_CTRL_EMPH_3\t0x000000000000e000ULL\n#define  ENET_SERDES_CTRL_EMPH_3_SHIFT\t13\n#define  ENET_SERDES_CTRL_LADJ_0\t0x0000000000070000ULL\n#define  ENET_SERDES_CTRL_LADJ_0_SHIFT\t16\n#define  ENET_SERDES_CTRL_LADJ_1\t0x0000000000380000ULL\n#define  ENET_SERDES_CTRL_LADJ_1_SHIFT\t19\n#define  ENET_SERDES_CTRL_LADJ_2\t0x0000000001c00000ULL\n#define  ENET_SERDES_CTRL_LADJ_2_SHIFT\t22\n#define  ENET_SERDES_CTRL_LADJ_3\t0x000000000e000000ULL\n#define  ENET_SERDES_CTRL_LADJ_3_SHIFT\t25\n#define  ENET_SERDES_CTRL_RXITERM_0\t0x0000000010000000ULL\n#define  ENET_SERDES_CTRL_RXITERM_1\t0x0000000020000000ULL\n#define  ENET_SERDES_CTRL_RXITERM_2\t0x0000000040000000ULL\n#define  ENET_SERDES_CTRL_RXITERM_3\t0x0000000080000000ULL\n\n#define ENET_SERDES_0_TEST_CFG\t\t(FZC_MAC + 0x14020UL)\n#define  ENET_SERDES_TEST_MD_0\t\t0x0000000000000003ULL\n#define  ENET_SERDES_TEST_MD_0_SHIFT\t0\n#define  ENET_SERDES_TEST_MD_1\t\t0x000000000000000cULL\n#define  ENET_SERDES_TEST_MD_1_SHIFT\t2\n#define  ENET_SERDES_TEST_MD_2\t\t0x0000000000000030ULL\n#define  ENET_SERDES_TEST_MD_2_SHIFT\t4\n#define  ENET_SERDES_TEST_MD_3\t\t0x00000000000000c0ULL\n#define  ENET_SERDES_TEST_MD_3_SHIFT\t6\n\n#define ENET_TEST_MD_NO_LOOPBACK\t0x0\n#define ENET_TEST_MD_EWRAP\t\t0x1\n#define ENET_TEST_MD_PAD_LOOPBACK\t0x2\n#define ENET_TEST_MD_REV_LOOPBACK\t0x3\n\n#define ENET_SERDES_1_PLL_CFG\t\t(FZC_MAC + 0x14028UL)\n#define ENET_SERDES_1_CTRL_CFG\t\t(FZC_MAC + 0x14030UL)\n#define ENET_SERDES_1_TEST_CFG\t\t(FZC_MAC + 0x14038UL)\n\n#define ENET_RGMII_CFG_REG\t\t(FZC_MAC + 0x14040UL)\n\n#define ESR_INT_SIGNALS\t\t\t(FZC_MAC + 0x14800UL)\n#define  ESR_INT_SIGNALS_ALL\t\t0x00000000ffffffffULL\n#define  ESR_INT_SIGNALS_P0_BITS\t0x0000000033e0000fULL\n#define  ESR_INT_SIGNALS_P1_BITS\t0x000000000c1f00f0ULL\n#define  ESR_INT_SRDY0_P0\t\t0x0000000020000000ULL\n#define  ESR_INT_DET0_P0\t\t0x0000000010000000ULL\n#define  ESR_INT_SRDY0_P1\t\t0x0000000008000000ULL\n#define  ESR_INT_DET0_P1\t\t0x0000000004000000ULL\n#define  ESR_INT_XSRDY_P0\t\t0x0000000002000000ULL\n#define  ESR_INT_XDP_P0_CH3\t\t0x0000000001000000ULL\n#define  ESR_INT_XDP_P0_CH2\t\t0x0000000000800000ULL\n#define  ESR_INT_XDP_P0_CH1\t\t0x0000000000400000ULL\n#define  ESR_INT_XDP_P0_CH0\t\t0x0000000000200000ULL\n#define  ESR_INT_XSRDY_P1\t\t0x0000000000100000ULL\n#define  ESR_INT_XDP_P1_CH3\t\t0x0000000000080000ULL\n#define  ESR_INT_XDP_P1_CH2\t\t0x0000000000040000ULL\n#define  ESR_INT_XDP_P1_CH1\t\t0x0000000000020000ULL\n#define  ESR_INT_XDP_P1_CH0\t\t0x0000000000010000ULL\n#define  ESR_INT_SLOSS_P1_CH3\t\t0x0000000000000080ULL\n#define  ESR_INT_SLOSS_P1_CH2\t\t0x0000000000000040ULL\n#define  ESR_INT_SLOSS_P1_CH1\t\t0x0000000000000020ULL\n#define  ESR_INT_SLOSS_P1_CH0\t\t0x0000000000000010ULL\n#define  ESR_INT_SLOSS_P0_CH3\t\t0x0000000000000008ULL\n#define  ESR_INT_SLOSS_P0_CH2\t\t0x0000000000000004ULL\n#define  ESR_INT_SLOSS_P0_CH1\t\t0x0000000000000002ULL\n#define  ESR_INT_SLOSS_P0_CH0\t\t0x0000000000000001ULL\n\n#define ESR_DEBUG_SEL\t\t\t(FZC_MAC + 0x14808UL)\n#define  ESR_DEBUG_SEL_VAL\t\t0x000000000000003fULL\n\n \n#define NIU_ESR_DEV_ADDR\t\t0x1e\n#define ESR_BASE\t\t\t0x0000\n\n#define ESR_RXTX_COMM_CTRL_L\t\t(ESR_BASE + 0x0000)\n#define ESR_RXTX_COMM_CTRL_H\t\t(ESR_BASE + 0x0001)\n\n#define ESR_RXTX_RESET_CTRL_L\t\t(ESR_BASE + 0x0002)\n#define ESR_RXTX_RESET_CTRL_H\t\t(ESR_BASE + 0x0003)\n\n#define ESR_RX_POWER_CTRL_L\t\t(ESR_BASE + 0x0004)\n#define ESR_RX_POWER_CTRL_H\t\t(ESR_BASE + 0x0005)\n\n#define ESR_TX_POWER_CTRL_L\t\t(ESR_BASE + 0x0006)\n#define ESR_TX_POWER_CTRL_H\t\t(ESR_BASE + 0x0007)\n\n#define ESR_MISC_POWER_CTRL_L\t\t(ESR_BASE + 0x0008)\n#define ESR_MISC_POWER_CTRL_H\t\t(ESR_BASE + 0x0009)\n\n#define ESR_RXTX_CTRL_L(CHAN)\t\t(ESR_BASE + 0x0080 + (CHAN) * 0x10)\n#define ESR_RXTX_CTRL_H(CHAN)\t\t(ESR_BASE + 0x0081 + (CHAN) * 0x10)\n#define  ESR_RXTX_CTRL_BIASCNTL\t\t0x80000000\n#define  ESR_RXTX_CTRL_RESV1\t\t0x7c000000\n#define  ESR_RXTX_CTRL_TDENFIFO\t\t0x02000000\n#define  ESR_RXTX_CTRL_TDWS20\t\t0x01000000\n#define  ESR_RXTX_CTRL_VMUXLO\t\t0x00c00000\n#define  ESR_RXTX_CTRL_VMUXLO_SHIFT\t22\n#define  ESR_RXTX_CTRL_VPULSELO\t\t0x00300000\n#define  ESR_RXTX_CTRL_VPULSELO_SHIFT\t20\n#define  ESR_RXTX_CTRL_RESV2\t\t0x000f0000\n#define  ESR_RXTX_CTRL_RESV3\t\t0x0000c000\n#define  ESR_RXTX_CTRL_RXPRESWIN\t0x00003000\n#define  ESR_RXTX_CTRL_RXPRESWIN_SHIFT\t12\n#define  ESR_RXTX_CTRL_RESV4\t\t0x00000800\n#define  ESR_RXTX_CTRL_RISEFALL\t\t0x00000700\n#define  ESR_RXTX_CTRL_RISEFALL_SHIFT\t8\n#define  ESR_RXTX_CTRL_RESV5\t\t0x000000fe\n#define  ESR_RXTX_CTRL_ENSTRETCH\t0x00000001\n\n#define ESR_RXTX_TUNING_L(CHAN)\t\t(ESR_BASE + 0x0082 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING_H(CHAN)\t\t(ESR_BASE + 0x0083 + (CHAN) * 0x10)\n\n#define ESR_RX_SYNCCHAR_L(CHAN)\t\t(ESR_BASE + 0x0084 + (CHAN) * 0x10)\n#define ESR_RX_SYNCCHAR_H(CHAN)\t\t(ESR_BASE + 0x0085 + (CHAN) * 0x10)\n\n#define ESR_RXTX_TEST_L(CHAN)\t\t(ESR_BASE + 0x0086 + (CHAN) * 0x10)\n#define ESR_RXTX_TEST_H(CHAN)\t\t(ESR_BASE + 0x0087 + (CHAN) * 0x10)\n\n#define ESR_GLUE_CTRL0_L(CHAN)\t\t(ESR_BASE + 0x0088 + (CHAN) * 0x10)\n#define ESR_GLUE_CTRL0_H(CHAN)\t\t(ESR_BASE + 0x0089 + (CHAN) * 0x10)\n#define  ESR_GLUE_CTRL0_RESV1\t\t0xf8000000\n#define  ESR_GLUE_CTRL0_BLTIME\t\t0x07000000\n#define  ESR_GLUE_CTRL0_BLTIME_SHIFT\t24\n#define  ESR_GLUE_CTRL0_RESV2\t\t0x00ff0000\n#define  ESR_GLUE_CTRL0_RXLOS_TEST\t0x00008000\n#define  ESR_GLUE_CTRL0_RESV3\t\t0x00004000\n#define  ESR_GLUE_CTRL0_RXLOSENAB\t0x00002000\n#define  ESR_GLUE_CTRL0_FASTRESYNC\t0x00001000\n#define  ESR_GLUE_CTRL0_SRATE\t\t0x00000f00\n#define  ESR_GLUE_CTRL0_SRATE_SHIFT\t8\n#define  ESR_GLUE_CTRL0_THCNT\t\t0x000000ff\n#define  ESR_GLUE_CTRL0_THCNT_SHIFT\t0\n\n#define BLTIME_64_CYCLES\t\t0\n#define BLTIME_128_CYCLES\t\t1\n#define BLTIME_256_CYCLES\t\t2\n#define BLTIME_300_CYCLES\t\t3\n#define BLTIME_384_CYCLES\t\t4\n#define BLTIME_512_CYCLES\t\t5\n#define BLTIME_1024_CYCLES\t\t6\n#define BLTIME_2048_CYCLES\t\t7\n\n#define ESR_GLUE_CTRL1_L(CHAN)\t\t(ESR_BASE + 0x008a + (CHAN) * 0x10)\n#define ESR_GLUE_CTRL1_H(CHAN)\t\t(ESR_BASE + 0x008b + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING1_L(CHAN)\t(ESR_BASE + 0x00c2 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING1_H(CHAN)\t(ESR_BASE + 0x00c2 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING2_L(CHAN)\t(ESR_BASE + 0x0102 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING2_H(CHAN)\t(ESR_BASE + 0x0102 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING3_L(CHAN)\t(ESR_BASE + 0x0142 + (CHAN) * 0x10)\n#define ESR_RXTX_TUNING3_H(CHAN)\t(ESR_BASE + 0x0142 + (CHAN) * 0x10)\n\n#define NIU_ESR2_DEV_ADDR\t\t0x1e\n#define ESR2_BASE\t\t\t0x8000\n\n#define ESR2_TI_PLL_CFG_L\t\t(ESR2_BASE + 0x000)\n#define ESR2_TI_PLL_CFG_H\t\t(ESR2_BASE + 0x001)\n#define  PLL_CFG_STD\t\t\t0x00000c00\n#define  PLL_CFG_STD_SHIFT\t\t10\n#define  PLL_CFG_LD\t\t\t0x00000300\n#define  PLL_CFG_LD_SHIFT\t\t8\n#define  PLL_CFG_MPY\t\t\t0x0000001e\n#define  PLL_CFG_MPY_SHIFT\t\t1\n#define  PLL_CFG_MPY_4X\t\t0x0\n#define  PLL_CFG_MPY_5X\t\t0x00000002\n#define  PLL_CFG_MPY_6X\t\t0x00000004\n#define  PLL_CFG_MPY_8X\t\t0x00000008\n#define  PLL_CFG_MPY_10X\t\t0x0000000a\n#define  PLL_CFG_MPY_12X\t\t0x0000000c\n#define  PLL_CFG_MPY_12P5X\t\t0x0000000e\n#define  PLL_CFG_ENPLL\t\t\t0x00000001\n\n#define ESR2_TI_PLL_STS_L\t\t(ESR2_BASE + 0x002)\n#define ESR2_TI_PLL_STS_H\t\t(ESR2_BASE + 0x003)\n#define  PLL_STS_LOCK\t\t\t0x00000001\n\n#define ESR2_TI_PLL_TEST_CFG_L\t\t(ESR2_BASE + 0x004)\n#define ESR2_TI_PLL_TEST_CFG_H\t\t(ESR2_BASE + 0x005)\n#define  PLL_TEST_INVPATT\t\t0x00004000\n#define  PLL_TEST_RATE\t\t\t0x00003000\n#define  PLL_TEST_RATE_SHIFT\t\t12\n#define  PLL_TEST_CFG_ENBSAC\t\t0x00000400\n#define  PLL_TEST_CFG_ENBSRX\t\t0x00000200\n#define  PLL_TEST_CFG_ENBSTX\t\t0x00000100\n#define  PLL_TEST_CFG_LOOPBACK_PAD\t0x00000040\n#define  PLL_TEST_CFG_LOOPBACK_CML_DIS\t0x00000080\n#define  PLL_TEST_CFG_LOOPBACK_CML_EN\t0x000000c0\n#define  PLL_TEST_CFG_CLKBYP\t\t0x00000030\n#define  PLL_TEST_CFG_CLKBYP_SHIFT\t4\n#define  PLL_TEST_CFG_EN_RXPATT\t\t0x00000008\n#define  PLL_TEST_CFG_EN_TXPATT\t\t0x00000004\n#define  PLL_TEST_CFG_TPATT\t\t0x00000003\n#define  PLL_TEST_CFG_TPATT_SHIFT\t0\n\n#define ESR2_TI_PLL_TX_CFG_L(CHAN)\t(ESR2_BASE + 0x100 + (CHAN) * 4)\n#define ESR2_TI_PLL_TX_CFG_H(CHAN)\t(ESR2_BASE + 0x101 + (CHAN) * 4)\n#define  PLL_TX_CFG_RDTCT\t\t0x00600000\n#define  PLL_TX_CFG_RDTCT_SHIFT\t\t21\n#define  PLL_TX_CFG_ENIDL\t\t0x00100000\n#define  PLL_TX_CFG_BSTX\t\t0x00020000\n#define  PLL_TX_CFG_ENFTP\t\t0x00010000\n#define  PLL_TX_CFG_DE\t\t\t0x0000f000\n#define  PLL_TX_CFG_DE_SHIFT\t\t12\n#define  PLL_TX_CFG_SWING_125MV\t\t0x00000000\n#define  PLL_TX_CFG_SWING_250MV\t\t0x00000200\n#define  PLL_TX_CFG_SWING_500MV\t\t0x00000400\n#define  PLL_TX_CFG_SWING_625MV\t\t0x00000600\n#define  PLL_TX_CFG_SWING_750MV\t\t0x00000800\n#define  PLL_TX_CFG_SWING_1000MV\t0x00000a00\n#define  PLL_TX_CFG_SWING_1250MV\t0x00000c00\n#define  PLL_TX_CFG_SWING_1375MV\t0x00000e00\n#define  PLL_TX_CFG_CM\t\t\t0x00000100\n#define  PLL_TX_CFG_INVPAIR\t\t0x00000080\n#define  PLL_TX_CFG_RATE\t\t0x00000060\n#define  PLL_TX_CFG_RATE_SHIFT\t\t5\n#define  PLL_TX_CFG_RATE_FULL\t\t0x0\n#define  PLL_TX_CFG_RATE_HALF\t\t0x20\n#define  PLL_TX_CFG_RATE_QUAD\t\t0x40\n#define  PLL_TX_CFG_BUSWIDTH\t\t0x0000001c\n#define  PLL_TX_CFG_BUSWIDTH_SHIFT\t2\n#define  PLL_TX_CFG_ENTEST\t\t0x00000002\n#define  PLL_TX_CFG_ENTX\t\t0x00000001\n\n#define ESR2_TI_PLL_TX_STS_L(CHAN)\t(ESR2_BASE + 0x102 + (CHAN) * 4)\n#define ESR2_TI_PLL_TX_STS_H(CHAN)\t(ESR2_BASE + 0x103 + (CHAN) * 4)\n#define  PLL_TX_STS_RDTCTIP\t\t0x00000002\n#define  PLL_TX_STS_TESTFAIL\t\t0x00000001\n\n#define ESR2_TI_PLL_RX_CFG_L(CHAN)\t(ESR2_BASE + 0x120 + (CHAN) * 4)\n#define ESR2_TI_PLL_RX_CFG_H(CHAN)\t(ESR2_BASE + 0x121 + (CHAN) * 4)\n#define  PLL_RX_CFG_BSINRXN\t\t0x02000000\n#define  PLL_RX_CFG_BSINRXP\t\t0x01000000\n#define  PLL_RX_CFG_EQ_MAX_LF\t\t0x00000000\n#define  PLL_RX_CFG_EQ_LP_ADAPTIVE\t0x00080000\n#define  PLL_RX_CFG_EQ_LP_1084MHZ\t0x00400000\n#define  PLL_RX_CFG_EQ_LP_805MHZ\t0x00480000\n#define  PLL_RX_CFG_EQ_LP_573MHZ\t0x00500000\n#define  PLL_RX_CFG_EQ_LP_402MHZ\t0x00580000\n#define  PLL_RX_CFG_EQ_LP_304MHZ\t0x00600000\n#define  PLL_RX_CFG_EQ_LP_216MHZ\t0x00680000\n#define  PLL_RX_CFG_EQ_LP_156MHZ\t0x00700000\n#define  PLL_RX_CFG_EQ_LP_135MHZ\t0x00780000\n#define  PLL_RX_CFG_EQ_SHIFT\t\t19\n#define  PLL_RX_CFG_CDR\t\t\t0x00070000\n#define  PLL_RX_CFG_CDR_SHIFT\t\t16\n#define  PLL_RX_CFG_LOS_DIS\t\t0x00000000\n#define  PLL_RX_CFG_LOS_HTHRESH\t\t0x00004000\n#define  PLL_RX_CFG_LOS_LTHRESH\t\t0x00008000\n#define  PLL_RX_CFG_ALIGN_DIS\t\t0x00000000\n#define  PLL_RX_CFG_ALIGN_ENA\t\t0x00001000\n#define  PLL_RX_CFG_ALIGN_JOG\t\t0x00002000\n#define  PLL_RX_CFG_TERM_VDDT\t\t0x00000000\n#define  PLL_RX_CFG_TERM_0P8VDDT\t0x00000100\n#define  PLL_RX_CFG_TERM_FLOAT\t\t0x00000300\n#define  PLL_RX_CFG_INVPAIR\t\t0x00000080\n#define  PLL_RX_CFG_RATE\t\t0x00000060\n#define  PLL_RX_CFG_RATE_SHIFT\t\t5\n#define  PLL_RX_CFG_RATE_FULL\t\t0x0\n#define  PLL_RX_CFG_RATE_HALF\t\t0x20\n#define  PLL_RX_CFG_RATE_QUAD\t\t0x40\n#define  PLL_RX_CFG_BUSWIDTH\t\t0x0000001c\n#define  PLL_RX_CFG_BUSWIDTH_SHIFT\t2\n#define  PLL_RX_CFG_ENTEST\t\t0x00000002\n#define  PLL_RX_CFG_ENRX\t\t0x00000001\n\n#define ESR2_TI_PLL_RX_STS_L(CHAN)\t(ESR2_BASE + 0x122 + (CHAN) * 4)\n#define ESR2_TI_PLL_RX_STS_H(CHAN)\t(ESR2_BASE + 0x123 + (CHAN) * 4)\n#define  PLL_RX_STS_CRCIDTCT\t\t0x00000200\n#define  PLL_RX_STS_CWDTCT\t\t0x00000100\n#define  PLL_RX_STS_BSRXN\t\t0x00000020\n#define  PLL_RX_STS_BSRXP\t\t0x00000010\n#define  PLL_RX_STS_LOSDTCT\t\t0x00000008\n#define  PLL_RX_STS_ODDCG\t\t0x00000004\n#define  PLL_RX_STS_SYNC\t\t0x00000002\n#define  PLL_RX_STS_TESTFAIL\t\t0x00000001\n\n#define ENET_VLAN_TBL(IDX)\t\t(FZC_FFLP + 0x00000UL + (IDX) * 8UL)\n#define  ENET_VLAN_TBL_PARITY1\t\t0x0000000000020000ULL\n#define  ENET_VLAN_TBL_PARITY0\t\t0x0000000000010000ULL\n#define  ENET_VLAN_TBL_VPR\t\t0x0000000000000008ULL\n#define  ENET_VLAN_TBL_VLANRDCTBLN\t0x0000000000000007ULL\n#define  ENET_VLAN_TBL_SHIFT(PORT)\t((PORT) * 4)\n\n#define ENET_VLAN_TBL_NUM_ENTRIES\t4096\n\n#define FFLP_VLAN_PAR_ERR\t\t(FZC_FFLP + 0x0800UL)\n#define  FFLP_VLAN_PAR_ERR_ERR\t\t0x0000000080000000ULL\n#define  FFLP_VLAN_PAR_ERR_M_ERR\t0x0000000040000000ULL\n#define  FFLP_VLAN_PAR_ERR_ADDR\t\t0x000000003ffc0000ULL\n#define  FFLP_VLAN_PAR_ERR_DATA\t\t0x000000000003ffffULL\n\n#define L2_CLS(IDX)\t\t\t(FZC_FFLP + 0x20000UL + (IDX) * 8UL)\n#define  L2_CLS_VLD\t\t\t0x0000000000010000ULL\n#define  L2_CLS_ETYPE\t\t\t0x000000000000ffffULL\n#define  L2_CLS_ETYPE_SHIFT\t\t0\n\n#define L3_CLS(IDX)\t\t\t(FZC_FFLP + 0x20010UL + (IDX) * 8UL)\n#define  L3_CLS_VALID\t\t\t0x0000000002000000ULL\n#define  L3_CLS_IPVER\t\t\t0x0000000001000000ULL\n#define  L3_CLS_PID\t\t\t0x0000000000ff0000ULL\n#define  L3_CLS_PID_SHIFT\t\t16\n#define  L3_CLS_TOSMASK\t\t\t0x000000000000ff00ULL\n#define  L3_CLS_TOSMASK_SHIFT\t\t8\n#define  L3_CLS_TOS\t\t\t0x00000000000000ffULL\n#define  L3_CLS_TOS_SHIFT\t\t0\n\n#define TCAM_KEY(IDX)\t\t\t(FZC_FFLP + 0x20030UL + (IDX) * 8UL)\n#define  TCAM_KEY_DISC\t\t\t0x0000000000000008ULL\n#define  TCAM_KEY_TSEL\t\t\t0x0000000000000004ULL\n#define  TCAM_KEY_IPADDR\t\t0x0000000000000001ULL\n\n#define TCAM_KEY_0\t\t\t(FZC_FFLP + 0x20090UL)\n#define  TCAM_KEY_0_KEY\t\t\t0x00000000000000ffULL  \n\n#define TCAM_KEY_1\t\t\t(FZC_FFLP + 0x20098UL)\n#define  TCAM_KEY_1_KEY\t\t\t0xffffffffffffffffULL  \n\n#define TCAM_KEY_2\t\t\t(FZC_FFLP + 0x200a0UL)\n#define  TCAM_KEY_2_KEY\t\t\t0xffffffffffffffffULL  \n\n#define TCAM_KEY_3\t\t\t(FZC_FFLP + 0x200a8UL)\n#define  TCAM_KEY_3_KEY\t\t\t0xffffffffffffffffULL  \n\n#define TCAM_KEY_MASK_0\t\t\t(FZC_FFLP + 0x200b0UL)\n#define  TCAM_KEY_MASK_0_KEY_SEL\t0x00000000000000ffULL  \n\n#define TCAM_KEY_MASK_1\t\t\t(FZC_FFLP + 0x200b8UL)\n#define  TCAM_KEY_MASK_1_KEY_SEL\t0xffffffffffffffffULL  \n\n#define TCAM_KEY_MASK_2\t\t\t(FZC_FFLP + 0x200c0UL)\n#define  TCAM_KEY_MASK_2_KEY_SEL\t0xffffffffffffffffULL  \n\n#define TCAM_KEY_MASK_3\t\t\t(FZC_FFLP + 0x200c8UL)\n#define  TCAM_KEY_MASK_3_KEY_SEL\t0xffffffffffffffffULL  \n\n#define TCAM_CTL\t\t\t(FZC_FFLP + 0x200d0UL)\n#define  TCAM_CTL_RWC\t\t\t0x00000000001c0000ULL\n#define  TCAM_CTL_RWC_TCAM_WRITE\t0x0000000000000000ULL\n#define  TCAM_CTL_RWC_TCAM_READ\t\t0x0000000000040000ULL\n#define  TCAM_CTL_RWC_TCAM_COMPARE\t0x0000000000080000ULL\n#define  TCAM_CTL_RWC_RAM_WRITE\t\t0x0000000000100000ULL\n#define  TCAM_CTL_RWC_RAM_READ\t\t0x0000000000140000ULL\n#define  TCAM_CTL_STAT\t\t\t0x0000000000020000ULL\n#define  TCAM_CTL_MATCH\t\t\t0x0000000000010000ULL\n#define  TCAM_CTL_LOC\t\t\t0x00000000000003ffULL\n\n#define TCAM_ERR\t\t\t(FZC_FFLP + 0x200d8UL)\n#define  TCAM_ERR_ERR\t\t\t0x0000000080000000ULL\n#define  TCAM_ERR_P_ECC\t\t\t0x0000000040000000ULL\n#define  TCAM_ERR_MULT\t\t\t0x0000000020000000ULL\n#define  TCAM_ERR_ADDR\t\t\t0x0000000000ff0000ULL\n#define  TCAM_ERR_SYNDROME\t\t0x000000000000ffffULL\n\n#define HASH_LOOKUP_ERR_LOG1\t\t(FZC_FFLP + 0x200e0UL)\n#define  HASH_LOOKUP_ERR_LOG1_ERR\t0x0000000000000008ULL\n#define  HASH_LOOKUP_ERR_LOG1_MULT_LK\t0x0000000000000004ULL\n#define  HASH_LOOKUP_ERR_LOG1_CU\t0x0000000000000002ULL\n#define  HASH_LOOKUP_ERR_LOG1_MULT_BIT\t0x0000000000000001ULL\n\n#define HASH_LOOKUP_ERR_LOG2\t\t(FZC_FFLP + 0x200e8UL)\n#define  HASH_LOOKUP_ERR_LOG2_H1\t0x000000007ffff800ULL\n#define  HASH_LOOKUP_ERR_LOG2_SUBAREA\t0x0000000000000700ULL\n#define  HASH_LOOKUP_ERR_LOG2_SYNDROME\t0x00000000000000ffULL\n\n#define FFLP_CFG_1\t\t\t(FZC_FFLP + 0x20100UL)\n#define  FFLP_CFG_1_TCAM_DIS\t\t0x0000000004000000ULL\n#define  FFLP_CFG_1_PIO_DBG_SEL\t\t0x0000000003800000ULL\n#define  FFLP_CFG_1_PIO_FIO_RST\t\t0x0000000000400000ULL\n#define  FFLP_CFG_1_PIO_FIO_LAT\t\t0x0000000000300000ULL\n#define  FFLP_CFG_1_CAMLAT\t\t0x00000000000f0000ULL\n#define  FFLP_CFG_1_CAMLAT_SHIFT\t16\n#define  FFLP_CFG_1_CAMRATIO\t\t0x000000000000f000ULL\n#define  FFLP_CFG_1_CAMRATIO_SHIFT\t12\n#define  FFLP_CFG_1_FCRAMRATIO\t\t0x0000000000000f00ULL\n#define  FFLP_CFG_1_FCRAMRATIO_SHIFT\t8\n#define  FFLP_CFG_1_FCRAMOUTDR_MASK\t0x00000000000000f0ULL\n#define  FFLP_CFG_1_FCRAMOUTDR_NORMAL\t0x0000000000000000ULL\n#define  FFLP_CFG_1_FCRAMOUTDR_STRONG\t0x0000000000000050ULL\n#define  FFLP_CFG_1_FCRAMOUTDR_WEAK\t0x00000000000000a0ULL\n#define  FFLP_CFG_1_FCRAMQS\t\t0x0000000000000008ULL\n#define  FFLP_CFG_1_ERRORDIS\t\t0x0000000000000004ULL\n#define  FFLP_CFG_1_FFLPINITDONE\t0x0000000000000002ULL\n#define  FFLP_CFG_1_LLCSNAP\t\t0x0000000000000001ULL\n\n#define DEFAULT_FCRAMRATIO\t\t10\n\n#define DEFAULT_TCAM_LATENCY\t\t4\n#define DEFAULT_TCAM_ACCESS_RATIO\t10\n\n#define TCP_CFLAG_MSK\t\t\t(FZC_FFLP + 0x20108UL)\n#define  TCP_CFLAG_MSK_MASK\t\t0x0000000000000fffULL\n\n#define FCRAM_REF_TMR\t\t\t(FZC_FFLP + 0x20110UL)\n#define  FCRAM_REF_TMR_MAX\t\t0x00000000ffff0000ULL\n#define  FCRAM_REF_TMR_MAX_SHIFT\t16\n#define  FCRAM_REF_TMR_MIN\t\t0x000000000000ffffULL\n#define  FCRAM_REF_TMR_MIN_SHIFT\t0\n\n#define DEFAULT_FCRAM_REFRESH_MAX\t512\n#define DEFAULT_FCRAM_REFRESH_MIN\t512\n\n#define FCRAM_FIO_ADDR\t\t\t(FZC_FFLP + 0x20118UL)\n#define  FCRAM_FIO_ADDR_ADDR\t\t0x00000000000000ffULL\n\n#define FCRAM_FIO_DAT\t\t\t(FZC_FFLP + 0x20120UL)\n#define  FCRAM_FIO_DAT_DATA\t\t0x000000000000ffffULL\n\n#define FCRAM_ERR_TST0\t\t\t(FZC_FFLP + 0x20128UL)\n#define  FCRAM_ERR_TST0_SYND\t\t0x00000000000000ffULL\n\n#define FCRAM_ERR_TST1\t\t\t(FZC_FFLP + 0x20130UL)\n#define  FCRAM_ERR_TST1_DAT\t\t0x00000000ffffffffULL\n\n#define FCRAM_ERR_TST2\t\t\t(FZC_FFLP + 0x20138UL)\n#define  FCRAM_ERR_TST2_DAT\t\t0x00000000ffffffffULL\n\n#define FFLP_ERR_MASK\t\t\t(FZC_FFLP + 0x20140UL)\n#define  FFLP_ERR_MASK_HSH_TBL_DAT\t0x00000000000007f8ULL\n#define  FFLP_ERR_MASK_HSH_TBL_LKUP\t0x0000000000000004ULL\n#define  FFLP_ERR_MASK_TCAM\t\t0x0000000000000002ULL\n#define  FFLP_ERR_MASK_VLAN\t\t0x0000000000000001ULL\n\n#define FFLP_DBG_TRAIN_VCT\t\t(FZC_FFLP + 0x20148UL)\n#define  FFLP_DBG_TRAIN_VCT_VECTOR\t0x00000000ffffffffULL\n\n#define FCRAM_PHY_RD_LAT\t\t(FZC_FFLP + 0x20150UL)\n#define  FCRAM_PHY_RD_LAT_LAT\t\t0x00000000000000ffULL\n\n \n#define TCAM_ETHKEY0_RESV1\t\t0xffffffffffffff00ULL\n#define TCAM_ETHKEY0_CLASS_CODE\t\t0x00000000000000f8ULL\n#define TCAM_ETHKEY0_CLASS_CODE_SHIFT\t3\n#define TCAM_ETHKEY0_RESV2\t\t0x0000000000000007ULL\n#define TCAM_ETHKEY1_FRAME_BYTE0_7(NUM)\t(0xff << ((7 - NUM) * 8))\n#define TCAM_ETHKEY2_FRAME_BYTE8\t0xff00000000000000ULL\n#define TCAM_ETHKEY2_FRAME_BYTE8_SHIFT\t56\n#define TCAM_ETHKEY2_FRAME_BYTE9\t0x00ff000000000000ULL\n#define TCAM_ETHKEY2_FRAME_BYTE9_SHIFT\t48\n#define TCAM_ETHKEY2_FRAME_BYTE10\t0x0000ff0000000000ULL\n#define TCAM_ETHKEY2_FRAME_BYTE10_SHIFT\t40\n#define TCAM_ETHKEY2_FRAME_RESV\t\t0x000000ffffffffffULL\n#define TCAM_ETHKEY3_FRAME_RESV\t\t0xffffffffffffffffULL\n\n \n#define TCAM_V4KEY0_RESV1\t\t0xffffffffffffff00ULL\n#define TCAM_V4KEY0_CLASS_CODE\t\t0x00000000000000f8ULL\n#define TCAM_V4KEY0_CLASS_CODE_SHIFT\t3\n#define TCAM_V4KEY0_RESV2\t\t0x0000000000000007ULL\n#define TCAM_V4KEY1_L2RDCNUM\t\t0xf800000000000000ULL\n#define TCAM_V4KEY1_L2RDCNUM_SHIFT\t59\n#define TCAM_V4KEY1_NOPORT\t\t0x0400000000000000ULL\n#define TCAM_V4KEY1_RESV\t\t0x03ffffffffffffffULL\n#define TCAM_V4KEY2_RESV\t\t0xffff000000000000ULL\n#define TCAM_V4KEY2_TOS\t\t\t0x0000ff0000000000ULL\n#define TCAM_V4KEY2_TOS_SHIFT\t\t40\n#define TCAM_V4KEY2_PROTO\t\t0x000000ff00000000ULL\n#define TCAM_V4KEY2_PROTO_SHIFT\t\t32\n#define TCAM_V4KEY2_PORT_SPI\t\t0x00000000ffffffffULL\n#define TCAM_V4KEY2_PORT_SPI_SHIFT\t0\n#define TCAM_V4KEY3_SADDR\t\t0xffffffff00000000ULL\n#define TCAM_V4KEY3_SADDR_SHIFT\t\t32\n#define TCAM_V4KEY3_DADDR\t\t0x00000000ffffffffULL\n#define TCAM_V4KEY3_DADDR_SHIFT\t\t0\n\n \n#define TCAM_V6KEY0_RESV1\t\t0xffffffffffffff00ULL\n#define TCAM_V6KEY0_CLASS_CODE\t\t0x00000000000000f8ULL\n#define TCAM_V6KEY0_CLASS_CODE_SHIFT\t3\n#define TCAM_V6KEY0_RESV2\t\t0x0000000000000007ULL\n#define TCAM_V6KEY1_L2RDCNUM\t\t0xf800000000000000ULL\n#define TCAM_V6KEY1_L2RDCNUM_SHIFT\t59\n#define TCAM_V6KEY1_NOPORT\t\t0x0400000000000000ULL\n#define TCAM_V6KEY1_RESV\t\t0x03ff000000000000ULL\n#define TCAM_V6KEY1_TOS\t\t\t0x0000ff0000000000ULL\n#define TCAM_V6KEY1_TOS_SHIFT\t\t40\n#define TCAM_V6KEY1_NEXT_HDR\t\t0x000000ff00000000ULL\n#define TCAM_V6KEY1_NEXT_HDR_SHIFT\t32\n#define TCAM_V6KEY1_PORT_SPI\t\t0x00000000ffffffffULL\n#define TCAM_V6KEY1_PORT_SPI_SHIFT\t0\n#define TCAM_V6KEY2_ADDR_HIGH\t\t0xffffffffffffffffULL\n#define TCAM_V6KEY3_ADDR_LOW\t\t0xffffffffffffffffULL\n\n#define TCAM_ASSOCDATA_SYNDROME\t\t0x000003fffc000000ULL\n#define TCAM_ASSOCDATA_SYNDROME_SHIFT\t26\n#define TCAM_ASSOCDATA_ZFID\t\t0x0000000003ffc000ULL\n#define TCAM_ASSOCDATA_ZFID_SHIFT\t14\n#define TCAM_ASSOCDATA_V4_ECC_OK\t0x0000000000002000ULL\n#define TCAM_ASSOCDATA_DISC\t\t0x0000000000001000ULL\n#define TCAM_ASSOCDATA_TRES_MASK\t0x0000000000000c00ULL\n#define TCAM_ASSOCDATA_TRES_USE_L2RDC\t0x0000000000000000ULL\n#define TCAM_ASSOCDATA_TRES_USE_OFFSET\t0x0000000000000400ULL\n#define TCAM_ASSOCDATA_TRES_OVR_RDC\t0x0000000000000800ULL\n#define TCAM_ASSOCDATA_TRES_OVR_RDC_OFF\t0x0000000000000c00ULL\n#define TCAM_ASSOCDATA_RDCTBL\t\t0x0000000000000380ULL\n#define TCAM_ASSOCDATA_RDCTBL_SHIFT\t7\n#define TCAM_ASSOCDATA_OFFSET\t\t0x000000000000007cULL\n#define TCAM_ASSOCDATA_OFFSET_SHIFT\t2\n#define TCAM_ASSOCDATA_ZFVLD\t\t0x0000000000000002ULL\n#define TCAM_ASSOCDATA_AGE\t\t0x0000000000000001ULL\n\n#define FLOW_KEY(IDX)\t\t\t(FZC_FFLP + 0x40000UL + (IDX) * 8UL)\n#define  FLOW_KEY_PORT\t\t\t0x0000000000000200ULL\n#define  FLOW_KEY_L2DA\t\t\t0x0000000000000100ULL\n#define  FLOW_KEY_VLAN\t\t\t0x0000000000000080ULL\n#define  FLOW_KEY_IPSA\t\t\t0x0000000000000040ULL\n#define  FLOW_KEY_IPDA\t\t\t0x0000000000000020ULL\n#define  FLOW_KEY_PROTO\t\t\t0x0000000000000010ULL\n#define  FLOW_KEY_L4_0\t\t\t0x000000000000000cULL\n#define  FLOW_KEY_L4_0_SHIFT\t\t2\n#define  FLOW_KEY_L4_1\t\t\t0x0000000000000003ULL\n#define  FLOW_KEY_L4_1_SHIFT\t\t0\n\n#define  FLOW_KEY_L4_NONE\t\t0x0\n#define  FLOW_KEY_L4_RESV\t\t0x1\n#define  FLOW_KEY_L4_BYTE12\t\t0x2\n#define  FLOW_KEY_L4_BYTE56\t\t0x3\n\n#define H1POLY\t\t\t\t(FZC_FFLP + 0x40060UL)\n#define  H1POLY_INITVAL\t\t\t0x00000000ffffffffULL\n\n#define H2POLY\t\t\t\t(FZC_FFLP + 0x40068UL)\n#define  H2POLY_INITVAL\t\t\t0x000000000000ffffULL\n\n#define FLW_PRT_SEL(IDX)\t\t(FZC_FFLP + 0x40070UL + (IDX) * 8UL)\n#define  FLW_PRT_SEL_EXT\t\t0x0000000000010000ULL\n#define  FLW_PRT_SEL_MASK\t\t0x0000000000001f00ULL\n#define  FLW_PRT_SEL_MASK_SHIFT\t\t8\n#define  FLW_PRT_SEL_BASE\t\t0x000000000000001fULL\n#define  FLW_PRT_SEL_BASE_SHIFT\t\t0\n\n#define HASH_TBL_ADDR(IDX)\t\t(FFLP + 0x00000UL + (IDX) * 8192UL)\n#define  HASH_TBL_ADDR_AUTOINC\t\t0x0000000000800000ULL\n#define  HASH_TBL_ADDR_ADDR\t\t0x00000000007fffffULL\n\n#define HASH_TBL_DATA(IDX)\t\t(FFLP + 0x00008UL + (IDX) * 8192UL)\n#define  HASH_TBL_DATA_DATA\t\t0xffffffffffffffffULL\n\n \n#define FCRAM_SIZE\t\t\t0x800000\n#define FCRAM_NUM_PARTITIONS\t\t8\n\n \n#define HASH_HEADER_FMT\t\t\t0x8000000000000000ULL\n#define HASH_HEADER_EXT\t\t\t0x4000000000000000ULL\n#define HASH_HEADER_VALID\t\t0x2000000000000000ULL\n#define HASH_HEADER_RESVD\t\t0x1000000000000000ULL\n#define HASH_HEADER_L2_DADDR\t\t0x0ffffffffffff000ULL\n#define HASH_HEADER_L2_DADDR_SHIFT\t12\n#define HASH_HEADER_VLAN\t\t0x0000000000000fffULL\n#define HASH_HEADER_VLAN_SHIFT\t\t0\n\n \n#define HASH_OPT_HEADER_FMT\t\t0x8000000000000000ULL\n#define HASH_OPT_HEADER_EXT\t\t0x4000000000000000ULL\n#define HASH_OPT_HEADER_VALID\t\t0x2000000000000000ULL\n#define HASH_OPT_HEADER_RDCOFF\t\t0x1f00000000000000ULL\n#define HASH_OPT_HEADER_RDCOFF_SHIFT\t56\n#define HASH_OPT_HEADER_HASH2\t\t0x00ffff0000000000ULL\n#define HASH_OPT_HEADER_HASH2_SHIFT\t40\n#define HASH_OPT_HEADER_RESVD\t\t0x000000ff00000000ULL\n#define HASH_OPT_HEADER_USERINFO\t0x00000000ffffffffULL\n#define HASH_OPT_HEADER_USERINFO_SHIFT\t0\n\n \n#define HASH_PORT_DPORT\t\t\t0xffff000000000000ULL\n#define HASH_PORT_DPORT_SHIFT\t\t48\n#define HASH_PORT_SPORT\t\t\t0x0000ffff00000000ULL\n#define HASH_PORT_SPORT_SHIFT\t\t32\n#define HASH_PORT_PROTO\t\t\t0x00000000ff000000ULL\n#define HASH_PORT_PROTO_SHIFT\t\t24\n#define HASH_PORT_PORT_OFF\t\t0x0000000000c00000ULL\n#define HASH_PORT_PORT_OFF_SHIFT\t22\n#define HASH_PORT_PORT_RESV\t\t0x00000000003fffffULL\n\n \n#define HASH_ACTION_RESV1\t\t0xe000000000000000ULL\n#define HASH_ACTION_RDCOFF\t\t0x1f00000000000000ULL\n#define HASH_ACTION_RDCOFF_SHIFT\t56\n#define HASH_ACTION_ZFVALID\t\t0x0080000000000000ULL\n#define HASH_ACTION_RESV2\t\t0x0070000000000000ULL\n#define HASH_ACTION_ZFID\t\t0x000fff0000000000ULL\n#define HASH_ACTION_ZFID_SHIFT\t\t40\n#define HASH_ACTION_RESV3\t\t0x000000ff00000000ULL\n#define HASH_ACTION_USERINFO\t\t0x00000000ffffffffULL\n#define HASH_ACTION_USERINFO_SHIFT\t0\n\n \n#define HASH_IP4ADDR_SADDR\t\t0xffffffff00000000ULL\n#define HASH_IP4ADDR_SADDR_SHIFT\t32\n#define HASH_IP4ADDR_DADDR\t\t0x00000000ffffffffULL\n#define HASH_IP4ADDR_DADDR_SHIFT\t0\n\n \n\nstruct fcram_hash_opt {\n\tu64\theader;\n};\n\n \nstruct fcram_hash_ipv4 {\n\tu64\theader;\n\tu64\taddrs;\n\tu64\tports;\n\tu64\taction;\n};\n\n \nstruct fcram_hash_ipv6 {\n\tu64\theader;\n\tu64\taddrs[4];\n\tu64\tports;\n\tu64\taction;\n};\n\n#define HASH_TBL_DATA_LOG(IDX)\t\t(FFLP + 0x00010UL + (IDX) * 8192UL)\n#define  HASH_TBL_DATA_LOG_ERR\t\t0x0000000080000000ULL\n#define  HASH_TBL_DATA_LOG_ADDR\t\t0x000000007fffff00ULL\n#define  HASH_TBL_DATA_LOG_SYNDROME\t0x00000000000000ffULL\n\n#define RX_DMA_CK_DIV\t\t\t(FZC_DMC + 0x00000UL)\n#define  RX_DMA_CK_DIV_CNT\t\t0x000000000000ffffULL\n\n#define DEF_RDC(IDX)\t\t\t(FZC_DMC + 0x00008UL + (IDX) * 0x8UL)\n#define  DEF_RDC_VAL\t\t\t0x000000000000001fULL\n\n#define PT_DRR_WT(IDX)\t\t\t(FZC_DMC + 0x00028UL + (IDX) * 0x8UL)\n#define  PT_DRR_WT_VAL\t\t\t0x000000000000ffffULL\n\n#define PT_DRR_WEIGHT_DEFAULT_10G\t0x0400\n#define PT_DRR_WEIGHT_DEFAULT_1G\t0x0066\n\n#define PT_USE(IDX)\t\t\t(FZC_DMC + 0x00048UL + (IDX) * 0x8UL)\n#define  PT_USE_CNT\t\t\t0x00000000000fffffULL\n\n#define RED_RAN_INIT\t\t\t(FZC_DMC + 0x00068UL)\n#define  RED_RAN_INIT_OPMODE\t\t0x0000000000010000ULL\n#define  RED_RAN_INIT_VAL\t\t0x000000000000ffffULL\n\n#define RX_ADDR_MD\t\t\t(FZC_DMC + 0x00070UL)\n#define  RX_ADDR_MD_DBG_PT_MUX_SEL\t0x000000000000000cULL\n#define  RX_ADDR_MD_RAM_ACC\t\t0x0000000000000002ULL\n#define  RX_ADDR_MD_MODE32\t\t0x0000000000000001ULL\n\n#define RDMC_PRE_PAR_ERR\t\t(FZC_DMC + 0x00078UL)\n#define  RDMC_PRE_PAR_ERR_ERR\t\t0x0000000000008000ULL\n#define  RDMC_PRE_PAR_ERR_MERR\t\t0x0000000000004000ULL\n#define  RDMC_PRE_PAR_ERR_ADDR\t\t0x00000000000000ffULL\n\n#define RDMC_SHA_PAR_ERR\t\t(FZC_DMC + 0x00080UL)\n#define  RDMC_SHA_PAR_ERR_ERR\t\t0x0000000000008000ULL\n#define  RDMC_SHA_PAR_ERR_MERR\t\t0x0000000000004000ULL\n#define  RDMC_SHA_PAR_ERR_ADDR\t\t0x00000000000000ffULL\n\n#define RDMC_MEM_ADDR\t\t\t(FZC_DMC + 0x00088UL)\n#define  RDMC_MEM_ADDR_PRE_SHAD\t\t0x0000000000000100ULL\n#define  RDMC_MEM_ADDR_ADDR\t\t0x00000000000000ffULL\n\n#define RDMC_MEM_DAT0\t\t\t(FZC_DMC + 0x00090UL)\n#define  RDMC_MEM_DAT0_DATA\t\t0x00000000ffffffffULL  \n\n#define RDMC_MEM_DAT1\t\t\t(FZC_DMC + 0x00098UL)\n#define  RDMC_MEM_DAT1_DATA\t\t0x00000000ffffffffULL  \n\n#define RDMC_MEM_DAT2\t\t\t(FZC_DMC + 0x000a0UL)\n#define  RDMC_MEM_DAT2_DATA\t\t0x00000000ffffffffULL  \n\n#define RDMC_MEM_DAT3\t\t\t(FZC_DMC + 0x000a8UL)\n#define  RDMC_MEM_DAT3_DATA\t\t0x00000000ffffffffULL  \n\n#define RDMC_MEM_DAT4\t\t\t(FZC_DMC + 0x000b0UL)\n#define  RDMC_MEM_DAT4_DATA\t\t0x00000000000fffffULL  \n\n#define RX_CTL_DAT_FIFO_STAT\t\t\t(FZC_DMC + 0x000b8UL)\n#define  RX_CTL_DAT_FIFO_STAT_ID_MISMATCH\t0x0000000000000100ULL\n#define  RX_CTL_DAT_FIFO_STAT_ZCP_EOP_ERR\t0x00000000000000f0ULL\n#define  RX_CTL_DAT_FIFO_STAT_IPP_EOP_ERR\t0x000000000000000fULL\n\n#define RX_CTL_DAT_FIFO_MASK\t\t\t(FZC_DMC + 0x000c0UL)\n#define  RX_CTL_DAT_FIFO_MASK_ID_MISMATCH\t0x0000000000000100ULL\n#define  RX_CTL_DAT_FIFO_MASK_ZCP_EOP_ERR\t0x00000000000000f0ULL\n#define  RX_CTL_DAT_FIFO_MASK_IPP_EOP_ERR\t0x000000000000000fULL\n\n#define RDMC_TRAINING_VECTOR\t\t\t(FZC_DMC + 0x000c8UL)\n#define  RDMC_TRAINING_VECTOR_TRAINING_VECTOR\t0x00000000ffffffffULL\n\n#define RX_CTL_DAT_FIFO_STAT_DBG\t\t(FZC_DMC + 0x000d0UL)\n#define  RX_CTL_DAT_FIFO_STAT_DBG_ID_MISMATCH\t0x0000000000000100ULL\n#define  RX_CTL_DAT_FIFO_STAT_DBG_ZCP_EOP_ERR\t0x00000000000000f0ULL\n#define  RX_CTL_DAT_FIFO_STAT_DBG_IPP_EOP_ERR\t0x000000000000000fULL\n\n#define RDC_TBL(TBL,SLOT)\t\t(FZC_ZCP + 0x10000UL + \\\n\t\t\t\t\t (TBL) * (8UL * 16UL) + \\\n\t\t\t\t\t (SLOT) * 8UL)\n#define  RDC_TBL_RDC\t\t\t0x000000000000000fULL\n\n#define RX_LOG_PAGE_VLD(IDX)\t\t(FZC_DMC + 0x20000UL + (IDX) * 0x40UL)\n#define  RX_LOG_PAGE_VLD_FUNC\t\t0x000000000000000cULL\n#define  RX_LOG_PAGE_VLD_FUNC_SHIFT\t2\n#define  RX_LOG_PAGE_VLD_PAGE1\t\t0x0000000000000002ULL\n#define  RX_LOG_PAGE_VLD_PAGE0\t\t0x0000000000000001ULL\n\n#define RX_LOG_MASK1(IDX)\t\t(FZC_DMC + 0x20008UL + (IDX) * 0x40UL)\n#define  RX_LOG_MASK1_MASK\t\t0x00000000ffffffffULL\n\n#define RX_LOG_VAL1(IDX)\t\t(FZC_DMC + 0x20010UL + (IDX) * 0x40UL)\n#define  RX_LOG_VAL1_VALUE\t\t0x00000000ffffffffULL\n\n#define RX_LOG_MASK2(IDX)\t\t(FZC_DMC + 0x20018UL + (IDX) * 0x40UL)\n#define  RX_LOG_MASK2_MASK\t\t0x00000000ffffffffULL\n\n#define RX_LOG_VAL2(IDX)\t\t(FZC_DMC + 0x20020UL + (IDX) * 0x40UL)\n#define  RX_LOG_VAL2_VALUE\t\t0x00000000ffffffffULL\n\n#define RX_LOG_PAGE_RELO1(IDX)\t\t(FZC_DMC + 0x20028UL + (IDX) * 0x40UL)\n#define  RX_LOG_PAGE_RELO1_RELO\t\t0x00000000ffffffffULL\n\n#define RX_LOG_PAGE_RELO2(IDX)\t\t(FZC_DMC + 0x20030UL + (IDX) * 0x40UL)\n#define  RX_LOG_PAGE_RELO2_RELO\t\t0x00000000ffffffffULL\n\n#define RX_LOG_PAGE_HDL(IDX)\t\t(FZC_DMC + 0x20038UL + (IDX) * 0x40UL)\n#define  RX_LOG_PAGE_HDL_HANDLE\t\t0x00000000000fffffULL\n\n#define TX_LOG_PAGE_VLD(IDX)\t\t(FZC_DMC + 0x40000UL + (IDX) * 0x200UL)\n#define  TX_LOG_PAGE_VLD_FUNC\t\t0x000000000000000cULL\n#define  TX_LOG_PAGE_VLD_FUNC_SHIFT\t2\n#define  TX_LOG_PAGE_VLD_PAGE1\t\t0x0000000000000002ULL\n#define  TX_LOG_PAGE_VLD_PAGE0\t\t0x0000000000000001ULL\n\n#define TX_LOG_MASK1(IDX)\t\t(FZC_DMC + 0x40008UL + (IDX) * 0x200UL)\n#define  TX_LOG_MASK1_MASK\t\t0x00000000ffffffffULL\n\n#define TX_LOG_VAL1(IDX)\t\t(FZC_DMC + 0x40010UL + (IDX) * 0x200UL)\n#define  TX_LOG_VAL1_VALUE\t\t0x00000000ffffffffULL\n\n#define TX_LOG_MASK2(IDX)\t\t(FZC_DMC + 0x40018UL + (IDX) * 0x200UL)\n#define  TX_LOG_MASK2_MASK\t\t0x00000000ffffffffULL\n\n#define TX_LOG_VAL2(IDX)\t\t(FZC_DMC + 0x40020UL + (IDX) * 0x200UL)\n#define  TX_LOG_VAL2_VALUE\t\t0x00000000ffffffffULL\n\n#define TX_LOG_PAGE_RELO1(IDX)\t\t(FZC_DMC + 0x40028UL + (IDX) * 0x200UL)\n#define  TX_LOG_PAGE_RELO1_RELO\t\t0x00000000ffffffffULL\n\n#define TX_LOG_PAGE_RELO2(IDX)\t\t(FZC_DMC + 0x40030UL + (IDX) * 0x200UL)\n#define  TX_LOG_PAGE_RELO2_RELO\t\t0x00000000ffffffffULL\n\n#define TX_LOG_PAGE_HDL(IDX)\t\t(FZC_DMC + 0x40038UL + (IDX) * 0x200UL)\n#define  TX_LOG_PAGE_HDL_HANDLE\t\t0x00000000000fffffULL\n\n#define TX_ADDR_MD\t\t\t(FZC_DMC + 0x45000UL)\n#define  TX_ADDR_MD_MODE32\t\t0x0000000000000001ULL\n\n#define RDC_RED_PARA(IDX)\t\t(FZC_DMC + 0x30000UL + (IDX) * 0x40UL)\n#define  RDC_RED_PARA_THRE_SYN\t\t0x00000000fff00000ULL\n#define  RDC_RED_PARA_THRE_SYN_SHIFT\t20\n#define  RDC_RED_PARA_WIN_SYN\t\t0x00000000000f0000ULL\n#define  RDC_RED_PARA_WIN_SYN_SHIFT\t16\n#define  RDC_RED_PARA_THRE\t\t0x000000000000fff0ULL\n#define  RDC_RED_PARA_THRE_SHIFT\t4\n#define  RDC_RED_PARA_WIN\t\t0x000000000000000fULL\n#define  RDC_RED_PARA_WIN_SHIFT\t\t0\n\n#define RED_DIS_CNT(IDX)\t\t(FZC_DMC + 0x30008UL + (IDX) * 0x40UL)\n#define  RED_DIS_CNT_OFLOW\t\t0x0000000000010000ULL\n#define  RED_DIS_CNT_COUNT\t\t0x000000000000ffffULL\n\n#define IPP_CFIG\t\t\t(FZC_IPP + 0x00000UL)\n#define  IPP_CFIG_SOFT_RST\t\t0x0000000080000000ULL\n#define  IPP_CFIG_IP_MAX_PKT\t\t0x0000000001ffff00ULL\n#define  IPP_CFIG_IP_MAX_PKT_SHIFT\t8\n#define  IPP_CFIG_FFLP_CS_PIO_W\t\t0x0000000000000080ULL\n#define  IPP_CFIG_PFIFO_PIO_W\t\t0x0000000000000040ULL\n#define  IPP_CFIG_DFIFO_PIO_W\t\t0x0000000000000020ULL\n#define  IPP_CFIG_CKSUM_EN\t\t0x0000000000000010ULL\n#define  IPP_CFIG_DROP_BAD_CRC\t\t0x0000000000000008ULL\n#define  IPP_CFIG_DFIFO_ECC_EN\t\t0x0000000000000004ULL\n#define  IPP_CFIG_DEBUG_BUS_OUT_EN\t0x0000000000000002ULL\n#define  IPP_CFIG_IPP_ENABLE\t\t0x0000000000000001ULL\n\n#define IPP_PKT_DIS\t\t\t(FZC_IPP + 0x00020UL)\n#define  IPP_PKT_DIS_COUNT\t\t0x0000000000003fffULL\n\n#define IPP_BAD_CS_CNT\t\t\t(FZC_IPP + 0x00028UL)\n#define  IPP_BAD_CS_CNT_COUNT\t\t0x0000000000003fffULL\n\n#define IPP_ECC\t\t\t\t(FZC_IPP + 0x00030UL)\n#define  IPP_ECC_COUNT\t\t\t0x00000000000000ffULL\n\n#define IPP_INT_STAT\t\t\t(FZC_IPP + 0x00040UL)\n#define  IPP_INT_STAT_SOP_MISS\t\t0x0000000080000000ULL\n#define  IPP_INT_STAT_EOP_MISS\t\t0x0000000040000000ULL\n#define  IPP_INT_STAT_DFIFO_UE\t\t0x0000000030000000ULL\n#define  IPP_INT_STAT_DFIFO_CE\t\t0x000000000c000000ULL\n#define  IPP_INT_STAT_DFIFO_ECC\t\t0x0000000003000000ULL\n#define  IPP_INT_STAT_DFIFO_ECC_IDX\t0x00000000007ff000ULL\n#define  IPP_INT_STAT_PFIFO_PERR\t0x0000000000000800ULL\n#define  IPP_INT_STAT_ECC_ERR_MAX\t0x0000000000000400ULL\n#define  IPP_INT_STAT_PFIFO_ERR_IDX\t0x00000000000003f0ULL\n#define  IPP_INT_STAT_PFIFO_OVER\t0x0000000000000008ULL\n#define  IPP_INT_STAT_PFIFO_UND\t\t0x0000000000000004ULL\n#define  IPP_INT_STAT_BAD_CS_MX\t\t0x0000000000000002ULL\n#define  IPP_INT_STAT_PKT_DIS_MX\t0x0000000000000001ULL\n#define  IPP_INT_STAT_ALL\t\t0x00000000ff7fffffULL\n\n#define IPP_MSK\t\t\t\t(FZC_IPP + 0x00048UL)\n#define  IPP_MSK_ECC_ERR_MX\t\t0x0000000000000080ULL\n#define  IPP_MSK_DFIFO_EOP_SOP\t\t0x0000000000000040ULL\n#define  IPP_MSK_DFIFO_UC\t\t0x0000000000000020ULL\n#define  IPP_MSK_PFIFO_PAR\t\t0x0000000000000010ULL\n#define  IPP_MSK_PFIFO_OVER\t\t0x0000000000000008ULL\n#define  IPP_MSK_PFIFO_UND\t\t0x0000000000000004ULL\n#define  IPP_MSK_BAD_CS\t\t\t0x0000000000000002ULL\n#define  IPP_MSK_PKT_DIS_CNT\t\t0x0000000000000001ULL\n#define  IPP_MSK_ALL\t\t\t0x00000000000000ffULL\n\n#define IPP_PFIFO_RD0\t\t\t(FZC_IPP + 0x00060UL)\n#define  IPP_PFIFO_RD0_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_RD1\t\t\t(FZC_IPP + 0x00068UL)\n#define  IPP_PFIFO_RD1_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_RD2\t\t\t(FZC_IPP + 0x00070UL)\n#define  IPP_PFIFO_RD2_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_RD3\t\t\t(FZC_IPP + 0x00078UL)\n#define  IPP_PFIFO_RD3_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_RD4\t\t\t(FZC_IPP + 0x00080UL)\n#define  IPP_PFIFO_RD4_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_WR0\t\t\t(FZC_IPP + 0x00088UL)\n#define  IPP_PFIFO_WR0_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_WR1\t\t\t(FZC_IPP + 0x00090UL)\n#define  IPP_PFIFO_WR1_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_WR2\t\t\t(FZC_IPP + 0x00098UL)\n#define  IPP_PFIFO_WR2_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_WR3\t\t\t(FZC_IPP + 0x000a0UL)\n#define  IPP_PFIFO_WR3_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_WR4\t\t\t(FZC_IPP + 0x000a8UL)\n#define  IPP_PFIFO_WR4_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_PFIFO_RD_PTR\t\t(FZC_IPP + 0x000b0UL)\n#define  IPP_PFIFO_RD_PTR_PTR\t\t0x000000000000003fULL\n\n#define IPP_PFIFO_WR_PTR\t\t(FZC_IPP + 0x000b8UL)\n#define  IPP_PFIFO_WR_PTR_PTR\t\t0x000000000000007fULL\n\n#define IPP_DFIFO_RD0\t\t\t(FZC_IPP + 0x000c0UL)\n#define  IPP_DFIFO_RD0_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_RD1\t\t\t(FZC_IPP + 0x000c8UL)\n#define  IPP_DFIFO_RD1_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_RD2\t\t\t(FZC_IPP + 0x000d0UL)\n#define  IPP_DFIFO_RD2_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_RD3\t\t\t(FZC_IPP + 0x000d8UL)\n#define  IPP_DFIFO_RD3_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_RD4\t\t\t(FZC_IPP + 0x000e0UL)\n#define  IPP_DFIFO_RD4_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_WR0\t\t\t(FZC_IPP + 0x000e8UL)\n#define  IPP_DFIFO_WR0_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_WR1\t\t\t(FZC_IPP + 0x000f0UL)\n#define  IPP_DFIFO_WR1_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_WR2\t\t\t(FZC_IPP + 0x000f8UL)\n#define  IPP_DFIFO_WR2_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_WR3\t\t\t(FZC_IPP + 0x00100UL)\n#define  IPP_DFIFO_WR3_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_WR4\t\t\t(FZC_IPP + 0x00108UL)\n#define  IPP_DFIFO_WR4_DATA\t\t0x00000000ffffffffULL  \n\n#define IPP_DFIFO_RD_PTR\t\t(FZC_IPP + 0x00110UL)\n#define  IPP_DFIFO_RD_PTR_PTR\t\t0x0000000000000fffULL\n\n#define IPP_DFIFO_WR_PTR\t\t(FZC_IPP + 0x00118UL)\n#define  IPP_DFIFO_WR_PTR_PTR\t\t0x0000000000000fffULL\n\n#define IPP_SM\t\t\t\t(FZC_IPP + 0x00120UL)\n#define  IPP_SM_SM\t\t\t0x00000000ffffffffULL\n\n#define IPP_CS_STAT\t\t\t(FZC_IPP + 0x00128UL)\n#define  IPP_CS_STAT_BCYC_CNT\t\t0x00000000ff000000ULL\n#define  IPP_CS_STAT_IP_LEN\t\t0x0000000000fff000ULL\n#define  IPP_CS_STAT_CS_FAIL\t\t0x0000000000000800ULL\n#define  IPP_CS_STAT_TERM\t\t0x0000000000000400ULL\n#define  IPP_CS_STAT_BAD_NUM\t\t0x0000000000000200ULL\n#define  IPP_CS_STAT_CS_STATE\t\t0x00000000000001ffULL\n\n#define IPP_FFLP_CS_INFO\t\t(FZC_IPP + 0x00130UL)\n#define  IPP_FFLP_CS_INFO_PKT_ID\t0x0000000000003c00ULL\n#define  IPP_FFLP_CS_INFO_L4_PROTO\t0x0000000000000300ULL\n#define  IPP_FFLP_CS_INFO_V4_HD_LEN\t0x00000000000000f0ULL\n#define  IPP_FFLP_CS_INFO_L3_VER\t0x000000000000000cULL\n#define  IPP_FFLP_CS_INFO_L2_OP\t\t0x0000000000000003ULL\n\n#define IPP_DBG_SEL\t\t\t(FZC_IPP + 0x00138UL)\n#define  IPP_DBG_SEL_SEL\t\t0x000000000000000fULL\n\n#define IPP_DFIFO_ECC_SYND\t\t(FZC_IPP + 0x00140UL)\n#define  IPP_DFIFO_ECC_SYND_SYND\t0x000000000000ffffULL\n\n#define IPP_DFIFO_EOP_RD_PTR\t\t(FZC_IPP + 0x00148UL)\n#define  IPP_DFIFO_EOP_RD_PTR_PTR\t0x0000000000000fffULL\n\n#define IPP_ECC_CTL\t\t\t(FZC_IPP + 0x00150UL)\n#define  IPP_ECC_CTL_DIS_DBL\t\t0x0000000080000000ULL\n#define  IPP_ECC_CTL_COR_DBL\t\t0x0000000000020000ULL\n#define  IPP_ECC_CTL_COR_SNG\t\t0x0000000000010000ULL\n#define  IPP_ECC_CTL_COR_ALL\t\t0x0000000000000400ULL\n#define  IPP_ECC_CTL_COR_1\t\t0x0000000000000100ULL\n#define  IPP_ECC_CTL_COR_LST\t\t0x0000000000000004ULL\n#define  IPP_ECC_CTL_COR_SND\t\t0x0000000000000002ULL\n#define  IPP_ECC_CTL_COR_FSR\t\t0x0000000000000001ULL\n\n#define NIU_DFIFO_ENTRIES\t\t1024\n#define ATLAS_P0_P1_DFIFO_ENTRIES\t2048\n#define ATLAS_P2_P3_DFIFO_ENTRIES\t1024\n\n#define ZCP_CFIG\t\t\t(FZC_ZCP + 0x00000UL)\n#define  ZCP_CFIG_ZCP_32BIT_MODE\t0x0000000001000000ULL\n#define  ZCP_CFIG_ZCP_DEBUG_SEL\t\t0x0000000000ff0000ULL\n#define  ZCP_CFIG_DMA_TH\t\t0x000000000000ffe0ULL\n#define  ZCP_CFIG_ECC_CHK_DIS\t\t0x0000000000000010ULL\n#define  ZCP_CFIG_PAR_CHK_DIS\t\t0x0000000000000008ULL\n#define  ZCP_CFIG_DIS_BUFF_RSP_IF\t0x0000000000000004ULL\n#define  ZCP_CFIG_DIS_BUFF_REQ_IF\t0x0000000000000002ULL\n#define  ZCP_CFIG_ZC_ENABLE\t\t0x0000000000000001ULL\n\n#define ZCP_INT_STAT\t\t\t(FZC_ZCP + 0x00008UL)\n#define  ZCP_INT_STAT_RRFIFO_UNDERRUN\t0x0000000000008000ULL\n#define  ZCP_INT_STAT_RRFIFO_OVERRUN\t0x0000000000004000ULL\n#define  ZCP_INT_STAT_RSPFIFO_UNCOR_ERR\t0x0000000000001000ULL\n#define  ZCP_INT_STAT_BUFFER_OVERFLOW\t0x0000000000000800ULL\n#define  ZCP_INT_STAT_STAT_TBL_PERR\t0x0000000000000400ULL\n#define  ZCP_INT_STAT_DYN_TBL_PERR\t0x0000000000000200ULL\n#define  ZCP_INT_STAT_BUF_TBL_PERR\t0x0000000000000100ULL\n#define  ZCP_INT_STAT_TT_PROGRAM_ERR\t0x0000000000000080ULL\n#define  ZCP_INT_STAT_RSP_TT_INDEX_ERR\t0x0000000000000040ULL\n#define  ZCP_INT_STAT_SLV_TT_INDEX_ERR\t0x0000000000000020ULL\n#define  ZCP_INT_STAT_ZCP_TT_INDEX_ERR\t0x0000000000000010ULL\n#define  ZCP_INT_STAT_CFIFO_ECC3\t0x0000000000000008ULL\n#define  ZCP_INT_STAT_CFIFO_ECC2\t0x0000000000000004ULL\n#define  ZCP_INT_STAT_CFIFO_ECC1\t0x0000000000000002ULL\n#define  ZCP_INT_STAT_CFIFO_ECC0\t0x0000000000000001ULL\n#define  ZCP_INT_STAT_ALL\t\t0x000000000000ffffULL\n\n#define ZCP_INT_MASK\t\t\t(FZC_ZCP + 0x00010UL)\n#define  ZCP_INT_MASK_RRFIFO_UNDERRUN\t0x0000000000008000ULL\n#define  ZCP_INT_MASK_RRFIFO_OVERRUN\t0x0000000000004000ULL\n#define  ZCP_INT_MASK_LOJ\t\t0x0000000000002000ULL\n#define  ZCP_INT_MASK_RSPFIFO_UNCOR_ERR\t0x0000000000001000ULL\n#define  ZCP_INT_MASK_BUFFER_OVERFLOW\t0x0000000000000800ULL\n#define  ZCP_INT_MASK_STAT_TBL_PERR\t0x0000000000000400ULL\n#define  ZCP_INT_MASK_DYN_TBL_PERR\t0x0000000000000200ULL\n#define  ZCP_INT_MASK_BUF_TBL_PERR\t0x0000000000000100ULL\n#define  ZCP_INT_MASK_TT_PROGRAM_ERR\t0x0000000000000080ULL\n#define  ZCP_INT_MASK_RSP_TT_INDEX_ERR\t0x0000000000000040ULL\n#define  ZCP_INT_MASK_SLV_TT_INDEX_ERR\t0x0000000000000020ULL\n#define  ZCP_INT_MASK_ZCP_TT_INDEX_ERR\t0x0000000000000010ULL\n#define  ZCP_INT_MASK_CFIFO_ECC3\t0x0000000000000008ULL\n#define  ZCP_INT_MASK_CFIFO_ECC2\t0x0000000000000004ULL\n#define  ZCP_INT_MASK_CFIFO_ECC1\t0x0000000000000002ULL\n#define  ZCP_INT_MASK_CFIFO_ECC0\t0x0000000000000001ULL\n#define  ZCP_INT_MASK_ALL\t\t0x000000000000ffffULL\n\n#define BAM4BUF\t\t\t\t(FZC_ZCP + 0x00018UL)\n#define  BAM4BUF_LOJ\t\t\t0x0000000080000000ULL\n#define  BAM4BUF_EN_CK\t\t\t0x0000000040000000ULL\n#define  BAM4BUF_IDX_END0\t\t0x000000003ff00000ULL\n#define  BAM4BUF_IDX_ST0\t\t0x00000000000ffc00ULL\n#define  BAM4BUF_OFFSET0\t\t0x00000000000003ffULL\n\n#define BAM8BUF\t\t\t\t(FZC_ZCP + 0x00020UL)\n#define  BAM8BUF_LOJ\t\t\t0x0000000080000000ULL\n#define  BAM8BUF_EN_CK\t\t\t0x0000000040000000ULL\n#define  BAM8BUF_IDX_END1\t\t0x000000003ff00000ULL\n#define  BAM8BUF_IDX_ST1\t\t0x00000000000ffc00ULL\n#define  BAM8BUF_OFFSET1\t\t0x00000000000003ffULL\n\n#define BAM16BUF\t\t\t(FZC_ZCP + 0x00028UL)\n#define  BAM16BUF_LOJ\t\t\t0x0000000080000000ULL\n#define  BAM16BUF_EN_CK\t\t\t0x0000000040000000ULL\n#define  BAM16BUF_IDX_END2\t\t0x000000003ff00000ULL\n#define  BAM16BUF_IDX_ST2\t\t0x00000000000ffc00ULL\n#define  BAM16BUF_OFFSET2\t\t0x00000000000003ffULL\n\n#define BAM32BUF\t\t\t(FZC_ZCP + 0x00030UL)\n#define  BAM32BUF_LOJ\t\t\t0x0000000080000000ULL\n#define  BAM32BUF_EN_CK\t\t\t0x0000000040000000ULL\n#define  BAM32BUF_IDX_END3\t\t0x000000003ff00000ULL\n#define  BAM32BUF_IDX_ST3\t\t0x00000000000ffc00ULL\n#define  BAM32BUF_OFFSET3\t\t0x00000000000003ffULL\n\n#define DST4BUF\t\t\t\t(FZC_ZCP + 0x00038UL)\n#define  DST4BUF_DS_OFFSET0\t\t0x00000000000003ffULL\n\n#define DST8BUF\t\t\t\t(FZC_ZCP + 0x00040UL)\n#define  DST8BUF_DS_OFFSET1\t\t0x00000000000003ffULL\n\n#define DST16BUF\t\t\t(FZC_ZCP + 0x00048UL)\n#define  DST16BUF_DS_OFFSET2\t\t0x00000000000003ffULL\n\n#define DST32BUF\t\t\t(FZC_ZCP + 0x00050UL)\n#define  DST32BUF_DS_OFFSET3\t\t0x00000000000003ffULL\n\n#define ZCP_RAM_DATA0\t\t\t(FZC_ZCP + 0x00058UL)\n#define  ZCP_RAM_DATA0_DAT0\t\t0x00000000ffffffffULL\n\n#define ZCP_RAM_DATA1\t\t\t(FZC_ZCP + 0x00060UL)\n#define  ZCP_RAM_DAT10_DAT1\t\t0x00000000ffffffffULL\n\n#define ZCP_RAM_DATA2\t\t\t(FZC_ZCP + 0x00068UL)\n#define  ZCP_RAM_DATA2_DAT2\t\t0x00000000ffffffffULL\n\n#define ZCP_RAM_DATA3\t\t\t(FZC_ZCP + 0x00070UL)\n#define  ZCP_RAM_DATA3_DAT3\t\t0x00000000ffffffffULL\n\n#define ZCP_RAM_DATA4\t\t\t(FZC_ZCP + 0x00078UL)\n#define  ZCP_RAM_DATA4_DAT4\t\t0x00000000000000ffULL\n\n#define ZCP_RAM_BE\t\t\t(FZC_ZCP + 0x00080UL)\n#define  ZCP_RAM_BE_VAL\t\t\t0x000000000001ffffULL\n\n#define ZCP_RAM_ACC\t\t\t(FZC_ZCP + 0x00088UL)\n#define  ZCP_RAM_ACC_BUSY\t\t0x0000000080000000ULL\n#define  ZCP_RAM_ACC_READ\t\t0x0000000040000000ULL\n#define  ZCP_RAM_ACC_WRITE\t\t0x0000000000000000ULL\n#define  ZCP_RAM_ACC_LOJ\t\t0x0000000020000000ULL\n#define  ZCP_RAM_ACC_ZFCID\t\t0x000000001ffe0000ULL\n#define  ZCP_RAM_ACC_ZFCID_SHIFT\t17\n#define  ZCP_RAM_ACC_RAM_SEL\t\t0x000000000001f000ULL\n#define  ZCP_RAM_ACC_RAM_SEL_SHIFT\t12\n#define  ZCP_RAM_ACC_CFIFOADDR\t\t0x0000000000000fffULL\n#define  ZCP_RAM_ACC_CFIFOADDR_SHIFT\t0\n\n#define ZCP_RAM_SEL_BAM(INDEX)\t\t(0x00 + (INDEX))\n#define ZCP_RAM_SEL_TT_STATIC\t\t0x08\n#define ZCP_RAM_SEL_TT_DYNAMIC\t\t0x09\n#define ZCP_RAM_SEL_CFIFO(PORT)\t\t(0x10 + (PORT))\n\n#define NIU_CFIFO_ENTRIES\t\t1024\n#define ATLAS_P0_P1_CFIFO_ENTRIES\t2048\n#define ATLAS_P2_P3_CFIFO_ENTRIES\t1024\n\n#define CHK_BIT_DATA\t\t\t(FZC_ZCP + 0x00090UL)\n#define  CHK_BIT_DATA_DATA\t\t0x000000000000ffffULL\n\n#define RESET_CFIFO\t\t\t(FZC_ZCP + 0x00098UL)\n#define  RESET_CFIFO_RST(PORT)\t\t(0x1 << (PORT))\n\n#define CFIFO_ECC(PORT)\t\t\t(FZC_ZCP + 0x000a0UL + (PORT) * 8UL)\n#define  CFIFO_ECC_DIS_DBLBIT_ERR\t0x0000000080000000ULL\n#define  CFIFO_ECC_DBLBIT_ERR\t\t0x0000000000020000ULL\n#define  CFIFO_ECC_SINGLEBIT_ERR\t0x0000000000010000ULL\n#define  CFIFO_ECC_ALL_PKT\t\t0x0000000000000400ULL\n#define  CFIFO_ECC_LAST_LINE\t\t0x0000000000000004ULL\n#define  CFIFO_ECC_2ND_LINE\t\t0x0000000000000002ULL\n#define  CFIFO_ECC_1ST_LINE\t\t0x0000000000000001ULL\n\n#define ZCP_TRAINING_VECTOR\t\t(FZC_ZCP + 0x000c0UL)\n#define  ZCP_TRAINING_VECTOR_VECTOR\t0x00000000ffffffffULL\n\n#define ZCP_STATE_MACHINE\t\t(FZC_ZCP + 0x000c8UL)\n#define  ZCP_STATE_MACHINE_SM\t\t0x00000000ffffffffULL\n\n \n#define ZCP_INT_STAT_TEST\t\t(FZC_ZCP + 0x00108UL)\n\n#define RXDMA_CFIG1(IDX)\t\t(DMC + 0x00000UL + (IDX) * 0x200UL)\n#define  RXDMA_CFIG1_EN\t\t\t0x0000000080000000ULL\n#define  RXDMA_CFIG1_RST\t\t0x0000000040000000ULL\n#define  RXDMA_CFIG1_QST\t\t0x0000000020000000ULL\n#define  RXDMA_CFIG1_MBADDR_H\t\t0x0000000000000fffULL  \n\n#define RXDMA_CFIG2(IDX)\t\t(DMC + 0x00008UL + (IDX) * 0x200UL)\n#define  RXDMA_CFIG2_MBADDR_L\t\t0x00000000ffffffc0ULL  \n#define  RXDMA_CFIG2_OFFSET\t\t0x0000000000000006ULL\n#define  RXDMA_CFIG2_OFFSET_SHIFT\t1\n#define  RXDMA_CFIG2_FULL_HDR\t\t0x0000000000000001ULL\n\n#define RBR_CFIG_A(IDX)\t\t\t(DMC + 0x00010UL + (IDX) * 0x200UL)\n#define  RBR_CFIG_A_LEN\t\t\t0xffff000000000000ULL\n#define  RBR_CFIG_A_LEN_SHIFT\t\t48\n#define  RBR_CFIG_A_STADDR_BASE\t\t0x00000ffffffc0000ULL\n#define  RBR_CFIG_A_STADDR\t\t0x000000000003ffc0ULL\n\n#define RBR_CFIG_B(IDX)\t\t\t(DMC + 0x00018UL + (IDX) * 0x200UL)\n#define  RBR_CFIG_B_BLKSIZE\t\t0x0000000003000000ULL\n#define  RBR_CFIG_B_BLKSIZE_SHIFT\t24\n#define  RBR_CFIG_B_VLD2\t\t0x0000000000800000ULL\n#define  RBR_CFIG_B_BUFSZ2\t\t0x0000000000030000ULL\n#define  RBR_CFIG_B_BUFSZ2_SHIFT\t16\n#define  RBR_CFIG_B_VLD1\t\t0x0000000000008000ULL\n#define  RBR_CFIG_B_BUFSZ1\t\t0x0000000000000300ULL\n#define  RBR_CFIG_B_BUFSZ1_SHIFT\t8\n#define  RBR_CFIG_B_VLD0\t\t0x0000000000000080ULL\n#define  RBR_CFIG_B_BUFSZ0\t\t0x0000000000000003ULL\n#define  RBR_CFIG_B_BUFSZ0_SHIFT\t0\n\n#define RBR_BLKSIZE_4K\t\t\t0x0\n#define RBR_BLKSIZE_8K\t\t\t0x1\n#define RBR_BLKSIZE_16K\t\t\t0x2\n#define RBR_BLKSIZE_32K\t\t\t0x3\n#define RBR_BUFSZ2_2K\t\t\t0x0\n#define RBR_BUFSZ2_4K\t\t\t0x1\n#define RBR_BUFSZ2_8K\t\t\t0x2\n#define RBR_BUFSZ2_16K\t\t\t0x3\n#define RBR_BUFSZ1_1K\t\t\t0x0\n#define RBR_BUFSZ1_2K\t\t\t0x1\n#define RBR_BUFSZ1_4K\t\t\t0x2\n#define RBR_BUFSZ1_8K\t\t\t0x3\n#define RBR_BUFSZ0_256\t\t\t0x0\n#define RBR_BUFSZ0_512\t\t\t0x1\n#define RBR_BUFSZ0_1K\t\t\t0x2\n#define RBR_BUFSZ0_2K\t\t\t0x3\n\n#define RBR_KICK(IDX)\t\t\t(DMC + 0x00020UL + (IDX) * 0x200UL)\n#define  RBR_KICK_BKADD\t\t\t0x000000000000ffffULL\n\n#define RBR_STAT(IDX)\t\t\t(DMC + 0x00028UL + (IDX) * 0x200UL)\n#define  RBR_STAT_QLEN\t\t\t0x000000000000ffffULL\n\n#define RBR_HDH(IDX)\t\t\t(DMC + 0x00030UL + (IDX) * 0x200UL)\n#define  RBR_HDH_HEAD_H\t\t\t0x0000000000000fffULL\n\n#define RBR_HDL(IDX)\t\t\t(DMC + 0x00038UL + (IDX) * 0x200UL)\n#define  RBR_HDL_HEAD_L\t\t\t0x00000000fffffffcULL\n\n#define RCRCFIG_A(IDX)\t\t\t(DMC + 0x00040UL + (IDX) * 0x200UL)\n#define  RCRCFIG_A_LEN\t\t\t0xffff000000000000ULL\n#define  RCRCFIG_A_LEN_SHIFT\t\t48\n#define  RCRCFIG_A_STADDR_BASE\t\t0x00000ffffff80000ULL\n#define  RCRCFIG_A_STADDR\t\t0x000000000007ffc0ULL\n\n#define RCRCFIG_B(IDX)\t\t\t(DMC + 0x00048UL + (IDX) * 0x200UL)\n#define  RCRCFIG_B_PTHRES\t\t0x00000000ffff0000ULL\n#define  RCRCFIG_B_PTHRES_SHIFT\t\t16\n#define  RCRCFIG_B_ENTOUT\t\t0x0000000000008000ULL\n#define  RCRCFIG_B_TIMEOUT\t\t0x000000000000003fULL\n#define  RCRCFIG_B_TIMEOUT_SHIFT\t0\n\n#define RCRSTAT_A(IDX)\t\t\t(DMC + 0x00050UL + (IDX) * 0x200UL)\n#define  RCRSTAT_A_QLEN\t\t\t0x000000000000ffffULL\n\n#define RCRSTAT_B(IDX)\t\t\t(DMC + 0x00058UL + (IDX) * 0x200UL)\n#define  RCRSTAT_B_TIPTR_H\t\t0x0000000000000fffULL\n\n#define RCRSTAT_C(IDX)\t\t\t(DMC + 0x00060UL + (IDX) * 0x200UL)\n#define  RCRSTAT_C_TIPTR_L\t\t0x00000000fffffff8ULL\n\n#define RX_DMA_CTL_STAT(IDX)\t\t(DMC + 0x00070UL + (IDX) * 0x200UL)\n#define  RX_DMA_CTL_STAT_RBR_TMOUT\t0x0020000000000000ULL\n#define  RX_DMA_CTL_STAT_RSP_CNT_ERR\t0x0010000000000000ULL\n#define  RX_DMA_CTL_STAT_BYTE_EN_BUS\t0x0008000000000000ULL\n#define  RX_DMA_CTL_STAT_RSP_DAT_ERR\t0x0004000000000000ULL\n#define  RX_DMA_CTL_STAT_RCR_ACK_ERR\t0x0002000000000000ULL\n#define  RX_DMA_CTL_STAT_DC_FIFO_ERR\t0x0001000000000000ULL\n#define  RX_DMA_CTL_STAT_MEX\t\t0x0000800000000000ULL\n#define  RX_DMA_CTL_STAT_RCRTHRES\t0x0000400000000000ULL\n#define  RX_DMA_CTL_STAT_RCRTO\t\t0x0000200000000000ULL\n#define  RX_DMA_CTL_STAT_RCR_SHA_PAR\t0x0000100000000000ULL\n#define  RX_DMA_CTL_STAT_RBR_PRE_PAR\t0x0000080000000000ULL\n#define  RX_DMA_CTL_STAT_PORT_DROP_PKT\t0x0000040000000000ULL\n#define  RX_DMA_CTL_STAT_WRED_DROP\t0x0000020000000000ULL\n#define  RX_DMA_CTL_STAT_RBR_PRE_EMTY\t0x0000010000000000ULL\n#define  RX_DMA_CTL_STAT_RCRSHADOW_FULL\t0x0000008000000000ULL\n#define  RX_DMA_CTL_STAT_CONFIG_ERR\t0x0000004000000000ULL\n#define  RX_DMA_CTL_STAT_RCRINCON\t0x0000002000000000ULL\n#define  RX_DMA_CTL_STAT_RCRFULL\t0x0000001000000000ULL\n#define  RX_DMA_CTL_STAT_RBR_EMPTY\t0x0000000800000000ULL\n#define  RX_DMA_CTL_STAT_RBRFULL\t0x0000000400000000ULL\n#define  RX_DMA_CTL_STAT_RBRLOGPAGE\t0x0000000200000000ULL\n#define  RX_DMA_CTL_STAT_CFIGLOGPAGE\t0x0000000100000000ULL\n#define  RX_DMA_CTL_STAT_PTRREAD\t0x00000000ffff0000ULL\n#define  RX_DMA_CTL_STAT_PTRREAD_SHIFT\t16\n#define  RX_DMA_CTL_STAT_PKTREAD\t0x000000000000ffffULL\n#define  RX_DMA_CTL_STAT_PKTREAD_SHIFT\t0\n\n#define  RX_DMA_CTL_STAT_CHAN_FATAL\t(RX_DMA_CTL_STAT_RBR_TMOUT | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RSP_CNT_ERR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_BYTE_EN_BUS | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RSP_DAT_ERR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCR_ACK_ERR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCR_SHA_PAR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RBR_PRE_PAR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_CONFIG_ERR | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCRINCON | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCRFULL | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RBRFULL | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RBRLOGPAGE | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_CFIGLOGPAGE)\n\n#define RX_DMA_CTL_STAT_PORT_FATAL\t(RX_DMA_CTL_STAT_DC_FIFO_ERR)\n\n#define RX_DMA_CTL_WRITE_CLEAR_ERRS\t(RX_DMA_CTL_STAT_RBR_EMPTY | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCRSHADOW_FULL | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RBR_PRE_EMTY | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_WRED_DROP | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_PORT_DROP_PKT | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCRTO | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_RCRTHRES | \\\n\t\t\t\t\t RX_DMA_CTL_STAT_DC_FIFO_ERR)\n\n#define RCR_FLSH(IDX)\t\t\t(DMC + 0x00078UL + (IDX) * 0x200UL)\n#define  RCR_FLSH_FLSH\t\t\t0x0000000000000001ULL\n\n#define RXMISC(IDX)\t\t\t(DMC + 0x00090UL + (IDX) * 0x200UL)\n#define  RXMISC_OFLOW\t\t\t0x0000000000010000ULL\n#define  RXMISC_COUNT\t\t\t0x000000000000ffffULL\n\n#define RX_DMA_CTL_STAT_DBG(IDX)\t(DMC + 0x00098UL + (IDX) * 0x200UL)\n#define  RX_DMA_CTL_STAT_DBG_RBR_TMOUT\t\t0x0020000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RSP_CNT_ERR\t0x0010000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_BYTE_EN_BUS\t0x0008000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RSP_DAT_ERR\t0x0004000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCR_ACK_ERR\t0x0002000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_DC_FIFO_ERR\t0x0001000000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_MEX\t\t0x0000800000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCRTHRES\t\t0x0000400000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCRTO\t\t0x0000200000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCR_SHA_PAR\t0x0000100000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RBR_PRE_PAR\t0x0000080000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_PORT_DROP_PKT\t0x0000040000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_WRED_DROP\t\t0x0000020000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RBR_PRE_EMTY\t0x0000010000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCRSHADOW_FULL\t0x0000008000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_CONFIG_ERR\t\t0x0000004000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCRINCON\t\t0x0000002000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RCRFULL\t\t0x0000001000000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RBR_EMPTY\t\t0x0000000800000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RBRFULL\t\t0x0000000400000000ULL\n#define  RX_DMA_CTL_STAT_DBG_RBRLOGPAGE\t\t0x0000000200000000ULL\n#define  RX_DMA_CTL_STAT_DBG_CFIGLOGPAGE\t0x0000000100000000ULL\n#define  RX_DMA_CTL_STAT_DBG_PTRREAD\t\t0x00000000ffff0000ULL\n#define  RX_DMA_CTL_STAT_DBG_PKTREAD\t\t0x000000000000ffffULL\n\n#define RX_DMA_ENT_MSK(IDX)\t\t(DMC + 0x00068UL + (IDX) * 0x200UL)\n#define  RX_DMA_ENT_MSK_RBR_TMOUT\t0x0000000000200000ULL\n#define  RX_DMA_ENT_MSK_RSP_CNT_ERR\t0x0000000000100000ULL\n#define  RX_DMA_ENT_MSK_BYTE_EN_BUS\t0x0000000000080000ULL\n#define  RX_DMA_ENT_MSK_RSP_DAT_ERR\t0x0000000000040000ULL\n#define  RX_DMA_ENT_MSK_RCR_ACK_ERR\t0x0000000000020000ULL\n#define  RX_DMA_ENT_MSK_DC_FIFO_ERR\t0x0000000000010000ULL\n#define  RX_DMA_ENT_MSK_RCRTHRES\t0x0000000000004000ULL\n#define  RX_DMA_ENT_MSK_RCRTO\t\t0x0000000000002000ULL\n#define  RX_DMA_ENT_MSK_RCR_SHA_PAR\t0x0000000000001000ULL\n#define  RX_DMA_ENT_MSK_RBR_PRE_PAR\t0x0000000000000800ULL\n#define  RX_DMA_ENT_MSK_PORT_DROP_PKT\t0x0000000000000400ULL\n#define  RX_DMA_ENT_MSK_WRED_DROP\t0x0000000000000200ULL\n#define  RX_DMA_ENT_MSK_RBR_PRE_EMTY\t0x0000000000000100ULL\n#define  RX_DMA_ENT_MSK_RCR_SHADOW_FULL\t0x0000000000000080ULL\n#define  RX_DMA_ENT_MSK_CONFIG_ERR\t0x0000000000000040ULL\n#define  RX_DMA_ENT_MSK_RCRINCON\t0x0000000000000020ULL\n#define  RX_DMA_ENT_MSK_RCRFULL\t\t0x0000000000000010ULL\n#define  RX_DMA_ENT_MSK_RBR_EMPTY\t0x0000000000000008ULL\n#define  RX_DMA_ENT_MSK_RBRFULL\t\t0x0000000000000004ULL\n#define  RX_DMA_ENT_MSK_RBRLOGPAGE\t0x0000000000000002ULL\n#define  RX_DMA_ENT_MSK_CFIGLOGPAGE\t0x0000000000000001ULL\n#define  RX_DMA_ENT_MSK_ALL\t\t0x00000000003f7fffULL\n\n#define TX_RNG_CFIG(IDX)\t\t(DMC + 0x40000UL + (IDX) * 0x200UL)\n#define  TX_RNG_CFIG_LEN\t\t0x1fff000000000000ULL\n#define  TX_RNG_CFIG_LEN_SHIFT\t\t48\n#define  TX_RNG_CFIG_STADDR_BASE\t0x00000ffffff80000ULL\n#define  TX_RNG_CFIG_STADDR\t\t0x000000000007ffc0ULL\n\n#define TX_RING_HDL(IDX)\t\t(DMC + 0x40010UL + (IDX) * 0x200UL)\n#define  TX_RING_HDL_WRAP\t\t0x0000000000080000ULL\n#define  TX_RING_HDL_HEAD\t\t0x000000000007fff8ULL\n#define  TX_RING_HDL_HEAD_SHIFT\t\t3\n\n#define TX_RING_KICK(IDX)\t\t(DMC + 0x40018UL + (IDX) * 0x200UL)\n#define  TX_RING_KICK_WRAP\t\t0x0000000000080000ULL\n#define  TX_RING_KICK_TAIL\t\t0x000000000007fff8ULL\n\n#define TX_ENT_MSK(IDX)\t\t\t(DMC + 0x40020UL + (IDX) * 0x200UL)\n#define  TX_ENT_MSK_MK\t\t\t0x0000000000008000ULL\n#define  TX_ENT_MSK_MBOX_ERR\t\t0x0000000000000080ULL\n#define  TX_ENT_MSK_PKT_SIZE_ERR\t0x0000000000000040ULL\n#define  TX_ENT_MSK_TX_RING_OFLOW\t0x0000000000000020ULL\n#define  TX_ENT_MSK_PREF_BUF_ECC_ERR\t0x0000000000000010ULL\n#define  TX_ENT_MSK_NACK_PREF\t\t0x0000000000000008ULL\n#define  TX_ENT_MSK_NACK_PKT_RD\t\t0x0000000000000004ULL\n#define  TX_ENT_MSK_CONF_PART_ERR\t0x0000000000000002ULL\n#define  TX_ENT_MSK_PKT_PRT_ERR\t\t0x0000000000000001ULL\n\n#define TX_CS(IDX)\t\t\t(DMC + 0x40028UL + (IDX)*0x200UL)\n#define  TX_CS_PKT_CNT\t\t\t0x0fff000000000000ULL\n#define  TX_CS_PKT_CNT_SHIFT\t\t48\n#define  TX_CS_LASTMARK\t\t\t0x00000fff00000000ULL\n#define  TX_CS_LASTMARK_SHIFT\t\t32\n#define  TX_CS_RST\t\t\t0x0000000080000000ULL\n#define  TX_CS_RST_STATE\t\t0x0000000040000000ULL\n#define  TX_CS_MB\t\t\t0x0000000020000000ULL\n#define  TX_CS_STOP_N_GO\t\t0x0000000010000000ULL\n#define  TX_CS_SNG_STATE\t\t0x0000000008000000ULL\n#define  TX_CS_MK\t\t\t0x0000000000008000ULL\n#define  TX_CS_MMK\t\t\t0x0000000000004000ULL\n#define  TX_CS_MBOX_ERR\t\t\t0x0000000000000080ULL\n#define  TX_CS_PKT_SIZE_ERR\t\t0x0000000000000040ULL\n#define  TX_CS_TX_RING_OFLOW\t\t0x0000000000000020ULL\n#define  TX_CS_PREF_BUF_PAR_ERR\t\t0x0000000000000010ULL\n#define  TX_CS_NACK_PREF\t\t0x0000000000000008ULL\n#define  TX_CS_NACK_PKT_RD\t\t0x0000000000000004ULL\n#define  TX_CS_CONF_PART_ERR\t\t0x0000000000000002ULL\n#define  TX_CS_PKT_PRT_ERR\t\t0x0000000000000001ULL\n\n#define TXDMA_MBH(IDX)\t\t\t(DMC + 0x40030UL + (IDX) * 0x200UL)\n#define  TXDMA_MBH_MBADDR\t\t0x0000000000000fffULL\n\n#define TXDMA_MBL(IDX)\t\t\t(DMC + 0x40038UL + (IDX) * 0x200UL)\n#define  TXDMA_MBL_MBADDR\t\t0x00000000ffffffc0ULL\n\n#define TX_DMA_PRE_ST(IDX)\t\t(DMC + 0x40040UL + (IDX) * 0x200UL)\n#define  TX_DMA_PRE_ST_SHADOW_HD\t0x000000000007ffffULL\n\n#define TX_RNG_ERR_LOGH(IDX)\t\t(DMC + 0x40048UL + (IDX) * 0x200UL)\n#define  TX_RNG_ERR_LOGH_ERR\t\t0x0000000080000000ULL\n#define  TX_RNG_ERR_LOGH_MERR\t\t0x0000000040000000ULL\n#define  TX_RNG_ERR_LOGH_ERRCODE\t0x0000000038000000ULL\n#define  TX_RNG_ERR_LOGH_ERRADDR\t0x0000000000000fffULL\n\n#define TX_RNG_ERR_LOGL(IDX)\t\t(DMC + 0x40050UL + (IDX) * 0x200UL)\n#define  TX_RNG_ERR_LOGL_ERRADDR\t0x00000000ffffffffULL\n\n#define TDMC_INTR_DBG(IDX)\t\t(DMC + 0x40060UL + (IDX) * 0x200UL)\n#define  TDMC_INTR_DBG_MK\t\t0x0000000000008000ULL\n#define  TDMC_INTR_DBG_MBOX_ERR\t\t0x0000000000000080ULL\n#define  TDMC_INTR_DBG_PKT_SIZE_ERR\t0x0000000000000040ULL\n#define  TDMC_INTR_DBG_TX_RING_OFLOW\t0x0000000000000020ULL\n#define  TDMC_INTR_DBG_PREF_BUF_PAR_ERR\t0x0000000000000010ULL\n#define  TDMC_INTR_DBG_NACK_PREF\t0x0000000000000008ULL\n#define  TDMC_INTR_DBG_NACK_PKT_RD\t0x0000000000000004ULL\n#define  TDMC_INTR_DBG_CONF_PART_ERR\t0x0000000000000002ULL\n#define  TDMC_INTR_DBG_PKT_PART_ERR\t0x0000000000000001ULL\n\n#define TX_CS_DBG(IDX)\t\t\t(DMC + 0x40068UL + (IDX) * 0x200UL)\n#define  TX_CS_DBG_PKT_CNT\t\t0x0fff000000000000ULL\n\n#define TDMC_INJ_PAR_ERR(IDX)\t\t(DMC + 0x45040UL + (IDX) * 0x200UL)\n#define  TDMC_INJ_PAR_ERR_VAL\t\t0x000000000000ffffULL\n\n#define TDMC_DBG_SEL(IDX)\t\t(DMC + 0x45080UL + (IDX) * 0x200UL)\n#define  TDMC_DBG_SEL_DBG_SEL\t\t0x000000000000003fULL\n\n#define TDMC_TRAINING_VECTOR(IDX)\t(DMC + 0x45088UL + (IDX) * 0x200UL)\n#define  TDMC_TRAINING_VECTOR_VEC\t0x00000000ffffffffULL\n\n#define TXC_DMA_MAX(CHAN)\t\t(FZC_TXC + 0x00000UL + (CHAN)*0x1000UL)\n#define TXC_DMA_MAX_LEN(CHAN)\t\t(FZC_TXC + 0x00008UL + (CHAN)*0x1000UL)\n\n#define TXC_CONTROL\t\t\t(FZC_TXC + 0x20000UL)\n#define  TXC_CONTROL_ENABLE\t\t0x0000000000000010ULL\n#define  TXC_CONTROL_PORT_ENABLE(X)\t(1 << (X))\n\n#define TXC_TRAINING_VEC\t\t(FZC_TXC + 0x20008UL)\n#define  TXC_TRAINING_VEC_MASK\t\t0x00000000ffffffffULL\n\n#define TXC_DEBUG\t\t\t(FZC_TXC + 0x20010UL)\n#define  TXC_DEBUG_SELECT\t\t0x000000000000003fULL\n\n#define TXC_MAX_REORDER\t\t\t(FZC_TXC + 0x20018UL)\n#define  TXC_MAX_REORDER_PORT3\t\t0x000000000f000000ULL\n#define  TXC_MAX_REORDER_PORT2\t\t0x00000000000f0000ULL\n#define  TXC_MAX_REORDER_PORT1\t\t0x0000000000000f00ULL\n#define  TXC_MAX_REORDER_PORT0\t\t0x000000000000000fULL\n\n#define TXC_PORT_CTL(PORT)\t\t(FZC_TXC + 0x20020UL + (PORT)*0x100UL)\n#define  TXC_PORT_CTL_CLR_ALL_STAT\t0x0000000000000001ULL\n\n#define TXC_PKT_STUFFED(PORT)\t\t(FZC_TXC + 0x20030UL + (PORT)*0x100UL)\n#define  TXC_PKT_STUFFED_PP_REORDER\t0x00000000ffff0000ULL\n#define  TXC_PKT_STUFFED_PP_PACKETASSY\t0x000000000000ffffULL\n\n#define TXC_PKT_XMIT(PORT)\t\t(FZC_TXC + 0x20038UL + (PORT)*0x100UL)\n#define  TXC_PKT_XMIT_BYTES\t\t0x00000000ffff0000ULL\n#define  TXC_PKT_XMIT_PKTS\t\t0x000000000000ffffULL\n\n#define TXC_ROECC_CTL(PORT)\t\t(FZC_TXC + 0x20040UL + (PORT)*0x100UL)\n#define  TXC_ROECC_CTL_DISABLE_UE\t0x0000000080000000ULL\n#define  TXC_ROECC_CTL_DBL_BIT_ERR\t0x0000000000020000ULL\n#define  TXC_ROECC_CTL_SNGL_BIT_ERR\t0x0000000000010000ULL\n#define  TXC_ROECC_CTL_ALL_PKTS\t\t0x0000000000000400ULL\n#define  TXC_ROECC_CTL_ALT_PKTS\t\t0x0000000000000200ULL\n#define  TXC_ROECC_CTL_ONE_PKT_ONLY\t0x0000000000000100ULL\n#define  TXC_ROECC_CTL_LST_PKT_LINE\t0x0000000000000004ULL\n#define  TXC_ROECC_CTL_2ND_PKT_LINE\t0x0000000000000002ULL\n#define  TXC_ROECC_CTL_1ST_PKT_LINE\t0x0000000000000001ULL\n\n#define TXC_ROECC_ST(PORT)\t\t(FZC_TXC + 0x20048UL + (PORT)*0x100UL)\n#define  TXC_ROECC_CLR_ST\t\t0x0000000080000000ULL\n#define  TXC_ROECC_CE\t\t\t0x0000000000020000ULL\n#define  TXC_ROECC_UE\t\t\t0x0000000000010000ULL\n#define  TXC_ROECC_ST_ECC_ADDR\t\t0x00000000000003ffULL\n\n#define TXC_RO_DATA0(PORT)\t\t(FZC_TXC + 0x20050UL + (PORT)*0x100UL)\n#define  TXC_RO_DATA0_DATA0\t\t0x00000000ffffffffULL  \n\n#define TXC_RO_DATA1(PORT)\t\t(FZC_TXC + 0x20058UL + (PORT)*0x100UL)\n#define  TXC_RO_DATA1_DATA1\t\t0x00000000ffffffffULL  \n\n#define TXC_RO_DATA2(PORT)\t\t(FZC_TXC + 0x20060UL + (PORT)*0x100UL)\n#define  TXC_RO_DATA2_DATA2\t\t0x00000000ffffffffULL  \n\n#define TXC_RO_DATA3(PORT)\t\t(FZC_TXC + 0x20068UL + (PORT)*0x100UL)\n#define  TXC_RO_DATA3_DATA3\t\t0x00000000ffffffffULL  \n\n#define TXC_RO_DATA4(PORT)\t\t(FZC_TXC + 0x20070UL + (PORT)*0x100UL)\n#define  TXC_RO_DATA4_DATA4\t\t0x0000000000ffffffULL  \n\n#define TXC_SFECC_CTL(PORT)\t\t(FZC_TXC + 0x20078UL + (PORT)*0x100UL)\n#define  TXC_SFECC_CTL_DISABLE_UE\t0x0000000080000000ULL\n#define  TXC_SFECC_CTL_DBL_BIT_ERR\t0x0000000000020000ULL\n#define  TXC_SFECC_CTL_SNGL_BIT_ERR\t0x0000000000010000ULL\n#define  TXC_SFECC_CTL_ALL_PKTS\t\t0x0000000000000400ULL\n#define  TXC_SFECC_CTL_ALT_PKTS\t\t0x0000000000000200ULL\n#define  TXC_SFECC_CTL_ONE_PKT_ONLY\t0x0000000000000100ULL\n#define  TXC_SFECC_CTL_LST_PKT_LINE\t0x0000000000000004ULL\n#define  TXC_SFECC_CTL_2ND_PKT_LINE\t0x0000000000000002ULL\n#define  TXC_SFECC_CTL_1ST_PKT_LINE\t0x0000000000000001ULL\n\n#define TXC_SFECC_ST(PORT)\t\t(FZC_TXC + 0x20080UL + (PORT)*0x100UL)\n#define  TXC_SFECC_ST_CLR_ST\t\t0x0000000080000000ULL\n#define  TXC_SFECC_ST_CE\t\t0x0000000000020000ULL\n#define  TXC_SFECC_ST_UE\t\t0x0000000000010000ULL\n#define  TXC_SFECC_ST_ECC_ADDR\t\t0x00000000000003ffULL\n\n#define TXC_SF_DATA0(PORT)\t\t(FZC_TXC + 0x20088UL + (PORT)*0x100UL)\n#define  TXC_SF_DATA0_DATA0\t\t0x00000000ffffffffULL  \n\n#define TXC_SF_DATA1(PORT)\t\t(FZC_TXC + 0x20090UL + (PORT)*0x100UL)\n#define  TXC_SF_DATA1_DATA1\t\t0x00000000ffffffffULL  \n\n#define TXC_SF_DATA2(PORT)\t\t(FZC_TXC + 0x20098UL + (PORT)*0x100UL)\n#define  TXC_SF_DATA2_DATA2\t\t0x00000000ffffffffULL  \n\n#define TXC_SF_DATA3(PORT)\t\t(FZC_TXC + 0x200a0UL + (PORT)*0x100UL)\n#define  TXC_SF_DATA3_DATA3\t\t0x00000000ffffffffULL  \n\n#define TXC_SF_DATA4(PORT)\t\t(FZC_TXC + 0x200a8UL + (PORT)*0x100UL)\n#define  TXC_SF_DATA4_DATA4\t\t0x0000000000ffffffULL  \n\n#define TXC_RO_TIDS(PORT)\t\t(FZC_TXC + 0x200b0UL + (PORT)*0x100UL)\n#define  TXC_RO_TIDS_IN_USE\t\t0x00000000ffffffffULL\n\n#define TXC_RO_STATE0(PORT)\t\t(FZC_TXC + 0x200b8UL + (PORT)*0x100UL)\n#define  TXC_RO_STATE0_DUPLICATE_TID\t0x00000000ffffffffULL\n\n#define TXC_RO_STATE1(PORT)\t\t(FZC_TXC + 0x200c0UL + (PORT)*0x100UL)\n#define  TXC_RO_STATE1_UNUSED_TID\t0x00000000ffffffffULL\n\n#define TXC_RO_STATE2(PORT)\t\t(FZC_TXC + 0x200c8UL + (PORT)*0x100UL)\n#define  TXC_RO_STATE2_TRANS_TIMEOUT\t0x00000000ffffffffULL\n\n#define TXC_RO_STATE3(PORT)\t\t(FZC_TXC + 0x200d0UL + (PORT)*0x100UL)\n#define  TXC_RO_STATE3_ENAB_SPC_WMARK\t0x0000000080000000ULL\n#define  TXC_RO_STATE3_RO_SPC_WMARK\t0x000000007fe00000ULL\n#define  TXC_RO_STATE3_ROFIFO_SPC_AVAIL\t0x00000000001ff800ULL\n#define  TXC_RO_STATE3_ENAB_RO_WMARK\t0x0000000000000100ULL\n#define  TXC_RO_STATE3_HIGH_RO_USED\t0x00000000000000f0ULL\n#define  TXC_RO_STATE3_NUM_RO_USED\t0x000000000000000fULL\n\n#define TXC_RO_CTL(PORT)\t\t(FZC_TXC + 0x200d8UL + (PORT)*0x100UL)\n#define  TXC_RO_CTL_CLR_FAIL_STATE\t0x0000000080000000ULL\n#define  TXC_RO_CTL_RO_ADDR\t\t0x000000000f000000ULL\n#define  TXC_RO_CTL_ADDR_FAILED\t\t0x0000000000400000ULL\n#define  TXC_RO_CTL_DMA_FAILED\t\t0x0000000000200000ULL\n#define  TXC_RO_CTL_LEN_FAILED\t\t0x0000000000100000ULL\n#define  TXC_RO_CTL_CAPT_ADDR_FAILED\t0x0000000000040000ULL\n#define  TXC_RO_CTL_CAPT_DMA_FAILED\t0x0000000000020000ULL\n#define  TXC_RO_CTL_CAPT_LEN_FAILED\t0x0000000000010000ULL\n#define  TXC_RO_CTL_RO_STATE_RD_DONE\t0x0000000000000080ULL\n#define  TXC_RO_CTL_RO_STATE_WR_DONE\t0x0000000000000040ULL\n#define  TXC_RO_CTL_RO_STATE_RD\t\t0x0000000000000020ULL\n#define  TXC_RO_CTL_RO_STATE_WR\t\t0x0000000000000010ULL\n#define  TXC_RO_CTL_RO_STATE_ADDR\t0x000000000000000fULL\n\n#define TXC_RO_ST_DATA0(PORT)\t\t(FZC_TXC + 0x200e0UL + (PORT)*0x100UL)\n#define  TXC_RO_ST_DATA0_DATA0\t\t0x00000000ffffffffULL\n\n#define TXC_RO_ST_DATA1(PORT)\t\t(FZC_TXC + 0x200e8UL + (PORT)*0x100UL)\n#define  TXC_RO_ST_DATA1_DATA1\t\t0x00000000ffffffffULL\n\n#define TXC_RO_ST_DATA2(PORT)\t\t(FZC_TXC + 0x200f0UL + (PORT)*0x100UL)\n#define  TXC_RO_ST_DATA2_DATA2\t\t0x00000000ffffffffULL\n\n#define TXC_RO_ST_DATA3(PORT)\t\t(FZC_TXC + 0x200f8UL + (PORT)*0x100UL)\n#define  TXC_RO_ST_DATA3_DATA3\t\t0x00000000ffffffffULL\n\n#define TXC_PORT_PACKET_REQ(PORT)\t(FZC_TXC + 0x20100UL + (PORT)*0x100UL)\n#define  TXC_PORT_PACKET_REQ_GATHER_REQ\t0x00000000f0000000ULL\n#define  TXC_PORT_PACKET_REQ_PKT_REQ\t0x000000000fff0000ULL\n#define  TXC_PORT_PACKET_REQ_PERR_ABRT\t0x000000000000ffffULL\n\n\t \n#define TXC_INT_STAT_DBG\t\t(FZC_TXC + 0x20420UL)\n\n#define TXC_INT_STAT\t\t\t(FZC_TXC + 0x20428UL)\n#define  TXC_INT_STAT_VAL_SHIFT(PORT)\t((PORT) * 8)\n#define  TXC_INT_STAT_VAL(PORT)\t\t(0x3f << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_SF_CE(PORT)\t(0x01 << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_SF_UE(PORT)\t(0x02 << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_RO_CE(PORT)\t(0x04 << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_RO_UE(PORT)\t(0x08 << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_REORDER_ERR(PORT)\t(0x10 << TXC_INT_STAT_VAL_SHIFT(PORT))\n#define  TXC_INT_STAT_PKTASM_DEAD(PORT)\t(0x20 << TXC_INT_STAT_VAL_SHIFT(PORT))\n\n#define TXC_INT_MASK\t\t\t(FZC_TXC + 0x20430UL)\n#define  TXC_INT_MASK_VAL_SHIFT(PORT)\t((PORT) * 8)\n#define  TXC_INT_MASK_VAL(PORT)\t\t(0x3f << TXC_INT_STAT_VAL_SHIFT(PORT))\n\n#define TXC_INT_MASK_SF_CE\t\t0x01\n#define TXC_INT_MASK_SF_UE\t\t0x02\n#define TXC_INT_MASK_RO_CE\t\t0x04\n#define TXC_INT_MASK_RO_UE\t\t0x08\n#define TXC_INT_MASK_REORDER_ERR\t0x10\n#define TXC_INT_MASK_PKTASM_DEAD\t0x20\n#define TXC_INT_MASK_ALL\t\t0x3f\n\n#define TXC_PORT_DMA(IDX)\t\t(FZC_TXC + 0x20028UL + (IDX)*0x100UL)\n\n#define ESPC_PIO_EN\t\t\t(FZC_PROM + 0x40000UL)\n#define  ESPC_PIO_EN_ENABLE\t\t0x0000000000000001ULL\n\n#define ESPC_PIO_STAT\t\t\t(FZC_PROM + 0x40008UL)\n#define  ESPC_PIO_STAT_READ_START\t0x0000000080000000ULL\n#define  ESPC_PIO_STAT_READ_END\t\t0x0000000040000000ULL\n#define  ESPC_PIO_STAT_WRITE_INIT\t0x0000000020000000ULL\n#define  ESPC_PIO_STAT_WRITE_END\t0x0000000010000000ULL\n#define  ESPC_PIO_STAT_ADDR\t\t0x0000000003ffff00ULL\n#define  ESPC_PIO_STAT_ADDR_SHIFT\t8\n#define  ESPC_PIO_STAT_DATA\t\t0x00000000000000ffULL\n#define  ESPC_PIO_STAT_DATA_SHIFT\t0\n\n#define ESPC_NCR(IDX)\t\t\t(FZC_PROM + 0x40020UL + (IDX)*0x8UL)\n#define  ESPC_NCR_VAL\t\t\t0x00000000ffffffffULL\n\n#define ESPC_MAC_ADDR0\t\t\tESPC_NCR(0)\n#define ESPC_MAC_ADDR1\t\t\tESPC_NCR(1)\n#define ESPC_NUM_PORTS_MACS\t\tESPC_NCR(2)\n#define  ESPC_NUM_PORTS_MACS_VAL\t0x00000000000000ffULL\n#define ESPC_MOD_STR_LEN\t\tESPC_NCR(4)\n#define ESPC_MOD_STR_1\t\t\tESPC_NCR(5)\n#define ESPC_MOD_STR_2\t\t\tESPC_NCR(6)\n#define ESPC_MOD_STR_3\t\t\tESPC_NCR(7)\n#define ESPC_MOD_STR_4\t\t\tESPC_NCR(8)\n#define ESPC_MOD_STR_5\t\t\tESPC_NCR(9)\n#define ESPC_MOD_STR_6\t\t\tESPC_NCR(10)\n#define ESPC_MOD_STR_7\t\t\tESPC_NCR(11)\n#define ESPC_MOD_STR_8\t\t\tESPC_NCR(12)\n#define ESPC_BD_MOD_STR_LEN\t\tESPC_NCR(13)\n#define ESPC_BD_MOD_STR_1\t\tESPC_NCR(14)\n#define ESPC_BD_MOD_STR_2\t\tESPC_NCR(15)\n#define ESPC_BD_MOD_STR_3\t\tESPC_NCR(16)\n#define ESPC_BD_MOD_STR_4\t\tESPC_NCR(17)\n\n#define ESPC_PHY_TYPE\t\t\tESPC_NCR(18)\n#define  ESPC_PHY_TYPE_PORT0\t\t0x00000000ff000000ULL\n#define  ESPC_PHY_TYPE_PORT0_SHIFT\t24\n#define  ESPC_PHY_TYPE_PORT1\t\t0x0000000000ff0000ULL\n#define  ESPC_PHY_TYPE_PORT1_SHIFT\t16\n#define  ESPC_PHY_TYPE_PORT2\t\t0x000000000000ff00ULL\n#define  ESPC_PHY_TYPE_PORT2_SHIFT\t8\n#define  ESPC_PHY_TYPE_PORT3\t\t0x00000000000000ffULL\n#define  ESPC_PHY_TYPE_PORT3_SHIFT\t0\n\n#define  ESPC_PHY_TYPE_1G_COPPER\t3\n#define  ESPC_PHY_TYPE_1G_FIBER\t\t2\n#define  ESPC_PHY_TYPE_10G_COPPER\t1\n#define  ESPC_PHY_TYPE_10G_FIBER\t0\n\n#define ESPC_MAX_FM_SZ\t\t\tESPC_NCR(19)\n\n#define ESPC_INTR_NUM\t\t\tESPC_NCR(20)\n#define  ESPC_INTR_NUM_PORT0\t\t0x00000000ff000000ULL\n#define  ESPC_INTR_NUM_PORT1\t\t0x0000000000ff0000ULL\n#define  ESPC_INTR_NUM_PORT2\t\t0x000000000000ff00ULL\n#define  ESPC_INTR_NUM_PORT3\t\t0x00000000000000ffULL\n\n#define ESPC_VER_IMGSZ\t\t\tESPC_NCR(21)\n#define  ESPC_VER_IMGSZ_IMGSZ\t\t0x00000000ffff0000ULL\n#define  ESPC_VER_IMGSZ_IMGSZ_SHIFT\t16\n#define  ESPC_VER_IMGSZ_VER\t\t0x000000000000ffffULL\n#define  ESPC_VER_IMGSZ_VER_SHIFT\t0\n\n#define ESPC_CHKSUM\t\t\tESPC_NCR(22)\n#define  ESPC_CHKSUM_SUM\t\t0x00000000000000ffULL\n\n#define ESPC_EEPROM_SIZE\t\t0x100000\n\n#define CLASS_CODE_UNRECOG\t\t0x00\n#define CLASS_CODE_DUMMY1\t\t0x01\n#define CLASS_CODE_ETHERTYPE1\t\t0x02\n#define CLASS_CODE_ETHERTYPE2\t\t0x03\n#define CLASS_CODE_USER_PROG1\t\t0x04\n#define CLASS_CODE_USER_PROG2\t\t0x05\n#define CLASS_CODE_USER_PROG3\t\t0x06\n#define CLASS_CODE_USER_PROG4\t\t0x07\n#define CLASS_CODE_TCP_IPV4\t\t0x08\n#define CLASS_CODE_UDP_IPV4\t\t0x09\n#define CLASS_CODE_AH_ESP_IPV4\t\t0x0a\n#define CLASS_CODE_SCTP_IPV4\t\t0x0b\n#define CLASS_CODE_TCP_IPV6\t\t0x0c\n#define CLASS_CODE_UDP_IPV6\t\t0x0d\n#define CLASS_CODE_AH_ESP_IPV6\t\t0x0e\n#define CLASS_CODE_SCTP_IPV6\t\t0x0f\n#define CLASS_CODE_ARP\t\t\t0x10\n#define CLASS_CODE_RARP\t\t\t0x11\n#define CLASS_CODE_DUMMY2\t\t0x12\n#define CLASS_CODE_DUMMY3\t\t0x13\n#define CLASS_CODE_DUMMY4\t\t0x14\n#define CLASS_CODE_DUMMY5\t\t0x15\n#define CLASS_CODE_DUMMY6\t\t0x16\n#define CLASS_CODE_DUMMY7\t\t0x17\n#define CLASS_CODE_DUMMY8\t\t0x18\n#define CLASS_CODE_DUMMY9\t\t0x19\n#define CLASS_CODE_DUMMY10\t\t0x1a\n#define CLASS_CODE_DUMMY11\t\t0x1b\n#define CLASS_CODE_DUMMY12\t\t0x1c\n#define CLASS_CODE_DUMMY13\t\t0x1d\n#define CLASS_CODE_DUMMY14\t\t0x1e\n#define CLASS_CODE_DUMMY15\t\t0x1f\n\n \n#define LDN_RXDMA(CHAN)\t\t\t(0 + (CHAN))\n#define LDN_RESV1(OFF)\t\t\t(16 + (OFF))\n#define LDN_TXDMA(CHAN)\t\t\t(32 + (CHAN))\n#define LDN_RESV2(OFF)\t\t\t(56 + (OFF))\n#define LDN_MIF\t\t\t\t63\n#define LDN_MAC(PORT)\t\t\t(64 + (PORT))\n#define LDN_DEVICE_ERROR\t\t68\n#define LDN_MAX\t\t\t\tLDN_DEVICE_ERROR\n\n#define NIU_LDG_MIN\t\t\t0\n#define NIU_LDG_MAX\t\t\t63\n#define NIU_NUM_LDG\t\t\t64\n#define LDG_INVALID\t\t\t0xff\n\n \n#define NIU_PMA_PMD_DEV_ADDR\t\t1\n#define NIU_PCS_DEV_ADDR\t\t3\n\n#define NIU_PHY_ID_MASK\t\t\t0xfffff0f0\n#define NIU_PHY_ID_BCM8704\t\t0x00206030\n#define NIU_PHY_ID_BCM8706\t\t0x00206035\n#define NIU_PHY_ID_BCM5464R\t\t0x002060b0\n#define NIU_PHY_ID_MRVL88X2011\t\t0x01410020\n\n \n#define MRVL88X2011_USER_DEV1_ADDR\t1\n#define MRVL88X2011_USER_DEV2_ADDR\t2\n#define MRVL88X2011_USER_DEV3_ADDR\t3\n#define MRVL88X2011_USER_DEV4_ADDR\t4\n#define MRVL88X2011_PMA_PMD_CTL_1\t0x0000\n#define MRVL88X2011_PMA_PMD_STATUS_1\t0x0001\n#define MRVL88X2011_10G_PMD_STATUS_2\t0x0008\n#define MRVL88X2011_10G_PMD_TX_DIS\t0x0009\n#define MRVL88X2011_10G_XGXS_LANE_STAT\t0x0018\n#define MRVL88X2011_GENERAL_CTL\t\t0x8300\n#define MRVL88X2011_LED_BLINK_CTL\t0x8303\n#define MRVL88X2011_LED_8_TO_11_CTL\t0x8306\n\n \n#define MRVL88X2011_ENA_XFPREFCLK\t0x0001\n#define MRVL88X2011_ENA_PMDTX\t\t0x0000\n#define MRVL88X2011_LOOPBACK            0x1\n#define MRVL88X2011_LED_ACT\t\t0x1\n#define MRVL88X2011_LNK_STATUS_OK\t0x4\n#define MRVL88X2011_LED_BLKRATE_MASK\t0x70\n#define MRVL88X2011_LED_BLKRATE_034MS\t0x0\n#define MRVL88X2011_LED_BLKRATE_067MS\t0x1\n#define MRVL88X2011_LED_BLKRATE_134MS\t0x2\n#define MRVL88X2011_LED_BLKRATE_269MS\t0x3\n#define MRVL88X2011_LED_BLKRATE_538MS\t0x4\n#define MRVL88X2011_LED_CTL_OFF\t\t0x0\n#define MRVL88X2011_LED_CTL_PCS_ACT\t0x5\n#define MRVL88X2011_LED_CTL_MASK\t0x7\n#define MRVL88X2011_LED(n,v)\t\t((v)<<((n)*4))\n#define MRVL88X2011_LED_STAT(n,v)\t((v)>>((n)*4))\n\n#define BCM8704_PMA_PMD_DEV_ADDR\t1\n#define BCM8704_PCS_DEV_ADDR\t\t2\n#define BCM8704_USER_DEV3_ADDR\t\t3\n#define BCM8704_PHYXS_DEV_ADDR\t\t4\n#define BCM8704_USER_DEV4_ADDR\t\t4\n\n#define BCM8704_PMD_RCV_SIGDET\t\t0x000a\n#define  PMD_RCV_SIGDET_LANE3\t\t0x0010\n#define  PMD_RCV_SIGDET_LANE2\t\t0x0008\n#define  PMD_RCV_SIGDET_LANE1\t\t0x0004\n#define  PMD_RCV_SIGDET_LANE0\t\t0x0002\n#define  PMD_RCV_SIGDET_GLOBAL\t\t0x0001\n\n#define BCM8704_PCS_10G_R_STATUS\t0x0020\n#define  PCS_10G_R_STATUS_LINKSTAT\t0x1000\n#define  PCS_10G_R_STATUS_PRBS31_ABLE\t0x0004\n#define  PCS_10G_R_STATUS_HI_BER\t0x0002\n#define  PCS_10G_R_STATUS_BLK_LOCK\t0x0001\n\n#define BCM8704_USER_CONTROL\t\t0xc800\n#define  USER_CONTROL_OPTXENB_LVL\t0x8000\n#define  USER_CONTROL_OPTXRST_LVL\t0x4000\n#define  USER_CONTROL_OPBIASFLT_LVL\t0x2000\n#define  USER_CONTROL_OBTMPFLT_LVL\t0x1000\n#define  USER_CONTROL_OPPRFLT_LVL\t0x0800\n#define  USER_CONTROL_OPTXFLT_LVL\t0x0400\n#define  USER_CONTROL_OPRXLOS_LVL\t0x0200\n#define  USER_CONTROL_OPRXFLT_LVL\t0x0100\n#define  USER_CONTROL_OPTXON_LVL\t0x0080\n#define  USER_CONTROL_RES1\t\t0x007f\n#define  USER_CONTROL_RES1_SHIFT\t0\n\n#define BCM8704_USER_ANALOG_CLK\t\t0xc801\n#define BCM8704_USER_PMD_RX_CONTROL\t0xc802\n\n#define BCM8704_USER_PMD_TX_CONTROL\t0xc803\n#define  USER_PMD_TX_CTL_RES1\t\t0xfe00\n#define  USER_PMD_TX_CTL_XFP_CLKEN\t0x0100\n#define  USER_PMD_TX_CTL_TX_DAC_TXD\t0x00c0\n#define  USER_PMD_TX_CTL_TX_DAC_TXD_SH\t6\n#define  USER_PMD_TX_CTL_TX_DAC_TXCK\t0x0030\n#define  USER_PMD_TX_CTL_TX_DAC_TXCK_SH\t4\n#define  USER_PMD_TX_CTL_TSD_LPWREN\t0x0008\n#define  USER_PMD_TX_CTL_TSCK_LPWREN\t0x0004\n#define  USER_PMD_TX_CTL_CMU_LPWREN\t0x0002\n#define  USER_PMD_TX_CTL_SFIFORST\t0x0001\n\n#define BCM8704_USER_ANALOG_STATUS0\t0xc804\n#define BCM8704_USER_OPT_DIGITAL_CTRL\t0xc808\n#define BCM8704_USER_TX_ALARM_STATUS\t0x9004\n\n#define  USER_ODIG_CTRL_FMODE\t\t0x8000\n#define  USER_ODIG_CTRL_TX_PDOWN\t0x4000\n#define  USER_ODIG_CTRL_RX_PDOWN\t0x2000\n#define  USER_ODIG_CTRL_EFILT_EN\t0x1000\n#define  USER_ODIG_CTRL_OPT_RST\t\t0x0800\n#define  USER_ODIG_CTRL_PCS_TIB\t\t0x0400\n#define  USER_ODIG_CTRL_PCS_RI\t\t0x0200\n#define  USER_ODIG_CTRL_RESV1\t\t0x0180\n#define  USER_ODIG_CTRL_GPIOS\t\t0x0060\n#define  USER_ODIG_CTRL_GPIOS_SHIFT\t5\n#define  USER_ODIG_CTRL_RESV2\t\t0x0010\n#define  USER_ODIG_CTRL_LB_ERR_DIS\t0x0008\n#define  USER_ODIG_CTRL_RESV3\t\t0x0006\n#define  USER_ODIG_CTRL_TXONOFF_PD_DIS\t0x0001\n\n#define BCM8704_PHYXS_XGXS_LANE_STAT\t0x0018\n#define  PHYXS_XGXS_LANE_STAT_ALINGED\t0x1000\n#define  PHYXS_XGXS_LANE_STAT_PATTEST\t0x0800\n#define  PHYXS_XGXS_LANE_STAT_MAGIC\t0x0400\n#define  PHYXS_XGXS_LANE_STAT_LANE3\t0x0008\n#define  PHYXS_XGXS_LANE_STAT_LANE2\t0x0004\n#define  PHYXS_XGXS_LANE_STAT_LANE1\t0x0002\n#define  PHYXS_XGXS_LANE_STAT_LANE0\t0x0001\n\n#define BCM5464R_AUX_CTL\t\t24\n#define  BCM5464R_AUX_CTL_EXT_LB\t0x8000\n#define  BCM5464R_AUX_CTL_EXT_PLEN\t0x4000\n#define  BCM5464R_AUX_CTL_ER1000\t0x3000\n#define  BCM5464R_AUX_CTL_ER1000_SHIFT\t12\n#define  BCM5464R_AUX_CTL_RESV1\t\t0x0800\n#define  BCM5464R_AUX_CTL_WRITE_1\t0x0400\n#define  BCM5464R_AUX_CTL_RESV2\t\t0x0300\n#define  BCM5464R_AUX_CTL_PRESP_DIS\t0x0080\n#define  BCM5464R_AUX_CTL_RESV3\t\t0x0040\n#define  BCM5464R_AUX_CTL_ER100\t\t0x0030\n#define  BCM5464R_AUX_CTL_ER100_SHIFT\t4\n#define  BCM5464R_AUX_CTL_DIAG_MODE\t0x0008\n#define  BCM5464R_AUX_CTL_SR_SEL\t0x0007\n#define  BCM5464R_AUX_CTL_SR_SEL_SHIFT\t0\n\n#define  BCM5464R_CTRL1000_AS_MASTER\t\t0x0800\n#define  BCM5464R_CTRL1000_ENABLE_AS_MASTER\t0x1000\n\n#define RCR_ENTRY_MULTI\t\t\t0x8000000000000000ULL\n#define RCR_ENTRY_PKT_TYPE\t\t0x6000000000000000ULL\n#define RCR_ENTRY_PKT_TYPE_SHIFT\t61\n#define RCR_ENTRY_ZERO_COPY\t\t0x1000000000000000ULL\n#define RCR_ENTRY_NOPORT\t\t0x0800000000000000ULL\n#define RCR_ENTRY_PROMISC\t\t0x0400000000000000ULL\n#define RCR_ENTRY_ERROR\t\t\t0x0380000000000000ULL\n#define RCR_ENTRY_DCF_ERR\t\t0x0040000000000000ULL\n#define RCR_ENTRY_L2_LEN\t\t0x003fff0000000000ULL\n#define RCR_ENTRY_L2_LEN_SHIFT\t\t40\n#define RCR_ENTRY_PKTBUFSZ\t\t0x000000c000000000ULL\n#define RCR_ENTRY_PKTBUFSZ_SHIFT\t38\n#define RCR_ENTRY_PKT_BUF_ADDR\t\t0x0000003fffffffffULL  \n#define RCR_ENTRY_PKT_BUF_ADDR_SHIFT\t6\n\n#define RCR_PKT_TYPE_OTHER\t\t0x0\n#define RCR_PKT_TYPE_TCP\t\t0x1\n#define RCR_PKT_TYPE_UDP\t\t0x2\n#define RCR_PKT_TYPE_SCTP\t\t0x3\n\n#define NIU_RXPULL_MAX\t\t\tETH_HLEN\n\nstruct rx_pkt_hdr0 {\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8\tinputport:2,\n\t\tmaccheck:1,\n\t\tclass:5;\n\tu8\tvlan:1,\n\t\tllcsnap:1,\n\t\tnoport:1,\n\t\tbadip:1,\n\t\ttcamhit:1,\n\t\ttres:2,\n\t\ttzfvld:1;\n#elif defined(__BIG_ENDIAN_BITFIELD)\n\tu8\tclass:5,\n\t\tmaccheck:1,\n\t\tinputport:2;\n\tu8\ttzfvld:1,\n\t\ttres:2,\n\t\ttcamhit:1,\n\t\tbadip:1,\n\t\tnoport:1,\n\t\tllcsnap:1,\n\t\tvlan:1;\n#endif\n};\n\nstruct rx_pkt_hdr1 {\n\tu8\thwrsvd1;\n\tu8\ttcammatch;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8\thwrsvd2:2,\n\t\thashit:1,\n\t\texact:1,\n\t\thzfvld:1,\n\t\thashsidx:3;\n#elif defined(__BIG_ENDIAN_BITFIELD)\n\tu8\thashsidx:3,\n\t\thzfvld:1,\n\t\texact:1,\n\t\thashit:1,\n\t\thwrsvd2:2;\n#endif\n\tu8\tzcrsvd;\n\n\t \n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8\thwrsvd3:4, zflowid0:4;\n#elif defined(__BIG_ENDIAN_BITFIELD)\n\tu8\tzflowid0:4, hwrsvd3:4;\n#endif\n\n\t \n\tu8\tzflowid1;\n\n\t \n\tu8\thashval2_0;\n\n\t \n\tu8\thashval2_1;\n\n\t \n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tu8\thwrsvd4:4, hashval1_0:4;\n#elif defined(__BIG_ENDIAN_BITFIELD)\n\tu8\thashval1_0:4, hwrsvd4:4;\n#endif\n\n\t \n\tu8\thashval1_1;\n\n\t \n\tu8\thashval1_2;\n\n\tu8\thwrsvd5;\n\tu8\thwrsvd6;\n\n\tu8\tusrdata_0;\t \n\tu8\tusrdata_1;\t \n\tu8\tusrdata_2;\t \n\tu8\tusrdata_3;\t \n\tu8\tusrdata_4;\t \n};\n\nstruct tx_dma_mbox {\n\tu64\ttx_dma_pre_st;\n\tu64\ttx_cs;\n\tu64\ttx_ring_kick;\n\tu64\ttx_ring_hdl;\n\tu64\tresv1;\n\tu32\ttx_rng_err_logl;\n\tu32\ttx_rng_err_logh;\n\tu64\tresv2;\n\tu64\tresv3;\n};\n\nstruct tx_pkt_hdr {\n\t__le64\tflags;\n#define TXHDR_PAD\t\t0x0000000000000007ULL\n#define  TXHDR_PAD_SHIFT\t0\n#define TXHDR_LEN\t\t0x000000003fff0000ULL\n#define  TXHDR_LEN_SHIFT\t16\n#define TXHDR_L4STUFF\t\t0x0000003f00000000ULL\n#define  TXHDR_L4STUFF_SHIFT\t32\n#define TXHDR_L4START\t\t0x00003f0000000000ULL\n#define  TXHDR_L4START_SHIFT\t40\n#define TXHDR_L3START\t\t0x000f000000000000ULL\n#define  TXHDR_L3START_SHIFT\t48\n#define TXHDR_IHL\t\t0x00f0000000000000ULL\n#define  TXHDR_IHL_SHIFT\t52\n#define TXHDR_VLAN\t\t0x0100000000000000ULL\n#define TXHDR_LLC\t\t0x0200000000000000ULL\n#define TXHDR_IP_VER\t\t0x2000000000000000ULL\n#define TXHDR_CSUM_NONE\t\t0x0000000000000000ULL\n#define TXHDR_CSUM_TCP\t\t0x4000000000000000ULL\n#define TXHDR_CSUM_UDP\t\t0x8000000000000000ULL\n#define TXHDR_CSUM_SCTP\t\t0xc000000000000000ULL\n\t__le64\tresv;\n};\n\n#define TX_DESC_SOP\t\t0x8000000000000000ULL\n#define TX_DESC_MARK\t\t0x4000000000000000ULL\n#define TX_DESC_NUM_PTR\t\t0x3c00000000000000ULL\n#define TX_DESC_NUM_PTR_SHIFT\t58\n#define TX_DESC_TR_LEN\t\t0x01fff00000000000ULL\n#define TX_DESC_TR_LEN_SHIFT\t44\n#define TX_DESC_SAD\t\t0x00000fffffffffffULL\n#define TX_DESC_SAD_SHIFT\t0\n\nstruct tx_buff_info {\n\tstruct sk_buff *skb;\n\tu64 mapping;\n};\n\nstruct txdma_mailbox {\n\t__le64\ttx_dma_pre_st;\n\t__le64\ttx_cs;\n\t__le64\ttx_ring_kick;\n\t__le64\ttx_ring_hdl;\n\t__le64\tresv1;\n\t__le32\ttx_rng_err_logl;\n\t__le32\ttx_rng_err_logh;\n\t__le64\tresv2[2];\n} __attribute__((aligned(64)));\n\n#define MAX_TX_RING_SIZE\t256\n#define MAX_TX_DESC_LEN\t\t4076\n\nstruct tx_ring_info {\n\tstruct tx_buff_info\ttx_buffs[MAX_TX_RING_SIZE];\n\tstruct niu\t\t*np;\n\tu64\t\t\ttx_cs;\n\tint\t\t\tpending;\n\tint\t\t\tprod;\n\tint\t\t\tcons;\n\tint\t\t\twrap_bit;\n\tu16\t\t\tlast_pkt_cnt;\n\tu16\t\t\ttx_channel;\n\tu16\t\t\tmark_counter;\n\tu16\t\t\tmark_freq;\n\tu16\t\t\tmark_pending;\n\tu16\t\t\t__pad;\n\tstruct txdma_mailbox\t*mbox;\n\t__le64\t\t\t*descr;\n\n\tu64\t\t\ttx_packets;\n\tu64\t\t\ttx_bytes;\n\tu64\t\t\ttx_errors;\n\n\tu64\t\t\tmbox_dma;\n\tu64\t\t\tdescr_dma;\n\tint\t\t\tmax_burst;\n};\n\n#define NEXT_TX(tp, index) \\\n\t(((index) + 1) < (tp)->pending ? ((index) + 1) : 0)\n\nstatic inline u32 niu_tx_avail(struct tx_ring_info *tp)\n{\n\treturn (tp->pending -\n\t\t((tp->prod - tp->cons) & (MAX_TX_RING_SIZE - 1)));\n}\n\nstruct rxdma_mailbox {\n\t__le64\trx_dma_ctl_stat;\n\t__le64\trbr_stat;\n\t__le32\trbr_hdl;\n\t__le32\trbr_hdh;\n\t__le64\tresv1;\n\t__le32\trcrstat_c;\n\t__le32\trcrstat_b;\n\t__le64\trcrstat_a;\n\t__le64\tresv2[2];\n} __attribute__((aligned(64)));\n\n#define MAX_RBR_RING_SIZE\t128\n#define MAX_RCR_RING_SIZE\t(MAX_RBR_RING_SIZE * 2)\n\n#define RBR_REFILL_MIN\t\t16\n\n#define RX_SKB_ALLOC_SIZE\t128 + NET_IP_ALIGN\n\nstruct rx_ring_info {\n\tstruct niu\t\t*np;\n\tint\t\t\trx_channel;\n\tu16\t\t\trbr_block_size;\n\tu16\t\t\trbr_blocks_per_page;\n\tu16\t\t\trbr_sizes[4];\n\tunsigned int\t\trcr_index;\n\tunsigned int\t\trcr_table_size;\n\tunsigned int\t\trbr_index;\n\tunsigned int\t\trbr_pending;\n\tunsigned int\t\trbr_refill_pending;\n\tunsigned int\t\trbr_kick_thresh;\n\tunsigned int\t\trbr_table_size;\n\tstruct page\t\t**rxhash;\n\tstruct rxdma_mailbox\t*mbox;\n\t__le64\t\t\t*rcr;\n\t__le32\t\t\t*rbr;\n#define RBR_DESCR_ADDR_SHIFT\t12\n\n\tu64\t\t\trx_packets;\n\tu64\t\t\trx_bytes;\n\tu64\t\t\trx_dropped;\n\tu64\t\t\trx_errors;\n\n\tu64\t\t\tmbox_dma;\n\tu64\t\t\trcr_dma;\n\tu64\t\t\trbr_dma;\n\n\t \n\tint\t\t\tnonsyn_window;\n\tint\t\t\tnonsyn_threshold;\n\tint\t\t\tsyn_window;\n\tint\t\t\tsyn_threshold;\n\n\t \n\tint\t\t\trcr_pkt_threshold;\n\tint\t\t\trcr_timeout;\n};\n\n#define NEXT_RCR(rp, index) \\\n\t(((index) + 1) < (rp)->rcr_table_size ? ((index) + 1) : 0)\n#define NEXT_RBR(rp, index) \\\n\t(((index) + 1) < (rp)->rbr_table_size ? ((index) + 1) : 0)\n\n#define NIU_MAX_PORTS\t\t4\n#define NIU_NUM_RXCHAN\t\t16\n#define NIU_NUM_TXCHAN\t\t24\n#define MAC_NUM_HASH\t\t16\n\n#define NIU_MAX_MTU\t\t9216\n\n \n#define\tNIU_QGC_LP_BM_STR\t\"501-7606\"\n#define\tNIU_2XGF_LP_BM_STR\t\"501-7283\"\n#define\tNIU_QGC_PEM_BM_STR\t\"501-7765\"\n#define\tNIU_2XGF_PEM_BM_STR\t\"501-7626\"\n#define\tNIU_ALONSO_BM_STR\t\"373-0202\"\n#define\tNIU_FOXXY_BM_STR\t\"501-7961\"\n#define\tNIU_2XGF_MRVL_BM_STR\t\"SK-6E82\"\n#define\tNIU_QGC_LP_MDL_STR\t\"SUNW,pcie-qgc\"\n#define\tNIU_2XGF_LP_MDL_STR\t\"SUNW,pcie-2xgf\"\n#define\tNIU_QGC_PEM_MDL_STR\t\"SUNW,pcie-qgc-pem\"\n#define\tNIU_2XGF_PEM_MDL_STR\t\"SUNW,pcie-2xgf-pem\"\n#define\tNIU_ALONSO_MDL_STR\t\"SUNW,CP3220\"\n#define\tNIU_KIMI_MDL_STR\t\"SUNW,CP3260\"\n#define\tNIU_MARAMBA_MDL_STR\t\"SUNW,pcie-neptune\"\n#define\tNIU_FOXXY_MDL_STR\t\"SUNW,pcie-rfem\"\n#define\tNIU_2XGF_MRVL_MDL_STR\t\"SysKonnect,pcie-2xgf\"\n\n#define NIU_VPD_MIN_MAJOR\t3\n#define NIU_VPD_MIN_MINOR\t4\n\n#define NIU_VPD_MODEL_MAX\t32\n#define NIU_VPD_BD_MODEL_MAX\t16\n#define NIU_VPD_VERSION_MAX\t64\n#define NIU_VPD_PHY_TYPE_MAX\t8\n\nstruct niu_vpd {\n\tchar\t\t\tmodel[NIU_VPD_MODEL_MAX];\n\tchar\t\t\tboard_model[NIU_VPD_BD_MODEL_MAX];\n\tchar\t\t\tversion[NIU_VPD_VERSION_MAX];\n\tchar\t\t\tphy_type[NIU_VPD_PHY_TYPE_MAX];\n\tu8\t\t\tmac_num;\n\tu8\t\t\t__pad;\n\tu8\t\t\tlocal_mac[6];\n\tint\t\t\tfcode_major;\n\tint\t\t\tfcode_minor;\n};\n\nstruct niu_altmac_rdc {\n\tu8\t\t\talt_mac_num;\n\tu8\t\t\trdc_num;\n\tu8\t\t\tmac_pref;\n};\n\nstruct niu_vlan_rdc {\n\tu8\t\t\trdc_num;\n\tu8\t\t\tvlan_pref;\n};\n\nstruct niu_classifier {\n\tstruct niu_altmac_rdc\talt_mac_mappings[16];\n\tstruct niu_vlan_rdc\tvlan_mappings[ENET_VLAN_TBL_NUM_ENTRIES];\n\n\tu16\t\t\ttcam_top;\n\tu16\t\t\ttcam_sz;\n\tu16\t\t\ttcam_valid_entries;\n\tu16\t\t\tnum_alt_mac_mappings;\n\n\tu32\t\t\th1_init;\n\tu16\t\t\th2_init;\n};\n\n#define NIU_NUM_RDC_TABLES\t8\n#define NIU_RDC_TABLE_SLOTS\t16\n\nstruct rdc_table {\n\tu8\t\t\trxdma_channel[NIU_RDC_TABLE_SLOTS];\n};\n\nstruct niu_rdc_tables {\n\tstruct rdc_table\ttables[NIU_NUM_RDC_TABLES];\n\tint\t\t\tfirst_table_num;\n\tint\t\t\tnum_tables;\n};\n\n#define PHY_TYPE_PMA_PMD\t0\n#define PHY_TYPE_PCS\t\t1\n#define PHY_TYPE_MII\t\t2\n#define PHY_TYPE_MAX\t\t3\n\nstruct phy_probe_info {\n\tu32\tphy_id[PHY_TYPE_MAX][NIU_MAX_PORTS];\n\tu8\tphy_port[PHY_TYPE_MAX][NIU_MAX_PORTS];\n\tu8\tcur[PHY_TYPE_MAX];\n\n\tstruct device_attribute\tphy_port_attrs[PHY_TYPE_MAX * NIU_MAX_PORTS];\n\tstruct device_attribute\tphy_type_attrs[PHY_TYPE_MAX * NIU_MAX_PORTS];\n\tstruct device_attribute\tphy_id_attrs[PHY_TYPE_MAX * NIU_MAX_PORTS];\n};\n\nstruct niu_tcam_entry {\n\tu8\t\t\tvalid;\n\tu64\t\t\tkey[4];\n\tu64\t\t\tkey_mask[4];\n\tu64\t\t\tassoc_data;\n};\n\nstruct device_node;\nunion niu_parent_id {\n\tstruct {\n\t\tint\t\tdomain;\n\t\tint\t\tbus;\n\t\tint\t\tdevice;\n\t} pci;\n\tstruct device_node\t*of;\n};\n\nstruct niu;\nstruct niu_parent {\n\tstruct platform_device\t*plat_dev;\n\tint\t\t\tindex;\n\n\tunion niu_parent_id\tid;\n\n\tstruct niu\t\t*ports[NIU_MAX_PORTS];\n\n\tatomic_t\t\trefcnt;\n\tstruct list_head\tlist;\n\n\tspinlock_t\t\tlock;\n\n\tu32\t\t\tflags;\n#define PARENT_FLGS_CLS_HWINIT\t0x00000001\n\n\tu32\t\t\tport_phy;\n#define PORT_PHY_UNKNOWN\t0x00000000\n#define PORT_PHY_INVALID\t0xffffffff\n#define PORT_TYPE_10G\t\t0x01\n#define PORT_TYPE_1G\t\t0x02\n#define PORT_TYPE_MASK\t\t0x03\n\n\tu8\t\t\trxchan_per_port[NIU_MAX_PORTS];\n\tu8\t\t\ttxchan_per_port[NIU_MAX_PORTS];\n\n\tstruct niu_rdc_tables\trdc_group_cfg[NIU_MAX_PORTS];\n\tu8\t\t\trdc_default[NIU_MAX_PORTS];\n\n\tu8\t\t\tldg_map[LDN_MAX + 1];\n\n\tu8\t\t\tplat_type;\n#define PLAT_TYPE_INVALID\t0x00\n#define PLAT_TYPE_ATLAS\t\t0x01\n#define PLAT_TYPE_NIU\t\t0x02\n#define PLAT_TYPE_VF_P0\t\t0x03\n#define PLAT_TYPE_VF_P1\t\t0x04\n#define PLAT_TYPE_ATCA_CP3220\t0x08\n\n\tu8\t\t\tnum_ports;\n\n\tu16\t\t\ttcam_num_entries;\n#define NIU_PCI_TCAM_ENTRIES\t256\n#define NIU_NONPCI_TCAM_ENTRIES\t128\n#define NIU_TCAM_ENTRIES_MAX\t256\n\n\tint\t\t\trxdma_clock_divider;\n\n\tstruct phy_probe_info\tphy_probe_info;\n\n\tstruct niu_tcam_entry\ttcam[NIU_TCAM_ENTRIES_MAX];\n\n#define\tNIU_L2_PROG_CLS\t\t2\n#define\tNIU_L3_PROG_CLS\t\t4\n\tu64\t\t\tl2_cls[NIU_L2_PROG_CLS];\n\tu64\t\t\tl3_cls[NIU_L3_PROG_CLS];\n\tu64\t\t\ttcam_key[12];\n\tu64\t\t\tflow_key[12];\n\tu16\t\t\tl3_cls_refcnt[NIU_L3_PROG_CLS];\n\tu8\t\t\tl3_cls_pid[NIU_L3_PROG_CLS];\n};\n\nstruct niu_ops {\n\tvoid *(*alloc_coherent)(struct device *dev, size_t size,\n\t\t\t\tu64 *handle, gfp_t flag);\n\tvoid (*free_coherent)(struct device *dev, size_t size,\n\t\t\t      void *cpu_addr, u64 handle);\n\tu64 (*map_page)(struct device *dev, struct page *page,\n\t\t\tunsigned long offset, size_t size,\n\t\t\tenum dma_data_direction direction);\n\tvoid (*unmap_page)(struct device *dev, u64 dma_address,\n\t\t\t   size_t size, enum dma_data_direction direction);\n\tu64 (*map_single)(struct device *dev, void *cpu_addr,\n\t\t\t  size_t size,\n\t\t\t  enum dma_data_direction direction);\n\tvoid (*unmap_single)(struct device *dev, u64 dma_address,\n\t\t\t     size_t size, enum dma_data_direction direction);\n};\n\nstruct niu_link_config {\n\tu32\t\t\t\tsupported;\n\n\t \n\tu32\t\t\t\tadvertising;\n\tu16\t\t\t\tspeed;\n\tu8\t\t\t\tduplex;\n\tu8\t\t\t\tautoneg;\n\n\t \n\tu32\t\t\t\tactive_advertising;\n\tu16\t\t\t\tactive_speed;\n\tu8\t\t\t\tactive_duplex;\n\tu8\t\t\t\tactive_autoneg;\n#define SPEED_INVALID\t\t0xffff\n#define DUPLEX_INVALID\t\t0xff\n#define AUTONEG_INVALID\t\t0xff\n\n\tu8\t\t\t\tloopback_mode;\n#define LOOPBACK_DISABLED\t0x00\n#define LOOPBACK_PHY\t\t0x01\n#define LOOPBACK_MAC\t\t0x02\n};\n\nstruct niu_ldg {\n\tstruct napi_struct\tnapi;\n\tstruct niu\t*np;\n\tu8\t\tldg_num;\n\tu8\t\ttimer;\n\tu64\t\tv0, v1, v2;\n\tunsigned int\tirq;\n};\n\nstruct niu_xmac_stats {\n\tu64\ttx_frames;\n\tu64\ttx_bytes;\n\tu64\ttx_fifo_errors;\n\tu64\ttx_overflow_errors;\n\tu64\ttx_max_pkt_size_errors;\n\tu64\ttx_underflow_errors;\n\n\tu64\trx_local_faults;\n\tu64\trx_remote_faults;\n\tu64\trx_link_faults;\n\tu64\trx_align_errors;\n\tu64\trx_frags;\n\tu64\trx_mcasts;\n\tu64\trx_bcasts;\n\tu64\trx_hist_cnt1;\n\tu64\trx_hist_cnt2;\n\tu64\trx_hist_cnt3;\n\tu64\trx_hist_cnt4;\n\tu64\trx_hist_cnt5;\n\tu64\trx_hist_cnt6;\n\tu64\trx_hist_cnt7;\n\tu64\trx_octets;\n\tu64\trx_code_violations;\n\tu64\trx_len_errors;\n\tu64\trx_crc_errors;\n\tu64\trx_underflows;\n\tu64\trx_overflows;\n\n\tu64\tpause_off_state;\n\tu64\tpause_on_state;\n\tu64\tpause_received;\n};\n\nstruct niu_bmac_stats {\n\tu64\ttx_underflow_errors;\n\tu64\ttx_max_pkt_size_errors;\n\tu64\ttx_bytes;\n\tu64\ttx_frames;\n\n\tu64\trx_overflows;\n\tu64\trx_frames;\n\tu64\trx_align_errors;\n\tu64\trx_crc_errors;\n\tu64\trx_len_errors;\n\n\tu64\tpause_off_state;\n\tu64\tpause_on_state;\n\tu64\tpause_received;\n};\n\nunion niu_mac_stats {\n\tstruct niu_xmac_stats\txmac;\n\tstruct niu_bmac_stats\tbmac;\n};\n\nstruct niu_phy_ops {\n\tint (*serdes_init)(struct niu *np);\n\tint (*xcvr_init)(struct niu *np);\n\tint (*link_status)(struct niu *np, int *);\n};\n\nstruct platform_device;\nstruct niu {\n\tvoid __iomem\t\t\t*regs;\n\tstruct net_device\t\t*dev;\n\tstruct pci_dev\t\t\t*pdev;\n\tstruct device\t\t\t*device;\n\tstruct niu_parent\t\t*parent;\n\n\tu32\t\t\t\tflags;\n#define NIU_FLAGS_HOTPLUG_PHY_PRESENT\t0x02000000  \n#define NIU_FLAGS_HOTPLUG_PHY\t\t0x01000000  \n#define NIU_FLAGS_VPD_VALID\t\t0x00800000  \n#define NIU_FLAGS_MSIX\t\t\t0x00400000  \n#define NIU_FLAGS_MCAST\t\t\t0x00200000  \n#define NIU_FLAGS_PROMISC\t\t0x00100000  \n#define NIU_FLAGS_XCVR_SERDES\t\t0x00080000  \n#define NIU_FLAGS_10G\t\t\t0x00040000  \n#define NIU_FLAGS_FIBER\t\t\t0x00020000  \n#define NIU_FLAGS_XMAC\t\t\t0x00010000  \n\n\tu32\t\t\t\tmsg_enable;\n\tchar                            irq_name[NIU_NUM_RXCHAN+NIU_NUM_TXCHAN+3][IFNAMSIZ + 6];\n\n\t \n\tspinlock_t\t\t\tlock;\n\n\tconst struct niu_ops\t\t*ops;\n\tunion niu_mac_stats\t\tmac_stats;\n\n\tstruct rx_ring_info\t\t*rx_rings;\n\tstruct tx_ring_info\t\t*tx_rings;\n\tint\t\t\t\tnum_rx_rings;\n\tint\t\t\t\tnum_tx_rings;\n\n\tstruct niu_ldg\t\t\tldg[NIU_NUM_LDG];\n\tint\t\t\t\tnum_ldg;\n\n\tvoid __iomem\t\t\t*mac_regs;\n\tunsigned long\t\t\tipp_off;\n\tunsigned long\t\t\tpcs_off;\n\tunsigned long\t\t\txpcs_off;\n\n\tstruct timer_list\t\ttimer;\n\tu64\t\t\t\torig_led_state;\n\tconst struct niu_phy_ops\t*phy_ops;\n\tint\t\t\t\tphy_addr;\n\n\tstruct niu_link_config\t\tlink_config;\n\n\tstruct work_struct\t\treset_task;\n\n\tu8\t\t\t\tport;\n\tu8\t\t\t\tmac_xcvr;\n#define MAC_XCVR_MII\t\t\t1\n#define MAC_XCVR_PCS\t\t\t2\n#define MAC_XCVR_XPCS\t\t\t3\n\n\tstruct niu_classifier\t\tclas;\n\n\tstruct niu_vpd\t\t\tvpd;\n\tu32\t\t\t\teeprom_len;\n\n\tstruct platform_device\t\t*op;\n\tvoid __iomem\t\t\t*vir_regs_1;\n\tvoid __iomem\t\t\t*vir_regs_2;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}