<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Sun Mar 14 17:58:57 2021-->
<file-format version="1.0" name="netlisting-timestamps">
<module contextID="switched: Lab67 fulladder schematic vl: auCdl schematic symbol sl: auCdl" viewStopList="auCdl" viewSearchList="auCdl schematic symbol" isSubcircuit="1" timestamp="1320">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="5"/>
<lib_parameters timestamp="2"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="1314"/>
<PortOrder><![CDATA[AiBiCiCi1Si]]></PortOrder>
</module>
</file-format>
