Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 13 19:40:51 2021
| Host         : DESKTOP-V2V80JQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voltimetro_toplevel_timing_summary_routed.rpt -pb Voltimetro_toplevel_timing_summary_routed.pb -rpx Voltimetro_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : Voltimetro_toplevel
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.586        0.000                      0                  220        0.151        0.000                      0                  220        3.000        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.586        0.000                      0                  220        0.151        0.000                      0                  220       19.500        0.000                       0                   118  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.918ns (20.159%)  route 3.636ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.941     3.635    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg_0
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.432    38.480    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg/C
                         clock pessimism              0.564    39.044    
                         clock uncertainty           -0.098    38.946    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.726    38.220    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.918ns (20.159%)  route 3.636ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.941     3.635    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg_0
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.432    38.480    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.564    39.044    
                         clock uncertainty           -0.098    38.946    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.726    38.220    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.918ns (20.159%)  route 3.636ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.941     3.635    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg_1
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.432    38.480    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.564    39.044    
                         clock uncertainty           -0.098    38.946    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.726    38.220    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.918ns (20.159%)  route 3.636ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.941     3.635    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg_0
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.432    38.480    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.564    39.044    
                         clock uncertainty           -0.098    38.946    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.726    38.220    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.918ns (20.159%)  route 3.636ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.941     3.635    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg_0
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.432    38.480    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.564    39.044    
                         clock uncertainty           -0.098    38.946    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.726    38.220    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.918ns (20.418%)  route 3.578ns (79.582%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.883     3.577    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg_1
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.430    38.478    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.578    39.056    
                         clock uncertainty           -0.098    38.958    
    SLICE_X8Y83          FDRE (Setup_fdre_C_R)       -0.726    38.232    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.918ns (20.418%)  route 3.578ns (79.582%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.883     3.577    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg_1
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.430    38.478    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.578    39.056    
                         clock uncertainty           -0.098    38.958    
    SLICE_X8Y83          FDRE (Setup_fdre_C_R)       -0.726    38.232    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.655ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.918ns (20.418%)  route 3.578ns (79.582%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.883     3.577    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg_0
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.430    38.478    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.578    39.056    
                         clock uncertainty           -0.098    38.958    
    SLICE_X8Y83          FDRE (Setup_fdre_C_R)       -0.726    38.232    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.655    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.918ns (20.418%)  route 3.578ns (79.582%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.883     3.577    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg_0
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.430    38.478    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.578    39.056    
                         clock uncertainty           -0.098    38.958    
    SLICE_X9Y83          FDRE (Setup_fdre_C_R)       -0.631    38.327    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.918ns (20.418%)  route 3.578ns (79.582%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.548    -0.919    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.936     0.535    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_reg_3[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.659 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[6].gen_counter_2_to_N.insti/Q_i_3/O
                         net (fo=1, routed)           0.574     1.233    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_3
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.357 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__35/O
                         net (fo=14, routed)          1.185     2.542    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_flag
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.152     2.694 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__34/O
                         net (fo=16, routed)          0.883     3.577    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg_1
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         1.430    38.478    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.578    39.056    
                         clock uncertainty           -0.098    38.958    
    SLICE_X9Y83          FDRE (Setup_fdre_C_R)       -0.631    38.327    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.557    -0.590    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=5, routed)           0.099    -0.351    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg_2[1]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.045    -0.306 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_i_1__21/O
                         net (fo=1, routed)           0.000    -0.306    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg_2
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.825    -0.830    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.121    -0.456    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_5/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.928%)  route 0.076ns (35.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.585    -0.562    inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_5/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/CLK
    SLICE_X4Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_5/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_5/Counter_generic_inst/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=3, routed)           0.076    -0.345    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/s_digit_1_2[0]
    SLICE_X5Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.854    -0.801    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/CLK
    SLICE_X5Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/Q_reg/C
                         clock pessimism              0.252    -0.549    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.046    -0.503    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[0].ffd_first_dig.ffd_first_dig_inst/Q_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.997%)  route 0.135ns (42.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.557    -0.590    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=4, routed)           0.135    -0.314    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/Q_reg_0[0]
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/Q_i_1__30/O
                         net (fo=1, routed)           0.000    -0.269    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/D8_out
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.826    -0.829    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/CLK
    SLICE_X10Y84         FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.274    -0.555    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.121    -0.434    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[5].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.508%)  route 0.093ns (30.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.586    -0.561    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/CLK
    SLICE_X2Y83          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=5, routed)           0.093    -0.304    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/s_H_count[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.048    -0.256 r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/Q_i_1__44/O
                         net (fo=1, routed)           0.000    -0.256    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/D3_out
    SLICE_X3Y83          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.855    -0.800    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/CLK
    SLICE_X3Y83          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.252    -0.548    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105    -0.443    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.557    -0.590    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.143    -0.306    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/s_count_out[5]
    SLICE_X8Y83          LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[12].gen_counter_2_to_N.insti/Q_i_1__22/O
                         net (fo=1, routed)           0.000    -0.261    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/D0_out
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.825    -0.830    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.457    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[13].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.557    -0.590    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[11].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.147    -0.302    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/s_count_out[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/Q_i_1__20/O
                         net (fo=1, routed)           0.000    -0.257    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/D13_out
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.825    -0.830    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y83          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.121    -0.456    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[15].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[8].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.633%)  route 0.096ns (31.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.558    -0.589    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[8].gen_counter_2_to_N.insti/CLK
    SLICE_X8Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[8].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[8].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=5, routed)           0.096    -0.330    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[9].gen_counter_2_to_N.insti/s_count_out[2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[9].gen_counter_2_to_N.insti/Q_i_1__25/O
                         net (fo=1, routed)           0.000    -0.285    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/D3_out
    SLICE_X9Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.826    -0.829    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/CLK
    SLICE_X9Y84          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091    -0.485    inst_voltimetro/ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[10].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_4/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.585    -0.562    inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_4/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/CLK
    SLICE_X4Y85          FDRE                                         r  inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_4/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_4/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/Q
                         net (fo=6, routed)           0.122    -0.312    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/s_digit_2_1[0]
    SLICE_X5Y85          FDRE                                         r  inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.855    -0.800    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/CLK
    SLICE_X5Y85          FDRE                                         r  inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/Q_reg/C
                         clock pessimism              0.251    -0.549    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.019    -0.530    inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[5].ffd_second_dig.ffd_second_dig_inst/Q_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pwm_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genUnos/pwm_accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.235%)  route 0.152ns (41.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.560    -0.587    clk25MHz
    SLICE_X56Y85         FDRE                                         r  pwm_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  pwm_in_reg[1]/Q
                         net (fo=8, routed)           0.152    -0.271    genUnos/Q[1]
    SLICE_X56Y86         LUT4 (Prop_lut4_I0_O)        0.048    -0.223 r  genUnos/pwm_accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    genUnos/p_0_in[1]
    SLICE_X56Y86         FDRE                                         r  genUnos/pwm_accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.827    -0.827    genUnos/CLK
    SLICE_X56Y86         FDRE                                         r  genUnos/pwm_accumulator_reg[1]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.131    -0.441    genUnos/pwm_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[0].gen_counter_1.inst1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.583    -0.564    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[0].gen_counter_1.inst1/CLK
    SLICE_X2Y80          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[0].gen_counter_1.inst1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[0].gen_counter_1.inst1/Q_reg/Q
                         net (fo=10, routed)          0.127    -0.273    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[1].gen_counter_2_to_N.insti/s_V_count[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.048    -0.225 r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[1].gen_counter_2_to_N.insti/Q_i_1__56/O
                         net (fo=1, routed)           0.000    -0.225    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/D5_out
    SLICE_X3Y80          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=116, routed)         0.851    -0.803    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/CLK
    SLICE_X3Y80          FDRE                                         r  inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/Q_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107    -0.444    inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[2].gen_counter_2_to_N.insti/Q_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk25MHz_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y85     cuenta_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y85     cuenta_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y85     cuenta_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y85     cuenta_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y87      inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_2/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y83      inst_voltimetro/ADC_inst/Register_BCD_3_inst/ffds[7].ffd_second_dig.ffd_second_dig_inst/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      inst_voltimetro/ADC_inst/ffd_ins/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[0].gen_counter_1.inst1/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[7].gen_counter_2_to_N.insti/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[8].gen_counter_2_to_N.insti/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y83      inst_voltimetro/VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[9].gen_counter_2_to_N.insti/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y87      inst_voltimetro/ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_2/Counter_generic_inst/gen_counter[1].gen_counter_2_to_N.insti/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y85     cuenta_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y85     cuenta_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk25MHz_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT



