# Single Cycle/Pipeline Processor
Single-Cycle/Pipeline processors were implemented by Verilog as the project of the Computer Structure course.


Phase 1: Implementation of Modules 

Phase 2: Single Cycle Processor

Phase 3: Pipeline Processor

Phase 4: Cache