read -sv run_verilog_mid/adder_32b_15_72_c460977fca4fd5e56a786c128c688912.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_72_c460977fca4fd5e56a786c128c688912_yosys.v
