

================================================================
== Vitis HLS Report for 'bf16add'
================================================================
* Date:           Tue Oct 14 11:16:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [activation_accelerator.cpp:24]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [activation_accelerator.cpp:24]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_mantissa = trunc i16 %b_bits_read" [activation_accelerator.cpp:24]   --->   Operation 5 'trunc' 'b_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_mantissa = trunc i16 %a_bits_read" [activation_accelerator.cpp:24]   --->   Operation 6 'trunc' 'a_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [activation_accelerator.cpp:26]   --->   Operation 7 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [activation_accelerator.cpp:27]   --->   Operation 8 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [activation_accelerator.cpp:28]   --->   Operation 9 'partselect' 'a_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [activation_accelerator.cpp:29]   --->   Operation 10 'partselect' 'b_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %a_mantissa" [activation_accelerator.cpp:30]   --->   Operation 11 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %b_mantissa" [activation_accelerator.cpp:31]   --->   Operation 12 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_eq  i8 %a_exp, i8 0" [activation_accelerator.cpp:34]   --->   Operation 13 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [activation_accelerator.cpp:34]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%or_ln34 = or i7 %trunc_ln, i7 %a_mantissa" [activation_accelerator.cpp:34]   --->   Operation 15 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [activation_accelerator.cpp:34]   --->   Operation 16 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln34" [activation_accelerator.cpp:34]   --->   Operation 17 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln34_1 = icmp_eq  i8 %or_ln, i8 0" [activation_accelerator.cpp:34]   --->   Operation 18 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %if.end, void %cleanup164" [activation_accelerator.cpp:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_eq  i8 %b_exp, i8 0" [activation_accelerator.cpp:35]   --->   Operation 20 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [activation_accelerator.cpp:35]   --->   Operation 21 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln35 = or i7 %trunc_ln1, i7 %b_mantissa" [activation_accelerator.cpp:35]   --->   Operation 22 'or' 'or_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [activation_accelerator.cpp:35]   --->   Operation 23 'bitselect' 'tmp_9' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_9, i7 %or_ln35" [activation_accelerator.cpp:35]   --->   Operation 24 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln35_1 = icmp_eq  i8 %or_ln1, i8 0" [activation_accelerator.cpp:35]   --->   Operation 25 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln34_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.57ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %if.end29_ifconv, void %cleanup164" [activation_accelerator.cpp:35]   --->   Operation 26 'br' 'br_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.57>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %a_mantissa" [activation_accelerator.cpp:41]   --->   Operation 27 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %b_mantissa" [activation_accelerator.cpp:42]   --->   Operation 28 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln41 = select i1 %icmp_ln34, i8 %zext_ln30, i8 %or_ln2" [activation_accelerator.cpp:41]   --->   Operation 29 'select' 'select_ln41' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln41, i8 0" [activation_accelerator.cpp:44]   --->   Operation 30 'bitconcatenate' 'a_full_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln35, i8 %zext_ln31, i8 %or_ln3" [activation_accelerator.cpp:42]   --->   Operation 31 'select' 'select_ln42' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln42, i8 0" [activation_accelerator.cpp:45]   --->   Operation 32 'bitconcatenate' 'b_full_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%a_align_exp = select i1 %icmp_ln34, i8 1, i8 %a_exp" [activation_accelerator.cpp:48]   --->   Operation 33 'select' 'a_align_exp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%b_align_exp = select i1 %icmp_ln35, i8 1, i8 %b_exp" [activation_accelerator.cpp:49]   --->   Operation 34 'select' 'b_align_exp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln53 = icmp_ugt  i8 %a_align_exp, i8 %b_align_exp" [activation_accelerator.cpp:53]   --->   Operation 35 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %a_align_exp" [activation_accelerator.cpp:55]   --->   Operation 36 'zext' 'zext_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %b_align_exp" [activation_accelerator.cpp:55]   --->   Operation 37 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%sub_ln55 = sub i9 %zext_ln55, i9 %zext_ln55_1" [activation_accelerator.cpp:55]   --->   Operation 38 'sub' 'sub_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln55 = sext i9 %sub_ln55" [activation_accelerator.cpp:55]   --->   Operation 39 'sext' 'sext_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln55cast = trunc i32 %sext_ln55" [activation_accelerator.cpp:55]   --->   Operation 40 'trunc' 'sext_ln55cast' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%b_full_mantissa_1 = lshr i16 %b_full_mantissa, i16 %sext_ln55cast" [activation_accelerator.cpp:55]   --->   Operation 41 'lshr' 'b_full_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln56 = icmp_ugt  i8 %b_align_exp, i8 %a_align_exp" [activation_accelerator.cpp:56]   --->   Operation 42 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%sub_ln58 = sub i9 %zext_ln55_1, i9 %zext_ln55" [activation_accelerator.cpp:58]   --->   Operation 43 'sub' 'sub_ln58' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln58 = sext i9 %sub_ln58" [activation_accelerator.cpp:58]   --->   Operation 44 'sext' 'sext_ln58' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln58cast = trunc i32 %sext_ln58" [activation_accelerator.cpp:58]   --->   Operation 45 'trunc' 'sext_ln58cast' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%a_full_mantissa_1 = lshr i16 %a_full_mantissa, i16 %sext_ln58cast" [activation_accelerator.cpp:58]   --->   Operation 46 'lshr' 'a_full_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%xor_ln53 = xor i1 %icmp_ln53, i1 1" [activation_accelerator.cpp:53]   --->   Operation 47 'xor' 'xor_ln53' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %icmp_ln56, i1 %xor_ln53" [activation_accelerator.cpp:56]   --->   Operation 48 'and' 'and_ln56' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.90ns) (out node of the LUT)   --->   "%a_full_mantissa_2 = select i1 %and_ln56, i16 %a_full_mantissa_1, i16 %a_full_mantissa" [activation_accelerator.cpp:56]   --->   Operation 49 'select' 'a_full_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i16 %a_full_mantissa_2" [activation_accelerator.cpp:41]   --->   Operation 50 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.90ns) (out node of the LUT)   --->   "%b_full_mantissa_2 = select i1 %icmp_ln53, i16 %b_full_mantissa_1, i16 %b_full_mantissa" [activation_accelerator.cpp:53]   --->   Operation 51 'select' 'b_full_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i16 %b_full_mantissa_2" [activation_accelerator.cpp:42]   --->   Operation 52 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.39ns)   --->   "%max_exp_4 = select i1 %and_ln56, i8 %b_exp, i8 %a_exp" [activation_accelerator.cpp:56]   --->   Operation 53 'select' 'max_exp_4' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %max_exp_4" [activation_accelerator.cpp:52]   --->   Operation 54 'zext' 'zext_ln52' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i8 %max_exp_4" [activation_accelerator.cpp:52]   --->   Operation 55 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.28ns)   --->   "%xor_ln66 = xor i1 %tmp_4, i1 %tmp_7" [activation_accelerator.cpp:66]   --->   Operation 56 'xor' 'xor_ln66' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%result_mantissa = add i17 %zext_ln42_1, i17 %zext_ln41_1" [activation_accelerator.cpp:67]   --->   Operation 57 'add' 'result_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%zext_ln64 = zext i17 %result_mantissa" [activation_accelerator.cpp:64]   --->   Operation 58 'zext' 'zext_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.10ns)   --->   "%icmp_ln70 = icmp_ult  i16 %a_full_mantissa_2, i16 %b_full_mantissa_2" [activation_accelerator.cpp:70]   --->   Operation 59 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.28ns)   --->   "%xor_ln70 = xor i1 %icmp_ln70, i1 1" [activation_accelerator.cpp:70]   --->   Operation 60 'xor' 'xor_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%result_mantissa_1 = sub i17 %zext_ln41_1, i17 %zext_ln42_1" [activation_accelerator.cpp:71]   --->   Operation 61 'sub' 'result_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.85ns)   --->   "%result_mantissa_3 = sub i17 %zext_ln42_1, i17 %zext_ln41_1" [activation_accelerator.cpp:74]   --->   Operation 62 'sub' 'result_mantissa_3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%result_mantissa_4 = select i1 %xor_ln70, i17 %result_mantissa_1, i17 %result_mantissa_3" [activation_accelerator.cpp:70]   --->   Operation 63 'select' 'result_mantissa_4' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%sext_ln70 = sext i17 %result_mantissa_4" [activation_accelerator.cpp:70]   --->   Operation 64 'sext' 'sext_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node result_sign_1)   --->   "%result_sign = select i1 %xor_ln70, i1 %tmp_4, i1 %tmp_7" [activation_accelerator.cpp:70]   --->   Operation 65 'select' 'result_sign' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.35ns) (out node of the LUT)   --->   "%result_mantissa_5 = select i1 %xor_ln66, i18 %sext_ln70, i18 %zext_ln64" [activation_accelerator.cpp:66]   --->   Operation 66 'select' 'result_mantissa_5' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.17ns) (out node of the LUT)   --->   "%result_sign_1 = select i1 %xor_ln66, i1 %result_sign, i1 %tmp_4" [activation_accelerator.cpp:66]   --->   Operation 67 'select' 'result_sign_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.08ns)   --->   "%icmp_ln80 = icmp_eq  i18 %result_mantissa_5, i18 0" [activation_accelerator.cpp:80]   --->   Operation 68 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.57ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_87_1, void %cleanup164" [activation_accelerator.cpp:80]   --->   Operation 69 'br' 'br_ln80' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.57>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_mantissa_2 = alloca i32 1"   --->   Operation 70 'alloca' 'result_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_exp_2 = alloca i32 1"   --->   Operation 71 'alloca' 'max_exp_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln91 = icmp_eq  i8 %max_exp_4, i8 0" [activation_accelerator.cpp:91]   --->   Operation 72 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%xor_ln87 = xor i1 %trunc_ln52, i1 1" [activation_accelerator.cpp:87]   --->   Operation 73 'xor' 'xor_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%and_ln87_1 = and i1 %icmp_ln91, i1 %xor_ln87" [activation_accelerator.cpp:87]   --->   Operation 74 'and' 'and_ln87_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln87 = select i1 %and_ln87_1, i16 65535, i16 0" [activation_accelerator.cpp:87]   --->   Operation 75 'select' 'select_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln87 = store i16 %zext_ln52, i16 %max_exp_2" [activation_accelerator.cpp:87]   --->   Operation 76 'store' 'store_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln87 = store i18 %result_mantissa_5, i18 %result_mantissa_2" [activation_accelerator.cpp:87]   --->   Operation 77 'store' 'store_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln87 = br void %while.cond" [activation_accelerator.cpp:87]   --->   Operation 78 'br' 'br_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%max_exp_10 = load i16 %max_exp_2" [activation_accelerator.cpp:89]   --->   Operation 79 'load' 'max_exp_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.10ns)   --->   "%icmp_ln91_1 = icmp_eq  i16 %max_exp_10, i16 %select_ln87" [activation_accelerator.cpp:91]   --->   Operation 80 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln91 = br i1 %icmp_ln91_1, void %while.cond.split, void %while.end_ifconv" [activation_accelerator.cpp:91]   --->   Operation 81 'br' 'br_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%result_mantissa_2_load_1 = load i18 %result_mantissa_2" [activation_accelerator.cpp:87]   --->   Operation 82 'load' 'result_mantissa_2_load_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [activation_accelerator.cpp:64]   --->   Operation 83 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %result_mantissa_2_load_1, i32 15, i32 17" [activation_accelerator.cpp:87]   --->   Operation 84 'partselect' 'tmp_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln87 = icmp_eq  i3 %tmp_10, i3 0" [activation_accelerator.cpp:87]   --->   Operation 85 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.10ns)   --->   "%icmp_ln87_1 = icmp_ne  i16 %max_exp_10, i16 0" [activation_accelerator.cpp:87]   --->   Operation 86 'icmp' 'icmp_ln87_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns)   --->   "%and_ln87 = and i1 %icmp_ln87, i1 %icmp_ln87_1" [activation_accelerator.cpp:87]   --->   Operation 87 'and' 'and_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln87 = br i1 %and_ln87, void %while.end_ifconv, void %while.body" [activation_accelerator.cpp:87]   --->   Operation 88 'br' 'br_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%result_mantissa_6 = shl i18 %result_mantissa_2_load_1, i18 1" [activation_accelerator.cpp:88]   --->   Operation 89 'shl' 'result_mantissa_6' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.85ns)   --->   "%max_exp_11 = add i16 %max_exp_10, i16 65535" [activation_accelerator.cpp:89]   --->   Operation 90 'add' 'max_exp_11' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln91 = store i16 %max_exp_11, i16 %max_exp_2" [activation_accelerator.cpp:91]   --->   Operation 91 'store' 'store_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln91 = store i18 %result_mantissa_6, i18 %result_mantissa_2" [activation_accelerator.cpp:91]   --->   Operation 92 'store' 'store_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln91 = br void %while.cond" [activation_accelerator.cpp:91]   --->   Operation 93 'br' 'br_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%max_exp_3 = phi i16 0, void %while.cond, i16 %max_exp_10, void %while.cond.split"   --->   Operation 94 'phi' 'max_exp_3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%result_mantissa_2_load = load i18 %result_mantissa_2" [activation_accelerator.cpp:94]   --->   Operation 95 'load' 'result_mantissa_2_load' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %result_mantissa_2_load, i32 16, i32 17" [activation_accelerator.cpp:94]   --->   Operation 96 'partselect' 'tmp_11' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%icmp_ln94 = icmp_ne  i2 %tmp_11, i2 0" [activation_accelerator.cpp:94]   --->   Operation 97 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %result_mantissa_2_load, i32 1, i32 17" [activation_accelerator.cpp:95]   --->   Operation 98 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i17 %trunc_ln2" [activation_accelerator.cpp:96]   --->   Operation 99 'sext' 'sext_ln96' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%max_exp_12 = add i16 %max_exp_3, i16 1" [activation_accelerator.cpp:96]   --->   Operation 100 'add' 'max_exp_12' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.35ns)   --->   "%max_exp_13 = select i1 %icmp_ln94, i16 %max_exp_12, i16 %max_exp_3" [activation_accelerator.cpp:94]   --->   Operation 101 'select' 'max_exp_13' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.36ns)   --->   "%result_mantissa_7 = select i1 %icmp_ln94, i18 %sext_ln96, i18 %result_mantissa_2_load" [activation_accelerator.cpp:94]   --->   Operation 102 'select' 'result_mantissa_7' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i18 %result_mantissa_7" [activation_accelerator.cpp:64]   --->   Operation 103 'sext' 'sext_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %sext_ln64" [activation_accelerator.cpp:64]   --->   Operation 104 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%rounding_bits = trunc i18 %result_mantissa_7" [activation_accelerator.cpp:64]   --->   Operation 105 'trunc' 'rounding_bits' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.84ns)   --->   "%icmp_ln103 = icmp_ugt  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:103]   --->   Operation 106 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.00ns)   --->   "%result_mantissa_8 = add i32 %zext_ln64_1, i32 256" [activation_accelerator.cpp:104]   --->   Operation 107 'add' 'result_mantissa_8' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.84ns)   --->   "%icmp_ln105 = icmp_eq  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:105]   --->   Operation 108 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_11)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %result_mantissa_7, i32 8" [activation_accelerator.cpp:107]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_11)   --->   "%result_mantissa_9 = select i1 %tmp_12, i32 %result_mantissa_8, i32 %zext_ln64_1" [activation_accelerator.cpp:107]   --->   Operation 110 'select' 'result_mantissa_9' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_10 = select i1 %icmp_ln103, i32 %result_mantissa_8, i32 %zext_ln64_1" [activation_accelerator.cpp:103]   --->   Operation 111 'select' 'result_mantissa_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln103 = xor i1 %icmp_ln103, i1 1" [activation_accelerator.cpp:103]   --->   Operation 112 'xor' 'xor_ln103' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln105, i1 %xor_ln103" [activation_accelerator.cpp:105]   --->   Operation 113 'and' 'and_ln105' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_11 = select i1 %and_ln105, i32 %result_mantissa_9, i32 %result_mantissa_10" [activation_accelerator.cpp:105]   --->   Operation 114 'select' 'result_mantissa_11' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_mantissa_11, i32 16, i32 31" [activation_accelerator.cpp:115]   --->   Operation 115 'partselect' 'tmp_13' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.10ns)   --->   "%icmp_ln115 = icmp_ne  i16 %tmp_13, i16 0" [activation_accelerator.cpp:115]   --->   Operation 116 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%max_exp_14 = add i16 %max_exp_13, i16 1" [activation_accelerator.cpp:117]   --->   Operation 117 'add' 'max_exp_14' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.35ns)   --->   "%max_exp_15 = select i1 %icmp_ln115, i16 %max_exp_14, i16 %max_exp_13" [activation_accelerator.cpp:115]   --->   Operation 118 'select' 'max_exp_15' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_11, i32 9, i32 15" [activation_accelerator.cpp:121]   --->   Operation 119 'partselect' 'tmp_5' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_11, i32 8, i32 14" [activation_accelerator.cpp:121]   --->   Operation 120 'partselect' 'tmp_6' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.36ns)   --->   "%final_mantissa_full = select i1 %icmp_ln115, i7 %tmp_5, i7 %tmp_6" [activation_accelerator.cpp:115]   --->   Operation 121 'select' 'final_mantissa_full' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.10ns)   --->   "%icmp_ln132 = icmp_ugt  i16 %max_exp_15, i16 254" [activation_accelerator.cpp:132]   --->   Operation 122 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %result_sign_1, i15 0" [activation_accelerator.cpp:137]   --->   Operation 123 'bitconcatenate' 'shl_ln137_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.end144, void %if.then139" [activation_accelerator.cpp:132]   --->   Operation 124 'br' 'br_ln132' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln137)   --->   "%shl_ln137 = shl i16 %max_exp_15, i16 7" [activation_accelerator.cpp:137]   --->   Operation 125 'shl' 'shl_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln137)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %result_sign_1, i8 0, i7 %final_mantissa_full" [activation_accelerator.cpp:137]   --->   Operation 126 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.18ns) (out node of the LUT)   --->   "%or_ln137 = or i16 %tmp, i16 %shl_ln137" [activation_accelerator.cpp:137]   --->   Operation 127 'or' 'or_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.57ns)   --->   "%br_ln137 = br void %cleanup164" [activation_accelerator.cpp:137]   --->   Operation 128 'br' 'br_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.57>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln133 = or i16 %shl_ln137_1, i16 32640" [activation_accelerator.cpp:133]   --->   Operation 129 'or' 'or_ln133' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.57ns)   --->   "%br_ln133 = br void %cleanup164" [activation_accelerator.cpp:133]   --->   Operation 130 'br' 'br_ln133' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & icmp_ln132)> <Delay = 0.57>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%retval_2 = phi i16 %or_ln133, void %if.then139, i16 %or_ln137, void %if.end144, i16 %b_bits_read, void %entry, i16 %a_bits_read, void %if.end, i16 0, void %if.end29_ifconv" [activation_accelerator.cpp:133]   --->   Operation 131 'phi' 'retval_2' <Predicate = (!and_ln87) | (icmp_ln91_1) | (icmp_ln80) | (icmp_ln35_1) | (icmp_ln34_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln138 = ret i16 %retval_2" [activation_accelerator.cpp:138]   --->   Operation 132 'ret' 'ret_ln138' <Predicate = (!and_ln87) | (icmp_ln91_1) | (icmp_ln80) | (icmp_ln35_1) | (icmp_ln34_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.83ns
The critical path consists of the following:
	wire read operation ('b_bits', activation_accelerator.cpp:24) on port 'b_bits' (activation_accelerator.cpp:24) [3]  (0 ns)
	'icmp' operation ('icmp_ln35', activation_accelerator.cpp:35) [21]  (0.849 ns)
	'select' operation ('b_align_exp', activation_accelerator.cpp:49) [36]  (0.393 ns)
	'icmp' operation ('icmp_ln53', activation_accelerator.cpp:53) [37]  (0.849 ns)
	'xor' operation ('xor_ln53', activation_accelerator.cpp:53) [49]  (0 ns)
	'and' operation ('and_ln56', activation_accelerator.cpp:56) [50]  (0.287 ns)
	'select' operation ('a_full_mantissa', activation_accelerator.cpp:56) [51]  (0.904 ns)
	'icmp' operation ('icmp_ln70', activation_accelerator.cpp:70) [61]  (1.1 ns)
	'xor' operation ('xor_ln70', activation_accelerator.cpp:70) [62]  (0.287 ns)
	'select' operation ('result_mantissa', activation_accelerator.cpp:70) [65]  (0 ns)
	'select' operation ('result_mantissa', activation_accelerator.cpp:66) [68]  (0.358 ns)
	'icmp' operation ('icmp_ln80', activation_accelerator.cpp:80) [70]  (1.09 ns)
	multiplexor before 'phi' operation ('retval_2', activation_accelerator.cpp:133) with incoming values : ('b_bits', activation_accelerator.cpp:24) ('a_bits', activation_accelerator.cpp:24) ('or_ln137', activation_accelerator.cpp:137) ('or_ln133', activation_accelerator.cpp:133) [141]  (0.574 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 5.34ns
The critical path consists of the following:
	'load' operation ('max_exp', activation_accelerator.cpp:89) on local variable 'max_exp' [83]  (0 ns)
	'icmp' operation ('icmp_ln87_1', activation_accelerator.cpp:87) [91]  (1.1 ns)
	'and' operation ('and_ln87', activation_accelerator.cpp:87) [92]  (0.287 ns)
	multiplexor before 'phi' operation ('max_exp') with incoming values : ('max_exp', activation_accelerator.cpp:89) [101]  (0.427 ns)
	'phi' operation ('max_exp') with incoming values : ('max_exp', activation_accelerator.cpp:89) [101]  (0 ns)
	'add' operation ('max_exp', activation_accelerator.cpp:96) [107]  (0.853 ns)
	'select' operation ('max_exp', activation_accelerator.cpp:94) [108]  (0.357 ns)
	'add' operation ('max_exp', activation_accelerator.cpp:117) [124]  (0.853 ns)
	'select' operation ('max_exp', activation_accelerator.cpp:115) [125]  (0.357 ns)
	'icmp' operation ('icmp_ln132', activation_accelerator.cpp:132) [129]  (1.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
