/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#define IRQ_HIGHEST_PRIORITY	0

#define SRAM_BASE	f0000000
#define MU		mu3
#define MU_SRAM		445d1000

/delete-node/ &dram;
/delete-node/ &scmi_shmem0;

/ {
	dram: memory@SRAM_BASE {
		reg = <DT_ADDR(SRAM_BASE) DT_SIZE_M(1)>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;

		scmi_shmem0: memory@MU_SRAM {
			compatible = "arm,scmi-shmem";
			reg = <DT_ADDR(MU_SRAM) 0x80>;
		};
	};

	firmware {
		scmi {
			mboxes = <&MU 0>;
			shmem = <&scmi_shmem0>;
		};
	};

	chosen {
		zephyr,console = &lpuart3;
		zephyr,shell-uart = &lpuart3;
	};

	aliases {
		counter0 = &tpm2;
		counter1 = &tpm4;
		candev0 = &flexcan2;
	};

	flexcan2: flexcan@425b0000 {
		compatible = "nxp,imx-flexcan";
		reg = <0x425b0000 DT_SIZE_K(64)>;
		clocks = <&scmi_clk IMX95_CLK_CAN2>;
		pinctrl-0 = <&flexcan2_default>;
		pinctrl-names = "default";
	};
};

&tpm2 {
	interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL
		IRQ_HIGHEST_PRIORITY>;
	status = "okay";
};

&lpuart1 {
	status = "disabled";
};

&lpuart3 {
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&lpuart3_default>;
	pinctrl-names = "default";
};

&mu2 {
	status = "disabled";
};

&MU {
	status = "okay";
};
