#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Feb 20 10:37:11 2020
# Process ID: 3292
# Current directory: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/xor_bit/xsim_script.tcl}
# Log file: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/xor_bit/xsim_script.tcl
# xsim {xor_bit} -autoloadwcfg -tclbatch {xor_bit.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source xor_bit.tcl
## run all
Note: simulation done!
Time: 185 ns  Iteration: 1  Process: /apatb_xor_bit_top/generate_sim_done_proc  File: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 185 ns  Iteration: 1  Process: /apatb_xor_bit_top/generate_sim_done_proc  File: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.autotb.vhd
$finish called at time : 185 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 20 10:37:24 2020...
