//------------------------------------------------------------------------------
// (C) Copyright 2013, NXP Semiconductors
//     All rights reserved.
//
// PROPRIETARY INFORMATION
//
// The information contained in this file is the property of NXP Semiconductors.
// Except as specifically authorized in writing by NXP, the holder of this
// file: (1) shall keep all information contained herein confidential and
// shall protect same in whole or in part from disclosure and dissemination to
// all third parties and (2) shall use same for operation and maintenance
// purposes only.
// -----------------------------------------------------------------------------
// File name:		version.v
// Project:		Ctrl1 extended digital, passthru image
// Author: 		Roger Williams <roger.williams@nxp.com> (RAW)
// -----------------------------------------------------------------------------
// 0.01.0  2013-09-30 (RAW) Initial entry
// 0.02.0  2013-10-25 (RAW) Updated with final rev A schematic changes
// 0.03.0  2013-11-05 (RAW) Initial timing generator code
//------------------------------------------------------------------------------

`define VERSION 16'h1_07_3			// V.vv.r FPGA development revision
