{
  "design": {
    "design_info": {
      "boundary_crc": "0x5D5957D60DB40DF2",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../riky.gen/sources_1/bd/ri5cy_ai_platform",
      "name": "ri5cy_ai_platform",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "xlconstant_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "xlconstant_4": "",
      "ri5cy_axi_wrapper_0": "",
      "axi_smc_1": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "leds_8bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "leds_8bits_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ri5cy_ai_platform_sys_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "ri5cy_ai_platform_axi_gpio_0_0",
        "xci_path": "ip\\ri5cy_ai_platform_axi_gpio_0_0\\ri5cy_ai_platform_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "ri5cy_ai_platform_xlconstant_0_0",
        "xci_path": "ip\\ri5cy_ai_platform_xlconstant_0_0\\ri5cy_ai_platform_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "has_run_ip_tcl": "true"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "ri5cy_ai_platform_clk_wiz_0_1",
        "xci_path": "ip\\ri5cy_ai_platform_clk_wiz_0_1\\ri5cy_ai_platform_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "ri5cy_ai_platform_proc_sys_reset_0_0",
        "xci_path": "ip\\ri5cy_ai_platform_proc_sys_reset_0_0\\ri5cy_ai_platform_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "ri5cy_ai_platform_axi_bram_ctrl_1_0",
        "xci_path": "ip\\ri5cy_ai_platform_axi_bram_ctrl_1_0\\ri5cy_ai_platform_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "12",
        "xci_name": "ri5cy_ai_platform_blk_mem_gen_0_0",
        "xci_path": "ip\\ri5cy_ai_platform_blk_mem_gen_0_0\\ri5cy_ai_platform_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "ri5cy_ai_platform_xlconstant_0_1",
        "xci_path": "ip\\ri5cy_ai_platform_xlconstant_0_1\\ri5cy_ai_platform_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "ri5cy_ai_platform_xlconstant_0_2",
        "xci_path": "ip\\ri5cy_ai_platform_xlconstant_0_2\\ri5cy_ai_platform_xlconstant_0_2.xci",
        "inst_hier_path": "xlconstant_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONST_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "ri5cy_ai_platform_xlconstant_2_0",
        "xci_path": "ip\\ri5cy_ai_platform_xlconstant_2_0\\ri5cy_ai_platform_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "ri5cy_ai_platform_xlconstant_2_1",
        "xci_path": "ip\\ri5cy_ai_platform_xlconstant_2_1\\ri5cy_ai_platform_xlconstant_2_1.xci",
        "inst_hier_path": "xlconstant_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "ri5cy_axi_wrapper_0": {
        "vlnv": "xilinx.com:user:ri5cy_axi_wrapper:1.0",
        "ip_revision": "4",
        "xci_name": "ri5cy_ai_platform_ri5cy_axi_wrapper_0_3",
        "xci_path": "ip\\ri5cy_ai_platform_ri5cy_axi_wrapper_0_3\\ri5cy_ai_platform_ri5cy_axi_wrapper_0_3.xci",
        "inst_hier_path": "ri5cy_axi_wrapper_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "m_axi_data": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi_data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "m_axi_instr": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi_instr",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi_data": {
              "range": "4G",
              "width": "32"
            },
            "m_axi_instr": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_smc_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "ri5cy_ai_platform_axi_smc_1_1",
        "xci_path": "ip\\ri5cy_ai_platform_axi_smc_1_1\\ri5cy_ai_platform_axi_smc_1_1.xci",
        "inst_hier_path": "axi_smc_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "ri5cy_ai_platform_axi_bram_ctrl_0_0",
        "xci_path": "ip\\ri5cy_ai_platform_axi_bram_ctrl_0_0\\ri5cy_ai_platform_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "12",
        "xci_name": "ri5cy_ai_platform_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\ri5cy_ai_platform_axi_bram_ctrl_0_bram_0\\ri5cy_ai_platform_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "has_run_ip_tcl": "true"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "leds_8bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_smc_1_M00_AXI": {
        "interface_ports": [
          "axi_smc_1/M00_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "axi_smc_1_M01_AXI": {
        "interface_ports": [
          "axi_smc_1/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_smc_1_M02_AXI": {
        "interface_ports": [
          "axi_smc_1/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "ri5cy_axi_wrapper_0_m_axi_data": {
        "interface_ports": [
          "axi_smc_1/S01_AXI",
          "ri5cy_axi_wrapper_0/m_axi_data"
        ]
      },
      "ri5cy_axi_wrapper_0_m_axi_instr": {
        "interface_ports": [
          "ri5cy_axi_wrapper_0/m_axi_instr",
          "axi_smc_1/S00_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_smc_1/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "ri5cy_axi_wrapper_0/aclk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_smc_1/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "ri5cy_axi_wrapper_0/aresetn"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "sys_clock_0_1": {
        "ports": [
          "sys_clock_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "ri5cy_axi_wrapper_0/fetch_enable_i"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "ri5cy_axi_wrapper_0/irq_i"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "ri5cy_axi_wrapper_0/cluster_id_i"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "ri5cy_axi_wrapper_0/boot_addr_i"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "ri5cy_axi_wrapper_0/core_id_i"
        ]
      }
    },
    "addressing": {
      "/ri5cy_axi_wrapper_0": {
        "address_spaces": {
          "m_axi_data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          },
          "m_axi_instr": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}