From c44e068c6bfbaaa173781f3058a96f1abe339186 Mon Sep 17 00:00:00 2001
From: Bai Ping <b51503@freescale.com>
Date: Sat, 7 Mar 2015 01:26:24 +0800
Subject: [PATCH 0161/1221] MLK-10382-01 arm: imx: remove the clko1 and clko2
 define

the clko1_root_clk and clko2_root_clk is not necessary for the clk
tree implementation, so remove these two clks' macro define.

Signed-off-by: Bai Ping <b51503@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 include/dt-bindings/clock/imx7d-clock.h |  179 +++++++++++++++----------------
 1 files changed, 88 insertions(+), 91 deletions(-)

diff --git a/include/dt-bindings/clock/imx7d-clock.h b/include/dt-bindings/clock/imx7d-clock.h
index 7210bf2..b8edd21 100644
--- a/include/dt-bindings/clock/imx7d-clock.h
+++ b/include/dt-bindings/clock/imx7d-clock.h
@@ -348,95 +348,92 @@
 #define IMX7D_WRCLK_ROOT_SRC		335
 #define IMX7D_WRCLK_ROOT_CG		336
 #define IMX7D_WRCLK_ROOT_DIV		337
-#define IMX7D_CLKO1_ROOT_CLK		338
-#define IMX7D_CLKO1_ROOT_SRC		339
-#define IMX7D_CLKO1_ROOT_CG		340
-#define IMX7D_CLKO1_ROOT_DIV		341
-#define IMX7D_CLKO2_ROOT_CLK		342
-#define IMX7D_CLKO2_ROOT_SRC		343
-#define IMX7D_CLKO2_ROOT_CG		344
-#define IMX7D_CLKO2_ROOT_DIV		345
-#define IMX7D_MAIN_AXI_ROOT_PRE_DIV	346
-#define IMX7D_DISP_AXI_ROOT_PRE_DIV	347
-#define IMX7D_ENET_AXI_ROOT_PRE_DIV	348
-#define IMX7D_NAND_USDHC_BUS_ROOT_PRE_DIV 349
-#define IMX7D_AHB_CHANNEL_ROOT_PRE_DIV	350
-#define IMX7D_USB_HSIC_ROOT_PRE_DIV	351
-#define IMX7D_PCIE_CTRL_ROOT_PRE_DIV	352
-#define IMX7D_PCIE_PHY_ROOT_PRE_DIV	353
-#define IMX7D_EPDC_PIXEL_ROOT_PRE_DIV	354
-#define IMX7D_LCDIF_PIXEL_ROOT_PRE_DIV	355
-#define IMX7D_MIPI_DSI_ROOT_PRE_DIV	356
-#define IMX7D_MIPI_CSI_ROOT_PRE_DIV	357
-#define IMX7D_MIPI_DPHY_ROOT_PRE_DIV	358
-#define IMX7D_SAI1_ROOT_PRE_DIV		359
-#define IMX7D_SAI2_ROOT_PRE_DIV		360
-#define IMX7D_SAI3_ROOT_PRE_DIV		361
-#define IMX7D_SPDIF_ROOT_PRE_DIV	362
-#define IMX7D_ENET1_REF_ROOT_PRE_DIV	363
-#define IMX7D_ENET1_TIME_ROOT_PRE_DIV	364
-#define IMX7D_ENET2_REF_ROOT_PRE_DIV	365
-#define IMX7D_ENET2_TIME_ROOT_PRE_DIV	366
-#define IMX7D_ENET_PHY_REF_ROOT_PRE_DIV 367
-#define IMX7D_EIM_ROOT_PRE_DIV		368
-#define IMX7D_NAND_ROOT_PRE_DIV		369
-#define IMX7D_QSPI_ROOT_PRE_DIV		370
-#define IMX7D_USDHC1_ROOT_PRE_DIV	371
-#define IMX7D_USDHC2_ROOT_PRE_DIV	372
-#define IMX7D_USDHC3_ROOT_PRE_DIV	373
-#define IMX7D_CAN1_ROOT_PRE_DIV		374
-#define IMX7D_CAN2_ROOT_PRE_DIV		375
-#define IMX7D_I2C1_ROOT_PRE_DIV		376
-#define IMX7D_I2C2_ROOT_PRE_DIV		377
-#define IMX7D_I2C3_ROOT_PRE_DIV		378
-#define IMX7D_I2C4_ROOT_PRE_DIV		379
-#define IMX7D_UART1_ROOT_PRE_DIV	380
-#define IMX7D_UART2_ROOT_PRE_DIV	381
-#define IMX7D_UART3_ROOT_PRE_DIV	382
-#define IMX7D_UART4_ROOT_PRE_DIV	383
-#define IMX7D_UART5_ROOT_PRE_DIV	384
-#define IMX7D_UART6_ROOT_PRE_DIV	385
-#define IMX7D_UART7_ROOT_PRE_DIV	386
-#define IMX7D_ECSPI1_ROOT_PRE_DIV	387
-#define IMX7D_ECSPI2_ROOT_PRE_DIV	388
-#define IMX7D_ECSPI3_ROOT_PRE_DIV	389
-#define IMX7D_ECSPI4_ROOT_PRE_DIV	390
-#define IMX7D_PWM1_ROOT_PRE_DIV		391
-#define IMX7D_PWM2_ROOT_PRE_DIV		392
-#define IMX7D_PWM3_ROOT_PRE_DIV		393
-#define IMX7D_PWM4_ROOT_PRE_DIV		394
-#define IMX7D_FLEXTIMER1_ROOT_PRE_DIV	395
-#define IMX7D_FLEXTIMER2_ROOT_PRE_DIV	396
-#define IMX7D_SIM1_ROOT_PRE_DIV		397
-#define IMX7D_SIM2_ROOT_PRE_DIV		398
-#define IMX7D_GPT1_ROOT_PRE_DIV		399
-#define IMX7D_GPT2_ROOT_PRE_DIV		400
-#define IMX7D_GPT3_ROOT_PRE_DIV		401
-#define IMX7D_GPT4_ROOT_PRE_DIV		402
-#define IMX7D_TRACE_ROOT_PRE_DIV	403
-#define IMX7D_WDOG_ROOT_PRE_DIV		404
-#define IMX7D_CSI_MCLK_ROOT_PRE_DIV	405
-#define IMX7D_AUDIO_MCLK_ROOT_PRE_DIV	406
-#define IMX7D_WRCLK_ROOT_PRE_DIV	407
-#define IMX7D_CLKO1_ROOT_PRE_DIV	408
-#define IMX7D_CLKO2_ROOT_PRE_DIV	409
-#define IMX7D_DRAM_PHYM_ALT_ROOT_PRE_DIV 410
-#define IMX7D_DRAM_ALT_ROOT_PRE_DIV	411
-#define IMX7D_LVDS1_IN_CLK		412
-#define IMX7D_LVDS1_OUT_SEL		413
-#define IMX7D_LVDS1_OUT_CLK		414
-#define IMX7D_CLK_DUMMY			415
-#define IMX7D_GPT_3M_CLK		416
-#define IMX7D_OCRAM_CLK			417
-#define IMX7D_OCRAM_S_CLK		418
-#define IMX7D_WDOG2_ROOT_CLK		419
-#define IMX7D_WDOG3_ROOT_CLK		420
-#define IMX7D_WDOG4_ROOT_CLK		421
-#define IMX7D_SDMA_CORE_CLK		422
-#define IMX7D_USB1_MAIN_480M_CLK	423
-#define IMX7D_USB_CTRL_CLK		424
-#define IMX7D_USB_PHY1_CLK		425
-#define IMX7D_USB_PHY2_CLK		426
-#define IMX7D_END_CLK			427
-
+#define IMX7D_CLKO1_ROOT_SRC		338
+#define IMX7D_CLKO1_ROOT_CG		339
+#define IMX7D_CLKO1_ROOT_DIV		340
+#define IMX7D_CLKO2_ROOT_SRC		341
+#define IMX7D_CLKO2_ROOT_CG		342
+#define IMX7D_CLKO2_ROOT_DIV		343
+#define IMX7D_MAIN_AXI_ROOT_PRE_DIV	344
+#define IMX7D_DISP_AXI_ROOT_PRE_DIV	345
+#define IMX7D_ENET_AXI_ROOT_PRE_DIV	346
+#define IMX7D_NAND_USDHC_BUS_ROOT_PRE_DIV 347
+#define IMX7D_AHB_CHANNEL_ROOT_PRE_DIV	348
+#define IMX7D_USB_HSIC_ROOT_PRE_DIV	349
+#define IMX7D_PCIE_CTRL_ROOT_PRE_DIV	350
+#define IMX7D_PCIE_PHY_ROOT_PRE_DIV	351
+#define IMX7D_EPDC_PIXEL_ROOT_PRE_DIV	352
+#define IMX7D_LCDIF_PIXEL_ROOT_PRE_DIV	353
+#define IMX7D_MIPI_DSI_ROOT_PRE_DIV	354
+#define IMX7D_MIPI_CSI_ROOT_PRE_DIV	355
+#define IMX7D_MIPI_DPHY_ROOT_PRE_DIV	356
+#define IMX7D_SAI1_ROOT_PRE_DIV		357
+#define IMX7D_SAI2_ROOT_PRE_DIV		358
+#define IMX7D_SAI3_ROOT_PRE_DIV		359
+#define IMX7D_SPDIF_ROOT_PRE_DIV	360
+#define IMX7D_ENET1_REF_ROOT_PRE_DIV	361
+#define IMX7D_ENET1_TIME_ROOT_PRE_DIV	362
+#define IMX7D_ENET2_REF_ROOT_PRE_DIV	363
+#define IMX7D_ENET2_TIME_ROOT_PRE_DIV	364
+#define IMX7D_ENET_PHY_REF_ROOT_PRE_DIV 365
+#define IMX7D_EIM_ROOT_PRE_DIV		366
+#define IMX7D_NAND_ROOT_PRE_DIV		367
+#define IMX7D_QSPI_ROOT_PRE_DIV		368
+#define IMX7D_USDHC1_ROOT_PRE_DIV	369
+#define IMX7D_USDHC2_ROOT_PRE_DIV	370
+#define IMX7D_USDHC3_ROOT_PRE_DIV	371
+#define IMX7D_CAN1_ROOT_PRE_DIV		372
+#define IMX7D_CAN2_ROOT_PRE_DIV		373
+#define IMX7D_I2C1_ROOT_PRE_DIV		374
+#define IMX7D_I2C2_ROOT_PRE_DIV		375
+#define IMX7D_I2C3_ROOT_PRE_DIV		376
+#define IMX7D_I2C4_ROOT_PRE_DIV		377
+#define IMX7D_UART1_ROOT_PRE_DIV	378
+#define IMX7D_UART2_ROOT_PRE_DIV	379
+#define IMX7D_UART3_ROOT_PRE_DIV	380
+#define IMX7D_UART4_ROOT_PRE_DIV	381
+#define IMX7D_UART5_ROOT_PRE_DIV	382
+#define IMX7D_UART6_ROOT_PRE_DIV	383
+#define IMX7D_UART7_ROOT_PRE_DIV	384
+#define IMX7D_ECSPI1_ROOT_PRE_DIV	385
+#define IMX7D_ECSPI2_ROOT_PRE_DIV	386
+#define IMX7D_ECSPI3_ROOT_PRE_DIV	387
+#define IMX7D_ECSPI4_ROOT_PRE_DIV	388
+#define IMX7D_PWM1_ROOT_PRE_DIV		389
+#define IMX7D_PWM2_ROOT_PRE_DIV		390
+#define IMX7D_PWM3_ROOT_PRE_DIV		391
+#define IMX7D_PWM4_ROOT_PRE_DIV		392
+#define IMX7D_FLEXTIMER1_ROOT_PRE_DIV	393
+#define IMX7D_FLEXTIMER2_ROOT_PRE_DIV	394
+#define IMX7D_SIM1_ROOT_PRE_DIV		395
+#define IMX7D_SIM2_ROOT_PRE_DIV		396
+#define IMX7D_GPT1_ROOT_PRE_DIV		397
+#define IMX7D_GPT2_ROOT_PRE_DIV		398
+#define IMX7D_GPT3_ROOT_PRE_DIV		399
+#define IMX7D_GPT4_ROOT_PRE_DIV		400
+#define IMX7D_TRACE_ROOT_PRE_DIV	401
+#define IMX7D_WDOG_ROOT_PRE_DIV		402
+#define IMX7D_CSI_MCLK_ROOT_PRE_DIV	403
+#define IMX7D_AUDIO_MCLK_ROOT_PRE_DIV	404
+#define IMX7D_WRCLK_ROOT_PRE_DIV	405
+#define IMX7D_CLKO1_ROOT_PRE_DIV	406
+#define IMX7D_CLKO2_ROOT_PRE_DIV	407
+#define IMX7D_DRAM_PHYM_ALT_ROOT_PRE_DIV 408
+#define IMX7D_DRAM_ALT_ROOT_PRE_DIV	409
+#define IMX7D_LVDS1_IN_CLK		410
+#define IMX7D_LVDS1_OUT_SEL		411
+#define IMX7D_LVDS1_OUT_CLK		412
+#define IMX7D_CLK_DUMMY			413
+#define IMX7D_GPT_3M_CLK		414
+#define IMX7D_OCRAM_CLK			415
+#define IMX7D_OCRAM_S_CLK		416
+#define IMX7D_WDOG2_ROOT_CLK		417
+#define IMX7D_WDOG3_ROOT_CLK		418
+#define IMX7D_WDOG4_ROOT_CLK		419
+#define IMX7D_SDMA_CORE_CLK		420
+#define IMX7D_USB1_MAIN_480M_CLK	421
+#define IMX7D_USB_CTRL_CLK		422
+#define IMX7D_USB_PHY1_CLK		423
+#define IMX7D_USB_PHY2_CLK		424
+#define IMX7D_END_CLK			425
 #endif /* __DT_BINDINGS_CLOCK_IMX7D_H */
-- 
1.7.5.4

