0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_3_1/lab2_3_1.srcs/sim_1/imports/lab2_3_1/fulladder_dataflow_tb.v,1540548788,verilog,,,,fulladder_dataflow_tb,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/full_adder.v,1540548613,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_3_1/lab2_3_1.srcs/sim_1/imports/lab2_3_1/fulladder_dataflow_tb.v,,full_adder,,,,,,,,
