version 3
C:/xilinx/vga/spi_sniffer.v
spi_sniffer
VERILOG
VERILOG
C:/xilinx/vga/test_spi_sniffer.xwv
Clocked
-
-
100000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
data
clk
data_stb
clk
enable
clk
reset
clk
spi_clk
clk
spi_cs
clk
spi_si
clk
spi_so
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
data_DIFF
data_stb_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
enable
reset
spi_clk
spi_cs
spi_si
spi_so
data_stb
data
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
