// Seed: 2268744194
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    output wand  id_3
);
  assign id_0 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri1  id_3,
    input  tri1  id_4,
    output logic id_5,
    output tri   id_6,
    input  wor   id_7,
    output uwire id_8
);
  always @* if (1) for (id_6 = -1; id_1; id_5 = -1) @(negedge 1);
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_8
  );
endmodule
