<stg><name>conv_read</name>


<trans_list>

<trans id="90" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %cofm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cofm_counter_read)

]]></Node>
<StgValue><ssdm name="cofm_counter_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %enable_read, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %add_ln199 = add i32 %cofm_counter_read_1, 56

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i6 [ %j, %hls_label_5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln199 = icmp eq i6 %j_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %j = add i6 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln199, label %.loopexit.loopexit, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
hls_label_5:2  %zext_ln202 = zext i6 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:3  %ofm_buff0_0_addr = getelementptr [56 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:4  %ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:6  %ofm_buff0_1_addr = getelementptr [56 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:7  %ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:9  %ofm_buff0_2_addr = getelementptr [56 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:10  %ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:12  %ofm_buff0_3_addr = getelementptr [56 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:13  %ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:15  %ofm_buff0_4_addr = getelementptr [56 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:16  %ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:18  %ofm_buff0_5_addr = getelementptr [56 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:19  %ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:21  %ofm_buff0_6_addr = getelementptr [56 x float]* %ofm_buff0_6, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:22  %ofm_buff0_6_load = load float* %ofm_buff0_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_6_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:24  %ofm_buff0_7_addr = getelementptr [56 x float]* %ofm_buff0_7, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:25  %ofm_buff0_7_load = load float* %ofm_buff0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_7_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:27  %ofm_buff0_8_addr = getelementptr [56 x float]* %ofm_buff0_8, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:28  %ofm_buff0_8_load = load float* %ofm_buff0_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_8_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:30  %ofm_buff0_9_addr = getelementptr [56 x float]* %ofm_buff0_9, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_9_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:31  %ofm_buff0_9_load = load float* %ofm_buff0_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_9_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:33  %ofm_buff0_10_addr = getelementptr [56 x float]* %ofm_buff0_10, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:34  %ofm_buff0_10_load = load float* %ofm_buff0_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_10_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:36  %ofm_buff0_11_addr = getelementptr [56 x float]* %ofm_buff0_11, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_11_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:37  %ofm_buff0_11_load = load float* %ofm_buff0_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_11_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:39  %ofm_buff0_12_addr = getelementptr [56 x float]* %ofm_buff0_12, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_12_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:40  %ofm_buff0_12_load = load float* %ofm_buff0_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_12_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:42  %ofm_buff0_13_addr = getelementptr [56 x float]* %ofm_buff0_13, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_13_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:43  %ofm_buff0_13_load = load float* %ofm_buff0_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_13_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:45  %ofm_buff0_14_addr = getelementptr [56 x float]* %ofm_buff0_14, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_14_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:46  %ofm_buff0_14_load = load float* %ofm_buff0_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_14_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:48  %ofm_buff0_15_addr = getelementptr [56 x float]* %ofm_buff0_15, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="ofm_buff0_15_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:49  %ofm_buff0_15_load = load float* %ofm_buff0_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln201"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:4  %ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:5  %bitcast_ln202 = bitcast float %ofm_buff0_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln202"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:7  %ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:8  %bitcast_ln203 = bitcast float %ofm_buff0_1_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln203"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:10  %ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:11  %bitcast_ln204 = bitcast float %ofm_buff0_2_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln204"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:13  %ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:14  %bitcast_ln205 = bitcast float %ofm_buff0_3_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln205"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:16  %ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:17  %bitcast_ln206 = bitcast float %ofm_buff0_4_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln206"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:19  %ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:20  %bitcast_ln207 = bitcast float %ofm_buff0_5_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln207"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:22  %ofm_buff0_6_load = load float* %ofm_buff0_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_6_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:23  %bitcast_ln208 = bitcast float %ofm_buff0_6_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln208"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:25  %ofm_buff0_7_load = load float* %ofm_buff0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_7_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:26  %bitcast_ln209 = bitcast float %ofm_buff0_7_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln209"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:28  %ofm_buff0_8_load = load float* %ofm_buff0_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_8_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:29  %bitcast_ln210 = bitcast float %ofm_buff0_8_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln210"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:31  %ofm_buff0_9_load = load float* %ofm_buff0_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_9_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:32  %bitcast_ln211 = bitcast float %ofm_buff0_9_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln211"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:34  %ofm_buff0_10_load = load float* %ofm_buff0_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_10_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:35  %bitcast_ln212 = bitcast float %ofm_buff0_10_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln212"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:37  %ofm_buff0_11_load = load float* %ofm_buff0_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_11_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:38  %bitcast_ln213 = bitcast float %ofm_buff0_11_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln213"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:40  %ofm_buff0_12_load = load float* %ofm_buff0_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_12_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:41  %bitcast_ln214 = bitcast float %ofm_buff0_12_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln214"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:43  %ofm_buff0_13_load = load float* %ofm_buff0_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_13_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:44  %bitcast_ln215 = bitcast float %ofm_buff0_13_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:46  %ofm_buff0_14_load = load float* %ofm_buff0_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_14_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:47  %bitcast_ln216 = bitcast float %ofm_buff0_14_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln216"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5:49  %ofm_buff0_15_load = load float* %ofm_buff0_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_15_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5:50  %bitcast_ln217 = bitcast float %ofm_buff0_15_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln217"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
hls_label_5:51  %cofm_b15_addr4546_pa = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln217, i32 %bitcast_ln216, i32 %bitcast_ln215, i32 %bitcast_ln214, i32 %bitcast_ln213, i32 %bitcast_ln212, i32 %bitcast_ln211, i32 %bitcast_ln210, i32 %bitcast_ln209, i32 %bitcast_ln208, i32 %bitcast_ln207, i32 %bitcast_ln206, i32 %bitcast_ln205, i32 %bitcast_ln204, i32 %bitcast_ln203, i32 %bitcast_ln202)

]]></Node>
<StgValue><ssdm name="cofm_b15_addr4546_pa"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
hls_label_5:52  call void @_ssdm_op_Write.axis.i512P(i512* %cofm, i512 %cofm_b15_addr4546_pa)

]]></Node>
<StgValue><ssdm name="write_ln217"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:53  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:54  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %cofm_counter_1 = phi i32 [ %cofm_counter_read_1, %0 ], [ %add_ln199, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="cofm_counter_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:1  ret i32 %cofm_counter_1

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
