INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/sim_source/trans_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/test_trans/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
