Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 20:52:17 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_jacobi_1d_imper_optimized_timing_summary_routed.rpt -pb kernel_jacobi_1d_imper_optimized_timing_summary_routed.pb -rpx kernel_jacobi_1d_imper_optimized_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_jacobi_1d_imper_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 178 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.122       -0.341                      8                 3404        0.081        0.000                      0                 3404        0.470        0.000                       0                  2587  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.122       -0.341                      8                 3404        0.081        0.000                      0                 3404        0.470        0.000                       0                  2587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.122ns,  Total Violation       -0.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_827_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_889_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 1.482ns (56.901%)  route 1.123ns (43.099%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y97         FDRE                                         r  new_exp_V_1_reg_827_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_827_reg[1]_replica/Q
                         net (fo=2, routed)           0.549     1.490    new_exp_V_1_reg_827[1]_repN
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.053     1.543 r  p_Repl2_1_reg_889[10]_i_15/O
                         net (fo=1, routed)           0.000     1.543    p_Repl2_1_reg_889[10]_i_15_n_2
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     1.840 r  p_Repl2_1_reg_889_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.840    p_Repl2_1_reg_889_reg[10]_i_8_n_2
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.933 f  p_Repl2_1_reg_889_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.306     2.239    tmp_1_i_fu_402_p2
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.153     2.392 r  p_Repl2_1_reg_889[3]_i_2/O
                         net (fo=1, routed)           0.267     2.659    p_Repl2_1_reg_889[3]_i_2_n_2
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.005 r  p_Repl2_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.005    p_Repl2_1_reg_889_reg[3]_i_1_n_2
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.063 r  p_Repl2_1_reg_889_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.064    p_Repl2_1_reg_889_reg[7]_i_1_n_2
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.277 r  p_Repl2_1_reg_889_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.277    p_Repl2_1_reg_889_reg[10]_i_1_n_8
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_889_reg[9]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_827_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_889_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.424ns (55.935%)  route 1.122ns (44.065%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y97         FDRE                                         r  new_exp_V_1_reg_827_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_827_reg[1]_replica/Q
                         net (fo=2, routed)           0.549     1.490    new_exp_V_1_reg_827[1]_repN
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.053     1.543 r  p_Repl2_1_reg_889[10]_i_15/O
                         net (fo=1, routed)           0.000     1.543    p_Repl2_1_reg_889[10]_i_15_n_2
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     1.840 r  p_Repl2_1_reg_889_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.840    p_Repl2_1_reg_889_reg[10]_i_8_n_2
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.933 f  p_Repl2_1_reg_889_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.306     2.239    tmp_1_i_fu_402_p2
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.153     2.392 r  p_Repl2_1_reg_889[3]_i_2/O
                         net (fo=1, routed)           0.267     2.659    p_Repl2_1_reg_889[3]_i_2_n_2
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.005 r  p_Repl2_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.005    p_Repl2_1_reg_889_reg[3]_i_1_n_2
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.218 r  p_Repl2_1_reg_889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.218    p_Repl2_1_reg_889_reg[7]_i_1_n_8
    SLICE_X13Y99         FDRE                                         r  p_Repl2_1_reg_889_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X13Y99         FDRE                                         r  p_Repl2_1_reg_889_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_889_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_827_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 1.408ns (55.641%)  route 1.123ns (44.359%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y97         FDRE                                         r  new_exp_V_1_reg_827_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_827_reg[1]_replica/Q
                         net (fo=2, routed)           0.549     1.490    new_exp_V_1_reg_827[1]_repN
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.053     1.543 r  p_Repl2_1_reg_889[10]_i_15/O
                         net (fo=1, routed)           0.000     1.543    p_Repl2_1_reg_889[10]_i_15_n_2
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     1.840 r  p_Repl2_1_reg_889_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.840    p_Repl2_1_reg_889_reg[10]_i_8_n_2
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.933 f  p_Repl2_1_reg_889_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.306     2.239    tmp_1_i_fu_402_p2
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.153     2.392 r  p_Repl2_1_reg_889[3]_i_2/O
                         net (fo=1, routed)           0.267     2.659    p_Repl2_1_reg_889[3]_i_2_n_2
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.005 r  p_Repl2_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.005    p_Repl2_1_reg_889_reg[3]_i_1_n_2
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.063 r  p_Repl2_1_reg_889_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.064    p_Repl2_1_reg_889_reg[7]_i_1_n_2
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.203 r  p_Repl2_1_reg_889_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.203    p_Repl2_1_reg_889_reg[10]_i_1_n_9
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_889_reg[8]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_827_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_889_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.405ns (55.588%)  route 1.123ns (44.412%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y97         FDRE                                         r  new_exp_V_1_reg_827_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_827_reg[1]_replica/Q
                         net (fo=2, routed)           0.549     1.490    new_exp_V_1_reg_827[1]_repN
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.053     1.543 r  p_Repl2_1_reg_889[10]_i_15/O
                         net (fo=1, routed)           0.000     1.543    p_Repl2_1_reg_889[10]_i_15_n_2
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     1.840 r  p_Repl2_1_reg_889_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.840    p_Repl2_1_reg_889_reg[10]_i_8_n_2
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.933 f  p_Repl2_1_reg_889_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.306     2.239    tmp_1_i_fu_402_p2
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.153     2.392 r  p_Repl2_1_reg_889[3]_i_2/O
                         net (fo=1, routed)           0.267     2.659    p_Repl2_1_reg_889[3]_i_2_n_2
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.005 r  p_Repl2_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.005    p_Repl2_1_reg_889_reg[3]_i_1_n_2
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.063 r  p_Repl2_1_reg_889_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.064    p_Repl2_1_reg_889_reg[7]_i_1_n_2
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.200 r  p_Repl2_1_reg_889_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.200    p_Repl2_1_reg_889_reg[10]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X13Y100        FDRE                                         r  p_Repl2_1_reg_889_reg[10]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_889_reg[10]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_827_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_889_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.390ns (55.338%)  route 1.122ns (44.662%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y97         FDRE                                         r  new_exp_V_1_reg_827_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  new_exp_V_1_reg_827_reg[1]_replica/Q
                         net (fo=2, routed)           0.549     1.490    new_exp_V_1_reg_827[1]_repN
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.053     1.543 r  p_Repl2_1_reg_889[10]_i_15/O
                         net (fo=1, routed)           0.000     1.543    p_Repl2_1_reg_889[10]_i_15_n_2
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     1.840 r  p_Repl2_1_reg_889_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.840    p_Repl2_1_reg_889_reg[10]_i_8_n_2
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.933 f  p_Repl2_1_reg_889_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.306     2.239    tmp_1_i_fu_402_p2
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.153     2.392 r  p_Repl2_1_reg_889[3]_i_2/O
                         net (fo=1, routed)           0.267     2.659    p_Repl2_1_reg_889[3]_i_2_n_2
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.005 r  p_Repl2_1_reg_889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.005    p_Repl2_1_reg_889_reg[3]_i_1_n_2
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.184 r  p_Repl2_1_reg_889_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.184    p_Repl2_1_reg_889_reg[7]_i_1_n_6
    SLICE_X13Y99         FDRE                                         r  p_Repl2_1_reg_889_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X13Y99         FDRE                                         r  p_Repl2_1_reg_889_reg[7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_889_reg[7]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.520ns (20.686%)  route 1.994ns (79.314%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X12Y76         FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[19]/Q
                         net (fo=5, routed)           0.864     1.844    ap_CS_fsm_state20
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.053     1.897 f  ap_CS_fsm[2]_i_20/O
                         net (fo=1, routed)           0.231     2.128    ap_CS_fsm[2]_i_20_n_2
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.053     2.181 f  ap_CS_fsm[2]_i_11/O
                         net (fo=1, routed)           0.467     2.648    ap_CS_fsm[2]_i_11_n_2
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.053     2.701 f  ap_CS_fsm[2]_i_3/O
                         net (fo=2, routed)           0.432     3.133    ap_CS_fsm[2]_i_3_n_2
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.053     3.186 r  ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     3.186    ap_NS_fsm[2]
    SLICE_X6Y79          FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X6Y79          FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.071     3.174    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 j_reg_223_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_8_reg_1068_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.505ns (22.724%)  route 1.717ns (77.276%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X4Y83          FDRE                                         r  j_reg_223_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.246     0.918 f  j_reg_223_reg[1]/Q
                         net (fo=4, routed)           0.660     1.578    j_reg_223_reg_n_2_[1]
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.153     1.731 r  tmp_8_reg_1068[13]_i_3/O
                         net (fo=1, routed)           0.309     2.040    tmp_8_reg_1068[13]_i_3_n_2
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.053     2.093 r  tmp_8_reg_1068[13]_i_2/O
                         net (fo=4, routed)           0.258     2.351    tmp_8_reg_1068[13]_i_2_n_2
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.053     2.404 r  tmp_8_reg_1068[13]_i_1/O
                         net (fo=29, routed)          0.491     2.894    j_1_reg_10780
    SLICE_X6Y86          FDRE                                         r  tmp_8_reg_1068_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    ap_clk
    SLICE_X6Y86          FDRE                                         r  tmp_8_reg_1068_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y86          FDRE (Setup_fdre_C_CE)      -0.219     2.884    tmp_8_reg_1068_reg[0]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.428ns (17.047%)  route 2.083ns (82.953%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X11Y78         FDRE                                         r  ap_CS_fsm_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[50]/Q
                         net (fo=9, routed)           0.899     1.840    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[72]_0[1]
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.053     1.893 f  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.559     2.452    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18_n_2
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.053     2.505 r  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.625     3.130    grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_11_reg_980_reg[3][1]
    SLICE_X10Y80         LUT6 (Prop_lut6_I2_O)        0.053     3.183 r  grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.183    grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_2
    SLICE_X10Y80         FDRE                                         r  grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X10Y80         FDRE                                         r  grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.481ns (19.252%)  route 2.017ns (80.748%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X17Y80         FDRE                                         r  ap_CS_fsm_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[60]/Q
                         net (fo=10, routed)          0.653     1.594    grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[72][6]
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.053     1.647 f  grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_10/O
                         net (fo=4, routed)           0.379     2.026    grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_3
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.053     2.079 f  grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_22/O
                         net (fo=1, routed)           0.418     2.497    grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_22_n_2
    SLICE_X11Y80         LUT5 (Prop_lut5_I2_O)        0.053     2.550 r  grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.568     3.117    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/d_chunk_V_11_reg_980_reg[3][0]
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.053     3.170 r  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.170    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_2
    SLICE_X8Y80          FDRE                                         r  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X8Y80          FDRE                                         r  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.428ns (17.174%)  route 2.064ns (82.826%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.672     0.672    ap_clk
    SLICE_X11Y78         FDRE                                         r  ap_CS_fsm_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[50]/Q
                         net (fo=9, routed)           0.899     1.840    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[72]_0[1]
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.053     1.893 f  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.559     2.452    grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_18_n_2
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.053     2.505 r  grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.606     3.111    grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/sel[2]
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.053     3.164 r  grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.164    grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X8Y81          FDRE                                         r  grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=2586, unset)         0.638     3.138    grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X8Y81          FDRE                                         r  grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_234/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 A_load_1_reg_806_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/din1_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    ap_clk
    SLICE_X23Y96         FDRE                                         r  A_load_1_reg_806_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_806_reg[62]/Q
                         net (fo=1, routed)           0.055     0.439    kernel_jacobi_1d_bkb_U9/A_load_1_reg_806_reg[63][62]
    SLICE_X22Y96         LUT3 (Prop_lut3_I2_O)        0.028     0.467 r  kernel_jacobi_1d_bkb_U9/din1_buf1[62]_i_1/O
                         net (fo=1, routed)           0.000     0.467    kernel_jacobi_1d_bkb_U9/din1[62]
    SLICE_X22Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/din1_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/ap_clk
    SLICE_X22Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/din1_buf1_reg[62]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y96         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_1d_bkb_U9/din1_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 shift_V_4_reg_878_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    ap_clk
    SLICE_X15Y96         FDRE                                         r  shift_V_4_reg_878_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_4_reg_878_reg[5]/Q
                         net (fo=1, routed)           0.100     0.483    kernel_jacobi_1d_dEe_U11/shift_V_4_reg_878_reg[10][5]
    SLICE_X14Y95         SRL16E                                       r  kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_dEe_U11/ap_clk
    SLICE_X14Y95         SRL16E                                       r  kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.396    kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][22]
    SLICE_X33Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X33Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.049     0.347    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 shift_V_4_reg_878_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    ap_clk
    SLICE_X15Y96         FDRE                                         r  shift_V_4_reg_878_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_4_reg_878_reg[4]/Q
                         net (fo=1, routed)           0.100     0.483    kernel_jacobi_1d_dEe_U11/shift_V_4_reg_878_reg[10][4]
    SLICE_X14Y95         SRL16E                                       r  kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_dEe_U11/ap_clk
    SLICE_X14Y95         SRL16E                                       r  kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.390    kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_jacobi_1d_dEe_U11_dout_array_loop_r
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X37Y95         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/D[19]
    SLICE_X37Y95         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X37Y95         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg_n_2_[0]
    SLICE_X29Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X35Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][1]
    SLICE_X35Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X35Y97         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.000     0.298    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][25]
    SLICE_X33Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X33Y96         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X32Y98         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.061     0.444    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][11]
    SLICE_X32Y98         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X32Y98         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kernel_jacobi_1d_bkb_U9/din0_buf1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.283     0.283    kernel_jacobi_1d_bkb_U9/ap_clk
    SLICE_X33Y88         FDRE                                         r  kernel_jacobi_1d_bkb_U9/din0_buf1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_1d_bkb_U9/din0_buf1_reg[14]/Q
                         net (fo=4, routed)           0.067     0.450    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[14]
    SLICE_X33Y88         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.298     0.298    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X33Y88         FDRE                                         r  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X3Y81   i_reg_211_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y84   j_1_reg_1078_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y95  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][22]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y95  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][23]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X42Y97  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][25]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y90  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y90  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y97  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y93  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X43Y91  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y93  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y93  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y98  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X40Y94  kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK



