Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB_isim_beh.exe -prj E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB_beh.prj work.RI_CPU_TB work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/ipcore_dir/ROM_B.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/ipcore_dir/RAM_RI.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/GPRs.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/ALU.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU.v" into library work
Analyzing Verilog file "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB.v" Line 56: Target <clk> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB.v" Line 54: Port offset is not connected to this instance
WARNING:HDLCompiler:329 - "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU.v" Line 184: Target <rd_rt_s> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU.v" Line 89: Size mismatch in connection of port <dina>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU.v" Line 90: Size mismatch in connection of port <douta>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM_B
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM_RI
Compiling module GPRs
Compiling module ALU
Compiling module RI_CPU
Compiling module RI_CPU_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable E:/home/shadow/hziee/2-COCP/works/1-final/ex9_ricpu/RICPU/RI_CPU_TB_isim_beh.exe
Fuse Memory Usage: 34020 KB
Fuse CPU Usage: 546 ms
