// Seed: 1202431976
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    input uwire id_15,
    input uwire id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    output uwire id_20,
    input tri id_21,
    input wand id_22,
    input supply1 id_23,
    input wand id_24,
    input wire module_0,
    input uwire id_26,
    input tri1 id_27,
    input supply0 id_28,
    input supply1 id_29,
    input wire id_30,
    input supply1 id_31,
    input supply0 id_32,
    input wor id_33,
    input tri1 id_34,
    output supply0 id_35,
    input wand id_36,
    input wand id_37
);
  wire id_39;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd46,
    parameter id_7 = 32'd29
) (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wire _id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor _id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15
);
  wire [-1 : id_4  &  -1 'b0 |  id_7  |  1] id_17;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_11,
      id_11,
      id_9,
      id_2,
      id_15,
      id_3,
      id_1,
      id_12,
      id_9,
      id_6,
      id_14,
      id_14,
      id_8,
      id_1,
      id_2,
      id_12,
      id_2,
      id_6,
      id_11,
      id_1,
      id_10,
      id_12,
      id_8,
      id_9,
      id_9,
      id_2,
      id_2,
      id_2,
      id_8,
      id_1,
      id_9,
      id_13,
      id_0,
      id_15,
      id_5,
      id_0
  );
  wire id_18;
endmodule
