# README #

This implements a First In First Out (FIFO) buffer with parameterizable bit width and capacity in Verilog. The FIFO is mixed clock (that is, separate clocks for read and write). For more details see here:
https://sites.google.com/view/ananyamukherjeehome/computer-engineering/fifo-in-verilog