============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:36 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

          Pin                       Type          Fanout Load Slew Delay Arrival   Location    
                                                         (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock func_clk)               launch                                          0 R             
(TOP.sdc_line_18_6_1)          ext delay                            +400     400 R             
B[0]                      (u)  in port                 8  9.6    0    +0     400 R             
alu_inst/B[0] 
  add_45_12/B[0] 
    g1/in_1                                                           +0     400               
    g1/z                  (u)  unmapped_nand2          1  1.2    0   +58     458 F             
    g25/in_0                                                          +0     458               
    g25/z                 (u)  unmapped_not            3  3.6    0   +40     498 R             
    g9/in_1                                                           +0     498               
    g9/z                  (u)  unmapped_nand2          1  1.2    0   +58     556 F             
    g10/in_2                                                          +0     556               
    g10/z                 (u)  unmapped_nand3          3  3.6    0  +131     686 R             
    g15/in_1                                                          +0     686               
    g15/z                 (u)  unmapped_nand2          1  1.2    0   +58     744 F             
    g16/in_2                                                          +0     744               
    g16/z                 (u)  unmapped_nand3          3  3.6    0  +131     875 R             
    g24/in_0                                                          +0     875               
    g24/z                 (u)  unmapped_xor2           3  3.6    0  +149    1024 F             
  add_45_12/Z[3] 
  sharing_mux100_g6/data2                                             +0    1024               
  sharing_mux100_g6/z     (u)  unmapped_mux6           2  2.4    0  +179    1203 F             
  gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/B[3] 
    g49/in_1                                                          +0    1203               
    g49/z                 (u)  unmapped_complex2       2  2.4    0   +68    1271 R             
    g26/in_1                                                          +0    1271               
    g26/z                 (u)  unmapped_nor2           1  1.2    0   +58    1328 F             
    g30/in_0                                                          +0    1328               
    g30/z                 (u)  unmapped_nand2          1  1.2    0   +58    1386 R             
    g31/in_1                                                          +0    1386               
    g31/z                 (u)  unmapped_nand2          1  1.2    0   +58    1443 F             
    g58/in_0                                                          +0    1443               
    g58/z                 (u)  unmapped_complex2       1  1.2    0   +58    1501 R             
    g34/in_1                                                          +0    1501               
    g34/z                 (u)  unmapped_nand2          2  2.4    0   +68    1569 F             
    g8/in_0                                                           +0    1569               
    g8/z                  (u)  unmapped_not            1  1.2    0   +22    1591 R             
  gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/GT 
  g820/in_0                                                           +0    1591               
  g820/z                  (u)  unmapped_not            1  1.2    0   +22    1613 F             
  g847/in_0                                                           +0    1613               
  g847/z                  (u)  unmapped_nor2           1  1.2    0   +58    1671 R             
  g848/in_0                                                           +0    1671               
  g848/z                  (u)  unmapped_not            1  1.2    0   +22    1693 F             
  g851/in_2                                                           +0    1693               
  g851/z                  (u)  unmapped_nand4          1  1.2    0  +149    1842 R             
  g852/in_0                                                           +0    1842               
  g852/z                  (u)  unmapped_not            1  1.2    0   +22    1864 F             
  g853/in_0                                                           +0    1864               
  g853/z                  (u)  unmapped_nand2          1  1.2    0   +58    1922 R             
  Cout_reg/d                   unmapped_d_flop                        +0    1922               
  Cout_reg/clk                 setup                             0  +119    2041 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)               capture                                      5000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    2959ps 
Start-point  : B[0]
End-point    : alu_inst/Cout_reg/d

(u) : Net has unmapped pin(s).

path   2:

          Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                       (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock func_clk)               launch                                        0 R             
(TOP.sdc_line_18_6_1)          ext delay                          +400     400 R             
B[0]                      (u)  in port               8  9.6    0    +0     400 R             
alu_inst/B[0] 
  add_45_12/B[0] 
    g1/in_1                                                         +0     400               
    g1/z                  (u)  unmapped_nand2        1  1.2    0   +58     458 F             
    g25/in_0                                                        +0     458               
    g25/z                 (u)  unmapped_not          3  3.6    0   +40     498 R             
    g9/in_1                                                         +0     498               
    g9/z                  (u)  unmapped_nand2        1  1.2    0   +58     556 F             
    g10/in_2                                                        +0     556               
    g10/z                 (u)  unmapped_nand3        3  3.6    0  +131     686 R             
    g15/in_1                                                        +0     686               
    g15/z                 (u)  unmapped_nand2        1  1.2    0   +58     744 F             
    g16/in_2                                                        +0     744               
    g16/z                 (u)  unmapped_nand3        3  3.6    0  +131     875 R             
    g24/in_0                                                        +0     875               
    g24/z                 (u)  unmapped_xor2         3  3.6    0  +149    1024 R             
  add_45_12/Z[3] 
  sharing_mux531_g1/data1                                           +0    1024               
  sharing_mux531_g1/z     (u)  unmapped_mux4         1  1.2    0  +113    1137 R             
  inc_add_53_12_Y_add_44_12_1/A[3] 
    g17/in_1                                                        +0    1137               
    g17/z                 (u)  unmapped_xnor2        1  1.2    0  +131    1268 R             
  inc_add_53_12_Y_add_44_12_1/Z[3] 
  mux_F_16_541_g1/data2                                             +0    1268               
  mux_F_16_541_g1/z       (u)  unmapped_mux20        1  1.2    0  +282    1550 R             
  F_reg[3]/d                   unmapped_d_flop                      +0    1550               
  F_reg[3]/clk                 setup                           0  +119    1669 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)               capture                                    5000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3331ps 
Start-point  : B[0]
End-point    : alu_inst/F_reg[3]/d

(u) : Net has unmapped pin(s).

path   3:

          Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                       (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock func_clk)               launch                                        0 R             
(TOP.sdc_line_18_6_1)          ext delay                          +400     400 R             
B[0]                      (u)  in port               8  9.6    0    +0     400 R             
alu_inst/B[0] 
  add_45_12/B[0] 
    g1/in_1                                                         +0     400               
    g1/z                  (u)  unmapped_nand2        1  1.2    0   +58     458 F             
    g25/in_0                                                        +0     458               
    g25/z                 (u)  unmapped_not          3  3.6    0   +40     498 R             
    g9/in_1                                                         +0     498               
    g9/z                  (u)  unmapped_nand2        1  1.2    0   +58     556 F             
    g10/in_2                                                        +0     556               
    g10/z                 (u)  unmapped_nand3        3  3.6    0  +131     686 R             
    g18/in_0                                                        +0     686               
    g18/z                 (u)  unmapped_xor2         3  3.6    0  +149     836 R             
  add_45_12/Z[2] 
  sharing_mux531_g5/data1                                           +0     836               
  sharing_mux531_g5/z     (u)  unmapped_mux4         2  2.4    0  +124     959 R             
  inc_add_53_12_Y_add_44_12_1/A[2] 
    g11/in_0                                                        +0     959               
    g11/z                 (u)  unmapped_xor2         1  1.2    0  +131    1090 R             
  inc_add_53_12_Y_add_44_12_1/Z[2] 
  mux_F_16_541_g5/data2                                             +0    1090               
  mux_F_16_541_g5/z       (u)  unmapped_mux20        1  1.2    0  +282    1372 R             
  F_reg[2]/d                   unmapped_d_flop                      +0    1372               
  F_reg[2]/clk                 setup                           0  +119    1491 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)               capture                                    5000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3509ps 
Start-point  : B[0]
End-point    : alu_inst/F_reg[2]/d

(u) : Net has unmapped pin(s).

path   4:

          Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                       (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock func_clk)               launch                                        0 R             
(TOP.sdc_line_18_5_1)          ext delay                          +400     400 R             
B[1]                      (u)  in port               8  9.6    0    +0     400 R             
alu_inst/B[1] 
  sub_35_10/B[1] 
    g4/in_0                                                         +0     400               
    g4/z                  (u)  unmapped_not          2  2.4    0   +33     433 F             
    g11/in_1                                                        +0     433               
    g11/z                 (u)  unmapped_nor2         1  1.2    0   +58     490 R             
    g17/in_0                                                        +0     490               
    g17/z                 (u)  unmapped_not          2  2.4    0   +33     523 F             
    g29/in_0                                                        +0     523               
    g29/z                 (u)  unmapped_nand2        1  1.2    0   +58     581 R             
    g30/in_1                                                        +0     581               
    g30/z                 (u)  unmapped_xnor2        2  2.4    0  +142     722 R             
  sub_35_10/Z[1] 
  sharing_mux537_g6/data1                                           +0     722               
  sharing_mux537_g6/z     (u)  unmapped_mux4         2  2.4    0  +124     846 R             
  dec_sub_26_10_Y_sub_35_12_2/A[1] 
    g20/in_1                                                        +0     846               
    g20/z                 (u)  unmapped_xnor2        1  1.2    0  +131     977 R             
  dec_sub_26_10_Y_sub_35_12_2/Z[1] 
  mux_F_16_541_g6/data1                                             +0     977               
  mux_F_16_541_g6/z       (u)  unmapped_mux20        1  1.2    0  +282    1259 R             
  F_reg[1]/d                   unmapped_d_flop                      +0    1259               
  F_reg[1]/clk                 setup                           0  +119    1378 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)               capture                                    5000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3622ps 
Start-point  : B[1]
End-point    : alu_inst/F_reg[1]/d

(u) : Net has unmapped pin(s).

path   5:

          Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------
(clock func_clk)              launch                                        0 R             
(TOP.sdc_line_19_7_1)         ext delay                          +400     400 R             
S[1]                     (u)  in port               3  3.6    0    +0     400 R             
alu_inst/S[1] 
  g811/in_0                                                        +0     400               
  g811/z                 (u)  unmapped_not          2  2.4    0   +33     433 F             
  g825/in_0                                                        +0     433               
  g825/z                 (u)  unmapped_nand2        4  4.8    0   +83     516 R             
  g26/in_1                                                         +0     516               
  g26/z                  (u)  unmapped_nor2        13 15.6    0  +121     637 F             
  sharing_mux537_g7/sel1                                           +0     637               
  sharing_mux537_g7/z    (u)  unmapped_mux4         2  2.4    0  +124     761 F             
  dec_sub_26_10_Y_sub_35_12_2/A[0] 
    g11/in_0                                                       +0     761               
    g11/z                (u)  unmapped_xor2         1  1.2    0  +131     892 R             
  dec_sub_26_10_Y_sub_35_12_2/Z[0] 
  mux_F_16_541_g7/data1                                            +0     892               
  mux_F_16_541_g7/z      (u)  unmapped_mux20        1  1.2    0  +282    1174 R             
  F_reg[0]/d                  unmapped_d_flop                      +0    1174               
  F_reg[0]/clk                setup                           0  +119    1293 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)              capture                                    5000 R             
--------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3707ps 
Start-point  : S[1]
End-point    : alu_inst/F_reg[0]/d

(u) : Net has unmapped pin(s).

path   6:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_21_9_1)       ext delay                         +400     400 R             
H[0]                   (u)  in port              4  4.8    0    +0     400 R             
shifter_inst/H[0] 
  mux_O_8_8_g4/sel0                                             +0     400               
  mux_O_8_8_g4/z       (u)  unmapped_bmux6       1  0.0    0  +259     659 R             
shifter_inst/O[0] 
O[0]                        out port                            +0     659 R             
(TOP.sdc_line_24_12_1)      ext delay                         +600    1259 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                   5000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3741ps 
Start-point  : H[0]
End-point    : O[0]

(u) : Net has unmapped pin(s).

path   7:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_21_9_1)       ext delay                         +400     400 R             
H[0]                   (u)  in port              4  4.8    0    +0     400 R             
shifter_inst/H[0] 
  mux_O_8_8_g3/sel0                                             +0     400               
  mux_O_8_8_g3/z       (u)  unmapped_bmux6       1  0.0    0  +259     659 R             
shifter_inst/O[1] 
O[1]                        out port                            +0     659 R             
(TOP.sdc_line_24_11_1)      ext delay                         +600    1259 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                   5000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3741ps 
Start-point  : H[0]
End-point    : O[1]

(u) : Net has unmapped pin(s).

path   8:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_21_9_1)       ext delay                         +400     400 R             
H[0]                   (u)  in port              4  4.8    0    +0     400 R             
shifter_inst/H[0] 
  mux_O_8_8_g2/sel0                                             +0     400               
  mux_O_8_8_g2/z       (u)  unmapped_bmux6       1  0.0    0  +259     659 R             
shifter_inst/O[2] 
O[2]                        out port                            +0     659 R             
(TOP.sdc_line_24_10_1)      ext delay                         +600    1259 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                   5000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3741ps 
Start-point  : H[0]
End-point    : O[2]

(u) : Net has unmapped pin(s).

path   9:

        Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
(clock func_clk)           launch                                       0 R             
(TOP.sdc_line_21_9_1)      ext delay                         +400     400 R             
H[0]                  (u)  in port              4  4.8    0    +0     400 R             
shifter_inst/H[0] 
  mux_O_8_8_g1/sel0                                            +0     400               
  mux_O_8_8_g1/z      (u)  unmapped_bmux6       1  0.0    0  +259     659 R             
shifter_inst/O[3] 
O[3]                       out port                            +0     659 R             
(TOP.sdc_line_24)          ext delay                         +600    1259 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)           capture                                   5000 R             
----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    3741ps 
Start-point  : H[0]
End-point    : O[3]

(u) : Net has unmapped pin(s).

path  10:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
alu_inst
  Cout_reg/clk                                         0             0 R             
  Cout_reg/q      (u)  unmapped_d_flop       1  0.0    0  +305     305 R             
alu_inst/Cout 
Cout                   out port                             +0     305 R             
(TOP.sdc_line_23)      ext delay                          +600     905 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)       capture                                    5000 R             
-------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    4095ps 
Start-point  : alu_inst/Cout_reg/clk
End-point    : Cout

(u) : Net has unmapped pin(s).

path  11:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[3]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[3]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  12:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[3]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[3]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  13:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[2]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[2]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  14:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[2]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[2]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  15:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[1]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[1]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  16:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[1]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[1]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  17:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[0]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[0]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  18:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[0]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[0]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  19:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  Cout_reg/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/Cout_reg/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  20:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  Cout_reg/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/Cout_reg/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.
