
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2965.29

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[4]$_DFF_PP1_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.51    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _085_/A (INVx1_ASAP7_75t_R)
    37   32.99  196.48   88.22 1088.22 ^ _085_/Y (INVx1_ASAP7_75t_R)
                                         _037_ (net)
                196.48    0.00 1088.22 ^ vl[4]$_DFF_PP1_/RESETN (DFFASRHQNx1_ASAP7_75t_R)
                               1088.22   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vl[4]$_DFF_PP1_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         33.66   33.66   library removal time
                                 33.66   data required time
-----------------------------------------------------------------------------
                                 33.66   data required time
                               -1088.22   data arrival time
-----------------------------------------------------------------------------
                               1054.57   slack (MET)


Startpoint: vl[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.78   13.84   35.71   35.71 ^ vl[0]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _036_ (net)
                 13.84    0.00   35.71 ^ _088_/A (NOR2x1_ASAP7_75t_R)
     1    0.51    4.27    9.70   45.41 v _088_/Y (NOR2x1_ASAP7_75t_R)
                                         _040_ (net)
                  4.27    0.00   45.41 v _089_/B (AO21x1_ASAP7_75t_R)
     2    0.55    5.81   11.72   57.13 v _089_/Y (AO21x1_ASAP7_75t_R)
                                         vl_data_out[0] (net)
                  5.81    0.00   57.13 v vl[0]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 57.13   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.32    9.32   library hold time
                                  9.32   data required time
-----------------------------------------------------------------------------
                                  9.32   data required time
                                -57.13   data arrival time
-----------------------------------------------------------------------------
                                 47.81   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _085_/A (INVx1_ASAP7_75t_R)
    37   41.92  249.19  111.54 1111.54 ^ _085_/Y (INVx1_ASAP7_75t_R)
                                         _037_ (net)
                249.19    0.00 1111.54 ^ vl[0]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1111.54   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -26.18 4973.82   library recovery time
                               4973.82   data required time
-----------------------------------------------------------------------------
                               4973.82   data required time
                               -1111.54   data arrival time
-----------------------------------------------------------------------------
                               3862.28   slack (MET)


Startpoint: vxsat_wr_en (input port clocked by clk)
Endpoint: vcsr_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     2    1.72    0.00    0.00 1000.00 ^ vxsat_wr_en (in)
                                         vxsat_wr_en (net)
                  0.00    0.00 1000.00 ^ _166_/B (NOR2x1_ASAP7_75t_R)
     1    0.63   10.30    4.47 1004.47 v _166_/Y (NOR2x1_ASAP7_75t_R)
                                         _082_ (net)
                 10.30    0.00 1004.47 v _167_/B (AO21x1_ASAP7_75t_R)
     3    1.20    9.42   17.61 1022.08 v _167_/Y (AO21x1_ASAP7_75t_R)
                                         vxsat_data_out (net)
                  9.42    0.00 1022.08 v _170_/A (BUFx2_ASAP7_75t_R)
     1    0.00    3.59   12.63 1034.71 v _170_/Y (BUFx2_ASAP7_75t_R)
                                         vcsr_data_out[0] (net)
                  3.59    0.00 1034.71 v vcsr_data_out[0] (out)
                               1034.71   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1034.71   data arrival time
-----------------------------------------------------------------------------
                               2965.29   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _085_/A (INVx1_ASAP7_75t_R)
    37   41.92  249.19  111.54 1111.54 ^ _085_/Y (INVx1_ASAP7_75t_R)
                                         _037_ (net)
                249.19    0.00 1111.54 ^ vl[0]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1111.54   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ vl[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -26.18 4973.82   library recovery time
                               4973.82   data required time
-----------------------------------------------------------------------------
                               4973.82   data required time
                               -1111.54   data arrival time
-----------------------------------------------------------------------------
                               3862.28   slack (MET)


Startpoint: vxsat_wr_en (input port clocked by clk)
Endpoint: vcsr_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     2    1.72    0.00    0.00 1000.00 ^ vxsat_wr_en (in)
                                         vxsat_wr_en (net)
                  0.00    0.00 1000.00 ^ _166_/B (NOR2x1_ASAP7_75t_R)
     1    0.63   10.30    4.47 1004.47 v _166_/Y (NOR2x1_ASAP7_75t_R)
                                         _082_ (net)
                 10.30    0.00 1004.47 v _167_/B (AO21x1_ASAP7_75t_R)
     3    1.20    9.42   17.61 1022.08 v _167_/Y (AO21x1_ASAP7_75t_R)
                                         vxsat_data_out (net)
                  9.42    0.00 1022.08 v _170_/A (BUFx2_ASAP7_75t_R)
     1    0.00    3.59   12.63 1034.71 v _170_/Y (BUFx2_ASAP7_75t_R)
                                         vcsr_data_out[0] (net)
                  3.59    0.00 1034.71 v vcsr_data_out[0] (out)
                               1034.71   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1034.71   data arrival time
-----------------------------------------------------------------------------
                               2965.29   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.24e-06   4.24e-07   3.58e-09   9.67e-06  84.4%
Combinational          1.10e-06   6.80e-07   4.88e-09   1.78e-06  15.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-05   1.10e-06   8.46e-09   1.15e-05 100.0%
                          90.3%       9.6%       0.1%
