#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002359c88f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002359c962bb0_0 .net "PC", 31 0, v000002359c8c6f30_0;  1 drivers
v000002359c9644b0_0 .var "clk", 0 0;
v000002359c964550_0 .net "clkout", 0 0, L_000002359c965090;  1 drivers
v000002359c962c50_0 .net "cycles_consumed", 31 0, v000002359c9636f0_0;  1 drivers
v000002359c962750_0 .var "rst", 0 0;
S_000002359c835d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002359c88f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002359c8a2030 .param/l "RType" 0 4 2, C4<000000>;
P_000002359c8a2068 .param/l "add" 0 4 5, C4<100000>;
P_000002359c8a20a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002359c8a20d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002359c8a2110 .param/l "and_" 0 4 5, C4<100100>;
P_000002359c8a2148 .param/l "andi" 0 4 8, C4<001100>;
P_000002359c8a2180 .param/l "beq" 0 4 10, C4<000100>;
P_000002359c8a21b8 .param/l "bne" 0 4 10, C4<000101>;
P_000002359c8a21f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002359c8a2228 .param/l "j" 0 4 12, C4<000010>;
P_000002359c8a2260 .param/l "jal" 0 4 12, C4<000011>;
P_000002359c8a2298 .param/l "jr" 0 4 6, C4<001000>;
P_000002359c8a22d0 .param/l "lw" 0 4 8, C4<100011>;
P_000002359c8a2308 .param/l "nor_" 0 4 5, C4<100111>;
P_000002359c8a2340 .param/l "or_" 0 4 5, C4<100101>;
P_000002359c8a2378 .param/l "ori" 0 4 8, C4<001101>;
P_000002359c8a23b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002359c8a23e8 .param/l "sll" 0 4 6, C4<000000>;
P_000002359c8a2420 .param/l "slt" 0 4 5, C4<101010>;
P_000002359c8a2458 .param/l "slti" 0 4 8, C4<101010>;
P_000002359c8a2490 .param/l "srl" 0 4 6, C4<000010>;
P_000002359c8a24c8 .param/l "sub" 0 4 5, C4<100010>;
P_000002359c8a2500 .param/l "subu" 0 4 5, C4<100011>;
P_000002359c8a2538 .param/l "sw" 0 4 8, C4<101011>;
P_000002359c8a2570 .param/l "xor_" 0 4 5, C4<100110>;
P_000002359c8a25a8 .param/l "xori" 0 4 8, C4<001110>;
L_000002359c965020 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c9652c0 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965330 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965db0 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965560 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c964ed0 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965800 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c964f40 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965090 .functor OR 1, v000002359c9644b0_0, v000002359c899490_0, C4<0>, C4<0>;
L_000002359c965950 .functor OR 1, L_000002359c9afd90, L_000002359c9ae170, C4<0>, C4<0>;
L_000002359c965170 .functor AND 1, L_000002359c9aed50, L_000002359c9afc50, C4<1>, C4<1>;
L_000002359c965410 .functor NOT 1, v000002359c962750_0, C4<0>, C4<0>, C4<0>;
L_000002359c965b80 .functor OR 1, L_000002359c9af430, L_000002359c9af6b0, C4<0>, C4<0>;
L_000002359c9658e0 .functor OR 1, L_000002359c965b80, L_000002359c9ae210, C4<0>, C4<0>;
L_000002359c965100 .functor OR 1, L_000002359c9afa70, L_000002359c9c4c40, C4<0>, C4<0>;
L_000002359c965c60 .functor AND 1, L_000002359c9af890, L_000002359c965100, C4<1>, C4<1>;
L_000002359c9659c0 .functor OR 1, L_000002359c9c5d20, L_000002359c9c5dc0, C4<0>, C4<0>;
L_000002359c965250 .functor AND 1, L_000002359c9c4880, L_000002359c9659c0, C4<1>, C4<1>;
L_000002359c9653a0 .functor NOT 1, L_000002359c965090, C4<0>, C4<0>, C4<0>;
v000002359c8c72f0_0 .net "ALUOp", 3 0, v000002359c899e90_0;  1 drivers
v000002359c8c7390_0 .net "ALUResult", 31 0, v000002359c8c7610_0;  1 drivers
v000002359c8c76b0_0 .net "ALUSrc", 0 0, v000002359c8990d0_0;  1 drivers
v000002359c8cc9c0_0 .net "ALUin2", 31 0, L_000002359c9c49c0;  1 drivers
v000002359c8cdaa0_0 .net "MemReadEn", 0 0, v000002359c899170_0;  1 drivers
v000002359c8ce720_0 .net "MemWriteEn", 0 0, v000002359c899210_0;  1 drivers
v000002359c8cda00_0 .net "MemtoReg", 0 0, v000002359c89a390_0;  1 drivers
v000002359c8cd5a0_0 .net "PC", 31 0, v000002359c8c6f30_0;  alias, 1 drivers
v000002359c8ce040_0 .net "PCPlus1", 31 0, L_000002359c9ae030;  1 drivers
v000002359c8cd8c0_0 .net "PCsrc", 0 0, v000002359c8c6d50_0;  1 drivers
v000002359c8cd820_0 .net "RegDst", 0 0, v000002359c89a2f0_0;  1 drivers
v000002359c8cd140_0 .net "RegWriteEn", 0 0, v000002359c89a430_0;  1 drivers
v000002359c8ce0e0_0 .net "WriteRegister", 4 0, L_000002359c9af110;  1 drivers
v000002359c8cdb40_0 .net *"_ivl_0", 0 0, L_000002359c965020;  1 drivers
L_000002359c965ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002359c8cce20_0 .net/2u *"_ivl_10", 4 0, L_000002359c965ee0;  1 drivers
L_000002359c9662d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8ce680_0 .net *"_ivl_101", 15 0, L_000002359c9662d0;  1 drivers
v000002359c8cc920_0 .net *"_ivl_102", 31 0, L_000002359c9aefd0;  1 drivers
L_000002359c966318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8ce7c0_0 .net *"_ivl_105", 25 0, L_000002359c966318;  1 drivers
L_000002359c966360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8cd3c0_0 .net/2u *"_ivl_106", 31 0, L_000002359c966360;  1 drivers
v000002359c8cd460_0 .net *"_ivl_108", 0 0, L_000002359c9aed50;  1 drivers
L_000002359c9663a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002359c8ccb00_0 .net/2u *"_ivl_110", 5 0, L_000002359c9663a8;  1 drivers
v000002359c8cd1e0_0 .net *"_ivl_112", 0 0, L_000002359c9afc50;  1 drivers
v000002359c8ccec0_0 .net *"_ivl_115", 0 0, L_000002359c965170;  1 drivers
v000002359c8cca60_0 .net *"_ivl_116", 47 0, L_000002359c9afcf0;  1 drivers
L_000002359c9663f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8ccba0_0 .net *"_ivl_119", 15 0, L_000002359c9663f0;  1 drivers
L_000002359c965f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002359c8cdd20_0 .net/2u *"_ivl_12", 5 0, L_000002359c965f28;  1 drivers
v000002359c8ce400_0 .net *"_ivl_120", 47 0, L_000002359c9aedf0;  1 drivers
L_000002359c966438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8ce4a0_0 .net *"_ivl_123", 15 0, L_000002359c966438;  1 drivers
v000002359c8cddc0_0 .net *"_ivl_125", 0 0, L_000002359c9aecb0;  1 drivers
v000002359c8ccf60_0 .net *"_ivl_126", 31 0, L_000002359c9aef30;  1 drivers
v000002359c8ce360_0 .net *"_ivl_128", 47 0, L_000002359c9ae490;  1 drivers
v000002359c8cd500_0 .net *"_ivl_130", 47 0, L_000002359c9ae990;  1 drivers
v000002359c8ce180_0 .net *"_ivl_132", 47 0, L_000002359c9adef0;  1 drivers
v000002359c8cde60_0 .net *"_ivl_134", 47 0, L_000002359c9aead0;  1 drivers
v000002359c8ccc40_0 .net *"_ivl_14", 0 0, L_000002359c962e30;  1 drivers
v000002359c8cdf00_0 .net *"_ivl_140", 0 0, L_000002359c965410;  1 drivers
L_000002359c9664c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8cdfa0_0 .net/2u *"_ivl_142", 31 0, L_000002359c9664c8;  1 drivers
L_000002359c9665a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002359c8ccce0_0 .net/2u *"_ivl_146", 5 0, L_000002359c9665a0;  1 drivers
v000002359c8ccd80_0 .net *"_ivl_148", 0 0, L_000002359c9af430;  1 drivers
L_000002359c9665e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002359c8cd000_0 .net/2u *"_ivl_150", 5 0, L_000002359c9665e8;  1 drivers
v000002359c8cd6e0_0 .net *"_ivl_152", 0 0, L_000002359c9af6b0;  1 drivers
v000002359c8cd280_0 .net *"_ivl_155", 0 0, L_000002359c965b80;  1 drivers
L_000002359c966630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002359c8cdbe0_0 .net/2u *"_ivl_156", 5 0, L_000002359c966630;  1 drivers
v000002359c8ce220_0 .net *"_ivl_158", 0 0, L_000002359c9ae210;  1 drivers
L_000002359c965f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002359c8ce2c0_0 .net/2u *"_ivl_16", 4 0, L_000002359c965f70;  1 drivers
v000002359c8ce540_0 .net *"_ivl_161", 0 0, L_000002359c9658e0;  1 drivers
L_000002359c966678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8cd0a0_0 .net/2u *"_ivl_162", 15 0, L_000002359c966678;  1 drivers
v000002359c8cd320_0 .net *"_ivl_164", 31 0, L_000002359c9af750;  1 drivers
v000002359c8cd640_0 .net *"_ivl_167", 0 0, L_000002359c9ae670;  1 drivers
v000002359c8cd960_0 .net *"_ivl_168", 15 0, L_000002359c9af9d0;  1 drivers
v000002359c8cd780_0 .net *"_ivl_170", 31 0, L_000002359c9ae3f0;  1 drivers
v000002359c8ce5e0_0 .net *"_ivl_174", 31 0, L_000002359c9af7f0;  1 drivers
L_000002359c9666c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8cdc80_0 .net *"_ivl_177", 25 0, L_000002359c9666c0;  1 drivers
L_000002359c966708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c9606a0_0 .net/2u *"_ivl_178", 31 0, L_000002359c966708;  1 drivers
v000002359c961640_0 .net *"_ivl_180", 0 0, L_000002359c9af890;  1 drivers
L_000002359c966750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002359c962540_0 .net/2u *"_ivl_182", 5 0, L_000002359c966750;  1 drivers
v000002359c960a60_0 .net *"_ivl_184", 0 0, L_000002359c9afa70;  1 drivers
L_000002359c966798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002359c9622c0_0 .net/2u *"_ivl_186", 5 0, L_000002359c966798;  1 drivers
v000002359c960880_0 .net *"_ivl_188", 0 0, L_000002359c9c4c40;  1 drivers
v000002359c9607e0_0 .net *"_ivl_19", 4 0, L_000002359c962ed0;  1 drivers
v000002359c961460_0 .net *"_ivl_191", 0 0, L_000002359c965100;  1 drivers
v000002359c962220_0 .net *"_ivl_193", 0 0, L_000002359c965c60;  1 drivers
L_000002359c9667e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002359c9610a0_0 .net/2u *"_ivl_194", 5 0, L_000002359c9667e0;  1 drivers
v000002359c961780_0 .net *"_ivl_196", 0 0, L_000002359c9c3fc0;  1 drivers
L_000002359c966828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002359c9611e0_0 .net/2u *"_ivl_198", 31 0, L_000002359c966828;  1 drivers
L_000002359c965e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002359c961820_0 .net/2u *"_ivl_2", 5 0, L_000002359c965e98;  1 drivers
v000002359c9616e0_0 .net *"_ivl_20", 4 0, L_000002359c962f70;  1 drivers
v000002359c960920_0 .net *"_ivl_200", 31 0, L_000002359c9c4060;  1 drivers
v000002359c960f60_0 .net *"_ivl_204", 31 0, L_000002359c9c4380;  1 drivers
L_000002359c966870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c9609c0_0 .net *"_ivl_207", 25 0, L_000002359c966870;  1 drivers
L_000002359c9668b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c9620e0_0 .net/2u *"_ivl_208", 31 0, L_000002359c9668b8;  1 drivers
v000002359c960b00_0 .net *"_ivl_210", 0 0, L_000002359c9c4880;  1 drivers
L_000002359c966900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002359c960740_0 .net/2u *"_ivl_212", 5 0, L_000002359c966900;  1 drivers
v000002359c9618c0_0 .net *"_ivl_214", 0 0, L_000002359c9c5d20;  1 drivers
L_000002359c966948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002359c961140_0 .net/2u *"_ivl_216", 5 0, L_000002359c966948;  1 drivers
v000002359c962040_0 .net *"_ivl_218", 0 0, L_000002359c9c5dc0;  1 drivers
v000002359c961b40_0 .net *"_ivl_221", 0 0, L_000002359c9659c0;  1 drivers
v000002359c961aa0_0 .net *"_ivl_223", 0 0, L_000002359c965250;  1 drivers
L_000002359c966990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002359c9613c0_0 .net/2u *"_ivl_224", 5 0, L_000002359c966990;  1 drivers
v000002359c961960_0 .net *"_ivl_226", 0 0, L_000002359c9c5460;  1 drivers
v000002359c961c80_0 .net *"_ivl_228", 31 0, L_000002359c9c4a60;  1 drivers
v000002359c961280_0 .net *"_ivl_24", 0 0, L_000002359c965330;  1 drivers
L_000002359c965fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002359c960ba0_0 .net/2u *"_ivl_26", 4 0, L_000002359c965fb8;  1 drivers
v000002359c960c40_0 .net *"_ivl_29", 4 0, L_000002359c963010;  1 drivers
v000002359c960ce0_0 .net *"_ivl_32", 0 0, L_000002359c965db0;  1 drivers
L_000002359c966000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002359c961a00_0 .net/2u *"_ivl_34", 4 0, L_000002359c966000;  1 drivers
v000002359c961be0_0 .net *"_ivl_37", 4 0, L_000002359c9633d0;  1 drivers
v000002359c962400_0 .net *"_ivl_40", 0 0, L_000002359c965560;  1 drivers
L_000002359c966048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c961d20_0 .net/2u *"_ivl_42", 15 0, L_000002359c966048;  1 drivers
v000002359c961dc0_0 .net *"_ivl_45", 15 0, L_000002359c9af610;  1 drivers
v000002359c961e60_0 .net *"_ivl_48", 0 0, L_000002359c964ed0;  1 drivers
v000002359c961f00_0 .net *"_ivl_5", 5 0, L_000002359c962cf0;  1 drivers
L_000002359c966090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c960d80_0 .net/2u *"_ivl_50", 36 0, L_000002359c966090;  1 drivers
L_000002359c9660d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c961fa0_0 .net/2u *"_ivl_52", 31 0, L_000002359c9660d8;  1 drivers
v000002359c962180_0 .net *"_ivl_55", 4 0, L_000002359c9ae850;  1 drivers
v000002359c962360_0 .net *"_ivl_56", 36 0, L_000002359c9ae8f0;  1 drivers
v000002359c9624a0_0 .net *"_ivl_58", 36 0, L_000002359c9adf90;  1 drivers
v000002359c960e20_0 .net *"_ivl_62", 0 0, L_000002359c965800;  1 drivers
L_000002359c966120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002359c960ec0_0 .net/2u *"_ivl_64", 5 0, L_000002359c966120;  1 drivers
v000002359c961000_0 .net *"_ivl_67", 5 0, L_000002359c9ae7b0;  1 drivers
v000002359c961320_0 .net *"_ivl_70", 0 0, L_000002359c964f40;  1 drivers
L_000002359c966168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c961500_0 .net/2u *"_ivl_72", 57 0, L_000002359c966168;  1 drivers
L_000002359c9661b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c9615a0_0 .net/2u *"_ivl_74", 31 0, L_000002359c9661b0;  1 drivers
v000002359c963830_0 .net *"_ivl_77", 25 0, L_000002359c9afb10;  1 drivers
v000002359c963470_0 .net *"_ivl_78", 57 0, L_000002359c9afbb0;  1 drivers
v000002359c9642d0_0 .net *"_ivl_8", 0 0, L_000002359c9652c0;  1 drivers
v000002359c9630b0_0 .net *"_ivl_80", 57 0, L_000002359c9af390;  1 drivers
L_000002359c9661f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002359c9626b0_0 .net/2u *"_ivl_84", 31 0, L_000002359c9661f8;  1 drivers
L_000002359c966240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002359c9638d0_0 .net/2u *"_ivl_88", 5 0, L_000002359c966240;  1 drivers
v000002359c963790_0 .net *"_ivl_90", 0 0, L_000002359c9afd90;  1 drivers
L_000002359c966288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002359c963650_0 .net/2u *"_ivl_92", 5 0, L_000002359c966288;  1 drivers
v000002359c964190_0 .net *"_ivl_94", 0 0, L_000002359c9ae170;  1 drivers
v000002359c963d30_0 .net *"_ivl_97", 0 0, L_000002359c965950;  1 drivers
v000002359c963a10_0 .net *"_ivl_98", 47 0, L_000002359c9af570;  1 drivers
v000002359c963ab0_0 .net "adderResult", 31 0, L_000002359c9aea30;  1 drivers
v000002359c963150_0 .net "address", 31 0, L_000002359c9aee90;  1 drivers
v000002359c9635b0_0 .net "clk", 0 0, L_000002359c965090;  alias, 1 drivers
v000002359c9636f0_0 .var "cycles_consumed", 31 0;
v000002359c963bf0_0 .net "extImm", 31 0, L_000002359c9ae710;  1 drivers
v000002359c9627f0_0 .net "funct", 5 0, L_000002359c9ae5d0;  1 drivers
v000002359c962890_0 .net "hlt", 0 0, v000002359c899490_0;  1 drivers
v000002359c963dd0_0 .net "imm", 15 0, L_000002359c9ae350;  1 drivers
v000002359c962930_0 .net "immediate", 31 0, L_000002359c9c3f20;  1 drivers
v000002359c9640f0_0 .net "input_clk", 0 0, v000002359c9644b0_0;  1 drivers
v000002359c963330_0 .net "instruction", 31 0, L_000002359c9ae2b0;  1 drivers
v000002359c963b50_0 .net "memoryReadData", 31 0, v000002359c8c6ad0_0;  1 drivers
v000002359c963e70_0 .net "nextPC", 31 0, L_000002359c9aeb70;  1 drivers
v000002359c963970_0 .net "opcode", 5 0, L_000002359c962d90;  1 drivers
v000002359c963c90_0 .net "rd", 4 0, L_000002359c963290;  1 drivers
v000002359c962a70_0 .net "readData1", 31 0, L_000002359c9654f0;  1 drivers
v000002359c964370_0 .net "readData1_w", 31 0, L_000002359c9c4b00;  1 drivers
v000002359c9629d0_0 .net "readData2", 31 0, L_000002359c965b10;  1 drivers
v000002359c962b10_0 .net "rs", 4 0, L_000002359c9631f0;  1 drivers
v000002359c963510_0 .net "rst", 0 0, v000002359c962750_0;  1 drivers
v000002359c964230_0 .net "rt", 4 0, L_000002359c9aec10;  1 drivers
v000002359c963f10_0 .net "shamt", 31 0, L_000002359c9af4d0;  1 drivers
v000002359c963fb0_0 .net "wire_instruction", 31 0, L_000002359c965870;  1 drivers
v000002359c964050_0 .net "writeData", 31 0, L_000002359c9c4600;  1 drivers
v000002359c964410_0 .net "zero", 0 0, L_000002359c9c58c0;  1 drivers
L_000002359c962cf0 .part L_000002359c9ae2b0, 26, 6;
L_000002359c962d90 .functor MUXZ 6, L_000002359c962cf0, L_000002359c965e98, L_000002359c965020, C4<>;
L_000002359c962e30 .cmp/eq 6, L_000002359c962d90, L_000002359c965f28;
L_000002359c962ed0 .part L_000002359c9ae2b0, 11, 5;
L_000002359c962f70 .functor MUXZ 5, L_000002359c962ed0, L_000002359c965f70, L_000002359c962e30, C4<>;
L_000002359c963290 .functor MUXZ 5, L_000002359c962f70, L_000002359c965ee0, L_000002359c9652c0, C4<>;
L_000002359c963010 .part L_000002359c9ae2b0, 21, 5;
L_000002359c9631f0 .functor MUXZ 5, L_000002359c963010, L_000002359c965fb8, L_000002359c965330, C4<>;
L_000002359c9633d0 .part L_000002359c9ae2b0, 16, 5;
L_000002359c9aec10 .functor MUXZ 5, L_000002359c9633d0, L_000002359c966000, L_000002359c965db0, C4<>;
L_000002359c9af610 .part L_000002359c9ae2b0, 0, 16;
L_000002359c9ae350 .functor MUXZ 16, L_000002359c9af610, L_000002359c966048, L_000002359c965560, C4<>;
L_000002359c9ae850 .part L_000002359c9ae2b0, 6, 5;
L_000002359c9ae8f0 .concat [ 5 32 0 0], L_000002359c9ae850, L_000002359c9660d8;
L_000002359c9adf90 .functor MUXZ 37, L_000002359c9ae8f0, L_000002359c966090, L_000002359c964ed0, C4<>;
L_000002359c9af4d0 .part L_000002359c9adf90, 0, 32;
L_000002359c9ae7b0 .part L_000002359c9ae2b0, 0, 6;
L_000002359c9ae5d0 .functor MUXZ 6, L_000002359c9ae7b0, L_000002359c966120, L_000002359c965800, C4<>;
L_000002359c9afb10 .part L_000002359c9ae2b0, 0, 26;
L_000002359c9afbb0 .concat [ 26 32 0 0], L_000002359c9afb10, L_000002359c9661b0;
L_000002359c9af390 .functor MUXZ 58, L_000002359c9afbb0, L_000002359c966168, L_000002359c964f40, C4<>;
L_000002359c9aee90 .part L_000002359c9af390, 0, 32;
L_000002359c9ae030 .arith/sum 32, v000002359c8c6f30_0, L_000002359c9661f8;
L_000002359c9afd90 .cmp/eq 6, L_000002359c962d90, L_000002359c966240;
L_000002359c9ae170 .cmp/eq 6, L_000002359c962d90, L_000002359c966288;
L_000002359c9af570 .concat [ 32 16 0 0], L_000002359c9aee90, L_000002359c9662d0;
L_000002359c9aefd0 .concat [ 6 26 0 0], L_000002359c962d90, L_000002359c966318;
L_000002359c9aed50 .cmp/eq 32, L_000002359c9aefd0, L_000002359c966360;
L_000002359c9afc50 .cmp/eq 6, L_000002359c9ae5d0, L_000002359c9663a8;
L_000002359c9afcf0 .concat [ 32 16 0 0], L_000002359c9654f0, L_000002359c9663f0;
L_000002359c9aedf0 .concat [ 32 16 0 0], v000002359c8c6f30_0, L_000002359c966438;
L_000002359c9aecb0 .part L_000002359c9ae350, 15, 1;
LS_000002359c9aef30_0_0 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_4 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_8 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_12 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_16 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_20 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_24 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_0_28 .concat [ 1 1 1 1], L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0, L_000002359c9aecb0;
LS_000002359c9aef30_1_0 .concat [ 4 4 4 4], LS_000002359c9aef30_0_0, LS_000002359c9aef30_0_4, LS_000002359c9aef30_0_8, LS_000002359c9aef30_0_12;
LS_000002359c9aef30_1_4 .concat [ 4 4 4 4], LS_000002359c9aef30_0_16, LS_000002359c9aef30_0_20, LS_000002359c9aef30_0_24, LS_000002359c9aef30_0_28;
L_000002359c9aef30 .concat [ 16 16 0 0], LS_000002359c9aef30_1_0, LS_000002359c9aef30_1_4;
L_000002359c9ae490 .concat [ 16 32 0 0], L_000002359c9ae350, L_000002359c9aef30;
L_000002359c9ae990 .arith/sum 48, L_000002359c9aedf0, L_000002359c9ae490;
L_000002359c9adef0 .functor MUXZ 48, L_000002359c9ae990, L_000002359c9afcf0, L_000002359c965170, C4<>;
L_000002359c9aead0 .functor MUXZ 48, L_000002359c9adef0, L_000002359c9af570, L_000002359c965950, C4<>;
L_000002359c9aea30 .part L_000002359c9aead0, 0, 32;
L_000002359c9aeb70 .functor MUXZ 32, L_000002359c9ae030, L_000002359c9aea30, v000002359c8c6d50_0, C4<>;
L_000002359c9ae2b0 .functor MUXZ 32, L_000002359c965870, L_000002359c9664c8, L_000002359c965410, C4<>;
L_000002359c9af430 .cmp/eq 6, L_000002359c962d90, L_000002359c9665a0;
L_000002359c9af6b0 .cmp/eq 6, L_000002359c962d90, L_000002359c9665e8;
L_000002359c9ae210 .cmp/eq 6, L_000002359c962d90, L_000002359c966630;
L_000002359c9af750 .concat [ 16 16 0 0], L_000002359c9ae350, L_000002359c966678;
L_000002359c9ae670 .part L_000002359c9ae350, 15, 1;
LS_000002359c9af9d0_0_0 .concat [ 1 1 1 1], L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670;
LS_000002359c9af9d0_0_4 .concat [ 1 1 1 1], L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670;
LS_000002359c9af9d0_0_8 .concat [ 1 1 1 1], L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670;
LS_000002359c9af9d0_0_12 .concat [ 1 1 1 1], L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670, L_000002359c9ae670;
L_000002359c9af9d0 .concat [ 4 4 4 4], LS_000002359c9af9d0_0_0, LS_000002359c9af9d0_0_4, LS_000002359c9af9d0_0_8, LS_000002359c9af9d0_0_12;
L_000002359c9ae3f0 .concat [ 16 16 0 0], L_000002359c9ae350, L_000002359c9af9d0;
L_000002359c9ae710 .functor MUXZ 32, L_000002359c9ae3f0, L_000002359c9af750, L_000002359c9658e0, C4<>;
L_000002359c9af7f0 .concat [ 6 26 0 0], L_000002359c962d90, L_000002359c9666c0;
L_000002359c9af890 .cmp/eq 32, L_000002359c9af7f0, L_000002359c966708;
L_000002359c9afa70 .cmp/eq 6, L_000002359c9ae5d0, L_000002359c966750;
L_000002359c9c4c40 .cmp/eq 6, L_000002359c9ae5d0, L_000002359c966798;
L_000002359c9c3fc0 .cmp/eq 6, L_000002359c962d90, L_000002359c9667e0;
L_000002359c9c4060 .functor MUXZ 32, L_000002359c9ae710, L_000002359c966828, L_000002359c9c3fc0, C4<>;
L_000002359c9c3f20 .functor MUXZ 32, L_000002359c9c4060, L_000002359c9af4d0, L_000002359c965c60, C4<>;
L_000002359c9c4380 .concat [ 6 26 0 0], L_000002359c962d90, L_000002359c966870;
L_000002359c9c4880 .cmp/eq 32, L_000002359c9c4380, L_000002359c9668b8;
L_000002359c9c5d20 .cmp/eq 6, L_000002359c9ae5d0, L_000002359c966900;
L_000002359c9c5dc0 .cmp/eq 6, L_000002359c9ae5d0, L_000002359c966948;
L_000002359c9c5460 .cmp/eq 6, L_000002359c962d90, L_000002359c966990;
L_000002359c9c4a60 .functor MUXZ 32, L_000002359c9654f0, v000002359c8c6f30_0, L_000002359c9c5460, C4<>;
L_000002359c9c4b00 .functor MUXZ 32, L_000002359c9c4a60, L_000002359c965b10, L_000002359c965250, C4<>;
S_000002359c835ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002359c887520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002359c9651e0 .functor NOT 1, v000002359c8990d0_0, C4<0>, C4<0>, C4<0>;
v000002359c89a070_0 .net *"_ivl_0", 0 0, L_000002359c9651e0;  1 drivers
v000002359c89acf0_0 .net "in1", 31 0, L_000002359c965b10;  alias, 1 drivers
v000002359c899030_0 .net "in2", 31 0, L_000002359c9c3f20;  alias, 1 drivers
v000002359c89ae30_0 .net "out", 31 0, L_000002359c9c49c0;  alias, 1 drivers
v000002359c89a750_0 .net "s", 0 0, v000002359c8990d0_0;  alias, 1 drivers
L_000002359c9c49c0 .functor MUXZ 32, L_000002359c9c3f20, L_000002359c965b10, L_000002359c9651e0, C4<>;
S_000002359c9269c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002359c8c52d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002359c8c5308 .param/l "add" 0 4 5, C4<100000>;
P_000002359c8c5340 .param/l "addi" 0 4 8, C4<001000>;
P_000002359c8c5378 .param/l "addu" 0 4 5, C4<100001>;
P_000002359c8c53b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002359c8c53e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002359c8c5420 .param/l "beq" 0 4 10, C4<000100>;
P_000002359c8c5458 .param/l "bne" 0 4 10, C4<000101>;
P_000002359c8c5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002359c8c54c8 .param/l "j" 0 4 12, C4<000010>;
P_000002359c8c5500 .param/l "jal" 0 4 12, C4<000011>;
P_000002359c8c5538 .param/l "jr" 0 4 6, C4<001000>;
P_000002359c8c5570 .param/l "lw" 0 4 8, C4<100011>;
P_000002359c8c55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002359c8c55e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002359c8c5618 .param/l "ori" 0 4 8, C4<001101>;
P_000002359c8c5650 .param/l "sgt" 0 4 6, C4<101011>;
P_000002359c8c5688 .param/l "sll" 0 4 6, C4<000000>;
P_000002359c8c56c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002359c8c56f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002359c8c5730 .param/l "srl" 0 4 6, C4<000010>;
P_000002359c8c5768 .param/l "sub" 0 4 5, C4<100010>;
P_000002359c8c57a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002359c8c57d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002359c8c5810 .param/l "xor_" 0 4 5, C4<100110>;
P_000002359c8c5848 .param/l "xori" 0 4 8, C4<001110>;
v000002359c899e90_0 .var "ALUOp", 3 0;
v000002359c8990d0_0 .var "ALUSrc", 0 0;
v000002359c899170_0 .var "MemReadEn", 0 0;
v000002359c899210_0 .var "MemWriteEn", 0 0;
v000002359c89a390_0 .var "MemtoReg", 0 0;
v000002359c89a2f0_0 .var "RegDst", 0 0;
v000002359c89a430_0 .var "RegWriteEn", 0 0;
v000002359c89a4d0_0 .net "funct", 5 0, L_000002359c9ae5d0;  alias, 1 drivers
v000002359c899490_0 .var "hlt", 0 0;
v000002359c899ad0_0 .net "opcode", 5 0, L_000002359c962d90;  alias, 1 drivers
v000002359c89a610_0 .net "rst", 0 0, v000002359c962750_0;  alias, 1 drivers
E_000002359c887c20 .event anyedge, v000002359c89a610_0, v000002359c899ad0_0, v000002359c89a4d0_0;
S_000002359c926b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002359c887aa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002359c965870 .functor BUFZ 32, L_000002359c9af070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002359c899f30_0 .net "Data_Out", 31 0, L_000002359c965870;  alias, 1 drivers
v000002359c899fd0 .array "InstMem", 0 1023, 31 0;
v000002359c899990_0 .net *"_ivl_0", 31 0, L_000002359c9af070;  1 drivers
v000002359c8997b0_0 .net *"_ivl_3", 9 0, L_000002359c9ae530;  1 drivers
v000002359c89a6b0_0 .net *"_ivl_4", 11 0, L_000002359c9ae0d0;  1 drivers
L_000002359c966480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002359c899530_0 .net *"_ivl_7", 1 0, L_000002359c966480;  1 drivers
v000002359c899850_0 .net "addr", 31 0, v000002359c8c6f30_0;  alias, 1 drivers
v000002359c89a7f0_0 .var/i "i", 31 0;
L_000002359c9af070 .array/port v000002359c899fd0, L_000002359c9ae0d0;
L_000002359c9ae530 .part v000002359c8c6f30_0, 0, 10;
L_000002359c9ae0d0 .concat [ 10 2 0 0], L_000002359c9ae530, L_000002359c966480;
S_000002359c835400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002359c9654f0 .functor BUFZ 32, L_000002359c9af2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002359c965b10 .functor BUFZ 32, L_000002359c9af930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002359c899670_0 .net *"_ivl_0", 31 0, L_000002359c9af2f0;  1 drivers
v000002359c899b70_0 .net *"_ivl_10", 6 0, L_000002359c9af250;  1 drivers
L_000002359c966558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002359c875d40_0 .net *"_ivl_13", 1 0, L_000002359c966558;  1 drivers
v000002359c874da0_0 .net *"_ivl_2", 6 0, L_000002359c9af1b0;  1 drivers
L_000002359c966510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002359c8c8010_0 .net *"_ivl_5", 1 0, L_000002359c966510;  1 drivers
v000002359c8c7110_0 .net *"_ivl_8", 31 0, L_000002359c9af930;  1 drivers
v000002359c8c6c10_0 .net "clk", 0 0, L_000002359c965090;  alias, 1 drivers
v000002359c8c79d0_0 .var/i "i", 31 0;
v000002359c8c85b0_0 .net "readData1", 31 0, L_000002359c9654f0;  alias, 1 drivers
v000002359c8c7430_0 .net "readData2", 31 0, L_000002359c965b10;  alias, 1 drivers
v000002359c8c77f0_0 .net "readRegister1", 4 0, L_000002359c9631f0;  alias, 1 drivers
v000002359c8c8330_0 .net "readRegister2", 4 0, L_000002359c9aec10;  alias, 1 drivers
v000002359c8c8790 .array "registers", 31 0, 31 0;
v000002359c8c7750_0 .net "rst", 0 0, v000002359c962750_0;  alias, 1 drivers
v000002359c8c7c50_0 .net "we", 0 0, v000002359c89a430_0;  alias, 1 drivers
v000002359c8c83d0_0 .net "writeData", 31 0, L_000002359c9c4600;  alias, 1 drivers
v000002359c8c7930_0 .net "writeRegister", 4 0, L_000002359c9af110;  alias, 1 drivers
E_000002359c8873a0/0 .event negedge, v000002359c89a610_0;
E_000002359c8873a0/1 .event posedge, v000002359c8c6c10_0;
E_000002359c8873a0 .event/or E_000002359c8873a0/0, E_000002359c8873a0/1;
L_000002359c9af2f0 .array/port v000002359c8c8790, L_000002359c9af1b0;
L_000002359c9af1b0 .concat [ 5 2 0 0], L_000002359c9631f0, L_000002359c966510;
L_000002359c9af930 .array/port v000002359c8c8790, L_000002359c9af250;
L_000002359c9af250 .concat [ 5 2 0 0], L_000002359c9aec10, L_000002359c966558;
S_000002359c835590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002359c835400;
 .timescale 0 0;
v000002359c8995d0_0 .var/i "i", 31 0;
S_000002359c81f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002359c887da0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002359c964fb0 .functor NOT 1, v000002359c89a2f0_0, C4<0>, C4<0>, C4<0>;
v000002359c8c74d0_0 .net *"_ivl_0", 0 0, L_000002359c964fb0;  1 drivers
v000002359c8c8650_0 .net "in1", 4 0, L_000002359c9aec10;  alias, 1 drivers
v000002359c8c7570_0 .net "in2", 4 0, L_000002359c963290;  alias, 1 drivers
v000002359c8c7890_0 .net "out", 4 0, L_000002359c9af110;  alias, 1 drivers
v000002359c8c6cb0_0 .net "s", 0 0, v000002359c89a2f0_0;  alias, 1 drivers
L_000002359c9af110 .functor MUXZ 5, L_000002359c963290, L_000002359c9aec10, L_000002359c964fb0, C4<>;
S_000002359c81f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002359c887620 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002359c965480 .functor NOT 1, v000002359c89a390_0, C4<0>, C4<0>, C4<0>;
v000002359c8c7250_0 .net *"_ivl_0", 0 0, L_000002359c965480;  1 drivers
v000002359c8c7d90_0 .net "in1", 31 0, v000002359c8c7610_0;  alias, 1 drivers
v000002359c8c80b0_0 .net "in2", 31 0, v000002359c8c6ad0_0;  alias, 1 drivers
v000002359c8c7cf0_0 .net "out", 31 0, L_000002359c9c4600;  alias, 1 drivers
v000002359c8c7a70_0 .net "s", 0 0, v000002359c89a390_0;  alias, 1 drivers
L_000002359c9c4600 .functor MUXZ 32, v000002359c8c6ad0_0, v000002359c8c7610_0, L_000002359c965480, C4<>;
S_000002359c866240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002359c8663d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002359c866408 .param/l "AND" 0 9 12, C4<0010>;
P_000002359c866440 .param/l "NOR" 0 9 12, C4<0101>;
P_000002359c866478 .param/l "OR" 0 9 12, C4<0011>;
P_000002359c8664b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002359c8664e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002359c866520 .param/l "SLT" 0 9 12, C4<0110>;
P_000002359c866558 .param/l "SRL" 0 9 12, C4<1001>;
P_000002359c866590 .param/l "SUB" 0 9 12, C4<0001>;
P_000002359c8665c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002359c866600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002359c866638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002359c9669d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002359c8c86f0_0 .net/2u *"_ivl_0", 31 0, L_000002359c9669d8;  1 drivers
v000002359c8c68f0_0 .net "opSel", 3 0, v000002359c899e90_0;  alias, 1 drivers
v000002359c8c7b10_0 .net "operand1", 31 0, L_000002359c9c4b00;  alias, 1 drivers
v000002359c8c6a30_0 .net "operand2", 31 0, L_000002359c9c49c0;  alias, 1 drivers
v000002359c8c7610_0 .var "result", 31 0;
v000002359c8c8150_0 .net "zero", 0 0, L_000002359c9c58c0;  alias, 1 drivers
E_000002359c8872a0 .event anyedge, v000002359c899e90_0, v000002359c8c7b10_0, v000002359c89ae30_0;
L_000002359c9c58c0 .cmp/eq 32, v000002359c8c7610_0, L_000002359c9669d8;
S_000002359c84d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002359c960090 .param/l "RType" 0 4 2, C4<000000>;
P_000002359c9600c8 .param/l "add" 0 4 5, C4<100000>;
P_000002359c960100 .param/l "addi" 0 4 8, C4<001000>;
P_000002359c960138 .param/l "addu" 0 4 5, C4<100001>;
P_000002359c960170 .param/l "and_" 0 4 5, C4<100100>;
P_000002359c9601a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002359c9601e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002359c960218 .param/l "bne" 0 4 10, C4<000101>;
P_000002359c960250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002359c960288 .param/l "j" 0 4 12, C4<000010>;
P_000002359c9602c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002359c9602f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002359c960330 .param/l "lw" 0 4 8, C4<100011>;
P_000002359c960368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002359c9603a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002359c9603d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002359c960410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002359c960448 .param/l "sll" 0 4 6, C4<000000>;
P_000002359c960480 .param/l "slt" 0 4 5, C4<101010>;
P_000002359c9604b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002359c9604f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002359c960528 .param/l "sub" 0 4 5, C4<100010>;
P_000002359c960560 .param/l "subu" 0 4 5, C4<100011>;
P_000002359c960598 .param/l "sw" 0 4 8, C4<101011>;
P_000002359c9605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002359c960608 .param/l "xori" 0 4 8, C4<001110>;
v000002359c8c6d50_0 .var "PCsrc", 0 0;
v000002359c8c7e30_0 .net "funct", 5 0, L_000002359c9ae5d0;  alias, 1 drivers
v000002359c8c7bb0_0 .net "opcode", 5 0, L_000002359c962d90;  alias, 1 drivers
v000002359c8c8470_0 .net "operand1", 31 0, L_000002359c9654f0;  alias, 1 drivers
v000002359c8c7ed0_0 .net "operand2", 31 0, L_000002359c9c49c0;  alias, 1 drivers
v000002359c8c6990_0 .net "rst", 0 0, v000002359c962750_0;  alias, 1 drivers
E_000002359c887660/0 .event anyedge, v000002359c89a610_0, v000002359c899ad0_0, v000002359c8c85b0_0, v000002359c89ae30_0;
E_000002359c887660/1 .event anyedge, v000002359c89a4d0_0;
E_000002359c887660 .event/or E_000002359c887660/0, E_000002359c887660/1;
S_000002359c84da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002359c8c7f70 .array "DataMem", 0 1023, 31 0;
v000002359c8c81f0_0 .net "address", 31 0, v000002359c8c7610_0;  alias, 1 drivers
v000002359c8c8290_0 .net "clock", 0 0, L_000002359c9653a0;  1 drivers
v000002359c8c6b70_0 .net "data", 31 0, L_000002359c965b10;  alias, 1 drivers
v000002359c8c8510_0 .var/i "i", 31 0;
v000002359c8c6ad0_0 .var "q", 31 0;
v000002359c8c6df0_0 .net "rden", 0 0, v000002359c899170_0;  alias, 1 drivers
v000002359c8c6e90_0 .net "wren", 0 0, v000002359c899210_0;  alias, 1 drivers
E_000002359c887160 .event posedge, v000002359c8c8290_0;
S_000002359c816a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002359c835d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002359c8872e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002359c8c6fd0_0 .net "PCin", 31 0, L_000002359c9aeb70;  alias, 1 drivers
v000002359c8c6f30_0 .var "PCout", 31 0;
v000002359c8c7070_0 .net "clk", 0 0, L_000002359c965090;  alias, 1 drivers
v000002359c8c71b0_0 .net "rst", 0 0, v000002359c962750_0;  alias, 1 drivers
    .scope S_000002359c84d8d0;
T_0 ;
    %wait E_000002359c887660;
    %load/vec4 v000002359c8c6990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002359c8c6d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002359c8c7bb0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002359c8c8470_0;
    %load/vec4 v000002359c8c7ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002359c8c7bb0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002359c8c8470_0;
    %load/vec4 v000002359c8c7ed0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002359c8c7bb0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002359c8c7bb0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002359c8c7bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002359c8c7e30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002359c8c6d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002359c816a50;
T_1 ;
    %wait E_000002359c8873a0;
    %load/vec4 v000002359c8c71b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002359c8c6f30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002359c8c6fd0_0;
    %assign/vec4 v000002359c8c6f30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002359c926b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002359c89a7f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002359c89a7f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002359c89a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %load/vec4 v000002359c89a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002359c89a7f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c899fd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002359c9269c0;
T_3 ;
    %wait E_000002359c887c20;
    %load/vec4 v000002359c89a610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002359c899490_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002359c899210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002359c89a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002359c899170_0, 0;
    %assign/vec4 v000002359c89a2f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002359c899490_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002359c899e90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002359c8990d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002359c89a430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002359c899210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002359c89a390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002359c899170_0, 0, 1;
    %store/vec4 v000002359c89a2f0_0, 0, 1;
    %load/vec4 v000002359c899ad0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c899490_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %load/vec4 v000002359c89a4d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002359c89a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c899170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c89a390_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c899210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002359c8990d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002359c899e90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002359c835400;
T_4 ;
    %wait E_000002359c8873a0;
    %fork t_1, S_000002359c835590;
    %jmp t_0;
    .scope S_000002359c835590;
t_1 ;
    %load/vec4 v000002359c8c7750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002359c8995d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002359c8995d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002359c8995d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c8c8790, 0, 4;
    %load/vec4 v000002359c8995d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002359c8995d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002359c8c7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002359c8c83d0_0;
    %load/vec4 v000002359c8c7930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c8c8790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c8c8790, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002359c835400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002359c835400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002359c8c79d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002359c8c79d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002359c8c79d0_0;
    %ix/getv/s 4, v000002359c8c79d0_0;
    %load/vec4a v000002359c8c8790, 4;
    %ix/getv/s 4, v000002359c8c79d0_0;
    %load/vec4a v000002359c8c8790, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002359c8c79d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002359c8c79d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002359c866240;
T_6 ;
    %wait E_000002359c8872a0;
    %load/vec4 v000002359c8c68f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %add;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %sub;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %and;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %or;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %xor;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %or;
    %inv;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002359c8c7b10_0;
    %load/vec4 v000002359c8c6a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002359c8c6a30_0;
    %load/vec4 v000002359c8c7b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002359c8c7b10_0;
    %ix/getv 4, v000002359c8c6a30_0;
    %shiftl 4;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002359c8c7b10_0;
    %ix/getv 4, v000002359c8c6a30_0;
    %shiftr 4;
    %assign/vec4 v000002359c8c7610_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002359c84da60;
T_7 ;
    %wait E_000002359c887160;
    %load/vec4 v000002359c8c6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002359c8c81f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002359c8c7f70, 4;
    %assign/vec4 v000002359c8c6ad0_0, 0;
T_7.0 ;
    %load/vec4 v000002359c8c6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002359c8c6b70_0;
    %ix/getv 3, v000002359c8c81f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c8c7f70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002359c84da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002359c8c8510_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002359c8c8510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002359c8c8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002359c8c7f70, 0, 4;
    %load/vec4 v000002359c8c8510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002359c8c8510_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002359c84da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002359c8c8510_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002359c8c8510_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002359c8c8510_0;
    %load/vec4a v000002359c8c7f70, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002359c8c8510_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002359c8c8510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002359c8c8510_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002359c835d40;
T_10 ;
    %wait E_000002359c8873a0;
    %load/vec4 v000002359c963510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002359c9636f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002359c9636f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002359c9636f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002359c88f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002359c9644b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002359c962750_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002359c88f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002359c9644b0_0;
    %inv;
    %assign/vec4 v000002359c9644b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002359c88f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002359c962750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002359c962750_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002359c962c50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
