/*******************************************************************************
 * Copyright IBM Corp. and others 2018
 *
 * This program and the accompanying materials are made available under
 * the terms of the Eclipse Public License 2.0 which accompanies this
 * distribution and is available at https://www.eclipse.org/legal/epl-2.0/
 * or the Apache License, Version 2.0 which accompanies this distribution
 * and is available at https://www.apache.org/licenses/LICENSE-2.0.
 *
 * This Source Code may also be made available under the following Secondary
 * Licenses when the conditions for such availability set forth in the
 * Eclipse Public License, v. 2.0 are satisfied: GNU General Public License,
 * version 2 with the GNU Classpath Exception [1] and GNU General Public
 * License, version 2 with the OpenJDK Assembly Exception [2].
 *
 * [1] https://www.gnu.org/software/classpath/license.html
 * [2] https://openjdk.org/legal/assembly-exception.html
 *
 * SPDX-License-Identifier: EPL-2.0 OR Apache-2.0 OR GPL-2.0-only WITH Classpath-exception-2.0 OR GPL-2.0-only WITH OpenJDK-assembly-exception-1.0
 *******************************************************************************/

#ifndef GENERATE_INSTRUCTIONS_INCL
#define GENERATE_INSTRUCTIONS_INCL

#include <stddef.h>
#include <stdint.h>
#include "codegen/ARM64ConditionCode.hpp"
#include "codegen/ARM64Instruction.hpp"
#include "codegen/ARM64ShiftCode.hpp"
#include "codegen/InstOpCode.hpp"
#include "codegen/Instruction.hpp"
#include "env/jittypes.h"
#include "runtime/Runtime.hpp"

namespace TR {
class CodeGenerator;
class LabelSymbol;
class MemoryReference;
class Node;
class Register;
class RegisterDependencyConditions;
class Snippet;
class SymbolReference;
} // namespace TR

/*
 * @brief Generates simple instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Instruction *preced = NULL);

inline TR::Instruction *generateInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Instruction *preced = NULL)
{
    return Inst(cg, op, node, preced);
}

/*
 * @brief Generates imm instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::ARM64ImmInstruction *Inst_Imm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uint32_t imm,
    TR::Instruction *preced = NULL);

inline TR::ARM64ImmInstruction *generateImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_Imm(cg, op, node, imm, preced);
}

/*
 * @brief Generates relocatable imm instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] relocationKind : relocation kind
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_RelocatableImm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uintptr_t imm,
    TR_ExternalRelocationTargetKind relocationKind, TR::Instruction *preced = NULL);

inline TR::Instruction *generateRelocatableImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    uintptr_t imm, TR_ExternalRelocationTargetKind relocationKind, TR::Instruction *preced = NULL)
{
    return Inst_RelocatableImm(cg, op, node, imm, relocationKind, preced);
}

/*
 * @brief Generates relocatable imm instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] relocationKind : relocation kind
 * @param[in] sr : symbol reference
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_RelocatableImm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uintptr_t imm,
    TR_ExternalRelocationTargetKind relocationKind, TR::SymbolReference *sr, TR::Instruction *preced = NULL);

inline TR::Instruction *generateRelocatableImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    uintptr_t imm, TR_ExternalRelocationTargetKind relocationKind, TR::SymbolReference *sr,
    TR::Instruction *preced = NULL)
{
    return Inst_RelocatableImm(cg, op, node, imm, relocationKind, sr, preced);
}

/*
 * @brief Generates imm sym instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] cond : register dependency condition
 * @param[in] sr : symbol reference
 * @param[in] s : call snippet
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ImmSym(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uintptr_t imm,
    TR::RegisterDependencyConditions *cond, TR::SymbolReference *sr, TR::Snippet *s, TR::Instruction *preced = NULL);

inline TR::Instruction *generateImmSymInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uintptr_t imm,
    TR::RegisterDependencyConditions *cond, TR::SymbolReference *sr, TR::Snippet *s, TR::Instruction *preced = NULL)
{
    return Inst_ImmSym(cg, op, node, imm, cond, sr, s, preced);
}

/*
 * @brief Generates label instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
// TO BE DEPRECATED
TR::Instruction *Inst_Label(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::LabelSymbol *sym,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateLabelInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::LabelSymbol *sym, TR::Instruction *preced = NULL)
{
    return Inst_Label(cg, op, node, sym, preced);
}

/*
 * @brief Generates label instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
// TO BE DEPRECATED
TR::Instruction *Inst_Label(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::LabelSymbol *sym,
    TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

inline TR::Instruction *generateLabelInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::LabelSymbol *sym, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL)
{
    return Inst_Label(cg, op, node, sym, cond, preced);
}

/*
 * @brief Generates label instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Label(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::Instruction *preced = NULL);

/*
 * @brief Generates label instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Label(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

/*
 * @brief Generates unconditional branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Branch(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::Instruction *preced = NULL);

/*
 * @brief Generates unconditional branch instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Branch(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

/*
 * @brief Generates conditional branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] cc : branch condition code
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ConditionalBranch(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::ARM64ConditionCode cc, TR::Instruction *preced = NULL);

inline TR::Instruction *generateConditionalBranchInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::LabelSymbol *sym, TR::ARM64ConditionCode cc, TR::Instruction *preced = NULL)
{
    return Inst_ConditionalBranch(cg, node, sym, cc, preced);
}

/*
 * @brief Generates conditional branch instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sym : label symbol
 * @param[in] cc : branch condition code
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ConditionalBranch(TR::CodeGenerator *cg, TR::Node *node, TR::LabelSymbol *sym,
    TR::ARM64ConditionCode cc, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

inline TR::Instruction *generateConditionalBranchInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::LabelSymbol *sym, TR::ARM64ConditionCode cc, TR::RegisterDependencyConditions *cond,
    TR::Instruction *preced = NULL)
{
    return Inst_ConditionalBranch(cg, node, sym, cc, cond, preced);
}

/*
 * @brief Generates compare and branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CompareBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *sreg,
    TR::LabelSymbol *sym, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCompareBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *sreg, TR::LabelSymbol *sym, TR::Instruction *preced = NULL)
{
    return Inst_CompareBranch(cg, op, node, sreg, sym, preced);
}

/*
 * @brief Generates compare and branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] sym : label symbol
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CompareBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *sreg,
    TR::LabelSymbol *sym, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCompareBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *sreg, TR::LabelSymbol *sym, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL)
{
    return Inst_CompareBranch(cg, op, node, sreg, sym, cond, preced);
}

/*
 * @brief Generates test bit and branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] bitpos : bit position
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_TestBitBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *sreg,
    uint32_t bitpos, TR::LabelSymbol *sym, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTestBitBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *sreg, uint32_t bitpos, TR::LabelSymbol *sym, TR::Instruction *preced = NULL)
{
    return Inst_TestBitBranch(cg, op, node, sreg, bitpos, sym, preced);
}

/*
 * @brief Generates test bit and branch instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] bitpos : bit position
 * @param[in] sym : label symbol
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_TestBitBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *sreg,
    uint32_t bitpos, TR::LabelSymbol *sym, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTestBitBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *sreg, uint32_t bitpos, TR::LabelSymbol *sym, TR::RegisterDependencyConditions *cond,
    TR::Instruction *preced = NULL)
{
    return Inst_TestBitBranch(cg, op, node, sreg, bitpos, sym, cond, preced);
}

/*
 * @brief Generates branch-to-register instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_RegBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateRegBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Instruction *preced = NULL)
{
    return Inst_RegBranch(cg, op, node, treg, preced);
}

/*
 * @brief Generates branch-to-register instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] cond : register dependency condition
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_RegBranch(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL);

inline TR::Instruction *generateRegBranchInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::RegisterDependencyConditions *cond, TR::Instruction *preced = NULL)
{
    return Inst_RegBranch(cg, op, node, treg, cond, preced);
}

/*
 * @brief Generates admin instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] fenceNode : fence node
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Admin(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Node *fenceNode = NULL,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateAdminInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Node *fenceNode = NULL, TR::Instruction *preced = NULL)
{
    return Inst_Admin(cg, op, node, fenceNode, preced);
}

/*
 * @brief Generates admin instruction with register dependency
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] cond : register dependency condition
 * @param[in] fenceNode : fence node
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Admin(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::RegisterDependencyConditions *cond, TR::Node *fenceNode = NULL, TR::Instruction *preced = NULL);

inline TR::Instruction *generateAdminInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::RegisterDependencyConditions *cond, TR::Node *fenceNode = NULL, TR::Instruction *preced = NULL)
{
    return Inst_Admin(cg, op, node, cond, fenceNode, preced);
}

/*
 * @brief Generates imm-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Imm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg, uint32_t imm,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1ImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Imm(cg, op, node, treg, imm, preced);
}

/*
 * @brief Generates shifted imm-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] imm : immediate value
 * @param[in] shiftAmount : shift amount
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1ImmShifted(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    uint32_t imm, uint32_t shiftAmount, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1ImmShiftedInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, uint32_t imm, uint32_t shiftAmount, TR::Instruction *preced = NULL)
{
    return Inst_Trg1ImmShifted(cg, op, node, treg, imm, shiftAmount, preced);
}

/*
 * @brief Generates imm-to-trg label instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] imm : immediate value
 * @param[in] sym : symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1ImmSym(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    uint32_t imm, TR::Symbol *sym, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1ImmSymInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, uint32_t imm, TR::Symbol *sym, TR::Instruction *preced = NULL)
{
    return Inst_Trg1ImmSym(cg, op, node, treg, imm, sym, preced);
}

/*
 * @brief Generates src1-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src1(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src1Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src1(cg, op, node, treg, s1reg, preced);
}

/*
 * @brief Generates src1-and-imm-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src1Imm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, uint32_t imm, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src1ImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src1Imm(cg, op, node, treg, s1reg, imm, preced);
}

/*
 * @brief Generates src2-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src2(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src2Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src2(cg, op, node, treg, s1reg, s2reg, preced);
}

/*
 * @brief Generates src2-to-trg instruction (Conditional register)
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] cc : branch condition code
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CondTrg1Src2(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ConditionCode cc, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCondTrg1Src2Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ConditionCode cc,
    TR::Instruction *preced = NULL)
{
    return Inst_CondTrg1Src2(cg, op, node, treg, s1reg, s2reg, cc, preced);
}

/*
 * @brief Generates src2-to-trg imm instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src2Imm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, uint32_t imm, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src2ImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src2Imm(cg, op, node, treg, s1reg, s2reg, imm, preced);
}

/*
 * @brief Generates src2-to-trg instruction (shifted register)
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] shiftType : shift type
 * @param[in] shiftAmount : shift amount
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src2Shifted(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ShiftCode shiftType, uint32_t shiftAmount,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src2ShiftedInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ShiftCode shiftType, uint32_t shiftAmount,
    TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src2Shifted(cg, op, node, treg, s1reg, s2reg, shiftType, shiftAmount, preced);
}

/*
 * @brief Generates src2-to-trg instruction (extended register)
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] extendType : extend type
 * @param[in] shiftAmount : shift amount
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src2Extended(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ExtendCode extendType, uint32_t shiftAmount,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src2ExtendedInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, TR::ARM64ExtendCode extendType, uint32_t shiftAmount,
    TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src2Extended(cg, op, node, treg, s1reg, s2reg, extendType, shiftAmount, preced);
}

/*
 * @brief Generates src2-to-trg indexed element instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] index : index of element in s2reg
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src2IndexedElement(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, uint32_t index, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src2IndexedElementInstruction(TR::CodeGenerator *cg, OP::Mnemonic op,
    TR::Node *node, TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, uint32_t index,
    TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src2IndexedElement(cg, op, node, treg, s1reg, s2reg, index, preced);
}

/*
 * @brief Generates src3-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] s3reg : source register 3
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Src3(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::Register *s3reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1Src3Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, TR::Register *s2reg, TR::Register *s3reg, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Src3(cg, op, node, treg, s1reg, s2reg, s3reg, preced);
}

/*
 * @brief Generates mem-to-trg instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] mr : memory reference
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1Mem(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::MemoryReference *mr, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1MemInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::MemoryReference *mr, TR::Instruction *preced = NULL)
{
    return Inst_Trg1Mem(cg, op, node, treg, mr, preced);
}

/*
 * @brief Generates mem-to-trg2 instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg1 : target 1 register
 * @param[in] treg2 : target 2 register
 * @param[in] mr : memory reference
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg2Mem(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg1,
    TR::Register *treg2, TR::MemoryReference *mr, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg2MemInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg1, TR::Register *treg2, TR::MemoryReference *mr, TR::Instruction *preced = NULL)
{
    return Inst_Trg2Mem(cg, op, node, treg1, treg2, mr, preced);
}

/*
 * @brief Generates mem-imm instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] mr : memory reference
 * @param[in] imm : immediate
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MemImm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::MemoryReference *mr,
    uint32_t imm, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMemImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::MemoryReference *mr, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_MemImm(cg, op, node, mr, imm, preced);
}

/*
 * @brief Generates src-to-mem instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] mr : memory reference
 * @param[in] sreg : source register
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MemSrc1(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::MemoryReference *mr,
    TR::Register *sreg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMemSrc1Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::MemoryReference *mr, TR::Register *sreg, TR::Instruction *preced = NULL)
{
    return Inst_MemSrc1(cg, op, node, mr, sreg, preced);
}

/*
 * @brief Generates src2-to-mem instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] mr : memory reference
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MemSrc2(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::MemoryReference *mr,
    TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMemSrc2Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::MemoryReference *mr, TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL)
{
    return Inst_MemSrc2(cg, op, node, mr, s1reg, s2reg, preced);
}

/*
 * @brief Generates "store exclusive" instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] mr : memory reference
 * @param[in] sreg : source register
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Trg1MemSrc1(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::MemoryReference *mr, TR::Register *sreg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTrg1MemSrc1Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::MemoryReference *mr, TR::Register *sreg, TR::Instruction *preced = NULL)
{
    return Inst_Trg1MemSrc1(cg, op, node, treg, mr, sreg, preced);
}

/*
 * @brief Generates src1 instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] s1reg : source register
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Src1(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *s1reg,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateSrc1Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *s1reg, TR::Instruction *preced = NULL)
{
    return Inst_Src1(cg, op, node, s1reg, preced);
}

/*
 * @brief Generates src2 instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Src2(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *s1reg,
    TR::Register *s2reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateSrc2Instruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL)
{
    return Inst_Src2(cg, op, node, s1reg, s2reg, preced);
}

/*
 * @brief Generates ASR instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] shiftAmount : shift amount
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ArithmeticShiftRightImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateArithmeticShiftRightImmInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_ArithmeticShiftRightImm(cg, node, treg, sreg, shiftAmount, is64bit, preced);
}

/*
 * @brief Generates LSR instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] shiftAmount : shift amount
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_LogicalShiftRightImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateLogicalShiftRightImmInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_LogicalShiftRightImm(cg, node, treg, sreg, shiftAmount, is64bit, preced);
}

/*
 * @brief Generates LSL instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] shiftAmount : shift amount
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_LogicalShiftLeftImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg,
    uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateLogicalShiftLeftImmInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t shiftAmount, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_LogicalShiftLeftImm(cg, node, treg, sreg, shiftAmount, is64bit, preced);
}

/*
 * @brief Generates logical immediate instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register
 * @param[in] N : N bit (bit 22) value
 * @param[in] imms : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_LogicalImm(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, bool N, uint32_t imm, TR::Instruction *preced = NULL);

inline TR::Instruction *generateLogicalImmInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *s1reg, bool N, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_LogicalImm(cg, op, node, treg, s1reg, N, imm, preced);
}

/*
 * @brief Generates CMP (immediate) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] imm : immediate value
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CompareImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg, int32_t imm,
    bool is64bit = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCompareImmInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg,
    int32_t imm, bool is64bit = false, TR::Instruction *preced = NULL)
{
    return Inst_CompareImm(cg, node, sreg, imm, is64bit, preced);
}

/*
 * @brief Generates CMP (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Compare(TR::CodeGenerator *cg, TR::Node *node, TR::Register *s1reg, TR::Register *s2reg,
    bool is64bit = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCompareInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *s1reg,
    TR::Register *s2reg, bool is64bit = false, TR::Instruction *preced = NULL)
{
    return Inst_Compare(cg, node, s1reg, s2reg, is64bit, preced);
}

/**
 * @brief Generates CCMP or CCMN (immediate) instruction
 *
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] imm : unsigned 5-bit immediate
 * @param[in] conditionFlags : condition flags to set if condition specified by cc is true
 * @param[in] cc : Condition code
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] isNegative : Generates CCMN instruction if true
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ConditionalCompareImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg, uint32_t imm,
    uint32_t conditionFlags, TR::ARM64ConditionCode cc, bool is64bit = false, bool isNegative = false,
    TR::Instruction *preced = NULL);

inline TR::Instruction *generateConditionalCompareImmInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::Register *sreg, uint32_t imm, uint32_t conditionFlags, TR::ARM64ConditionCode cc, bool is64bit = false,
    bool isNegative = false, TR::Instruction *preced = NULL)
{
    return Inst_ConditionalCompareImm(cg, node, sreg, imm, conditionFlags, cc, is64bit, isNegative, preced);
}

/**
 * @brief Generates CCMP or CCMN (register) instruction
 *
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sreg1 : source register1
 * @param[in] sreg2 : source register2
 * @param[in] conditionFlags : condition flags to set if condition specified by cc is true
 * @param[in] cc : Condition code
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] isNegative : Generates CCMN instruction if true
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_ConditionalCompare(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg1,
    TR::Register *sreg2, uint32_t conditionFlags, TR::ARM64ConditionCode cc, bool is64bit = false,
    bool isNegative = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateConditionalCompareInstruction(TR::CodeGenerator *cg, TR::Node *node,
    TR::Register *sreg1, TR::Register *sreg2, uint32_t conditionFlags, TR::ARM64ConditionCode cc, bool is64bit = false,
    bool isNegative = false, TR::Instruction *preced = NULL)
{
    return Inst_ConditionalCompare(cg, node, sreg1, sreg2, conditionFlags, cc, is64bit, isNegative, preced);
}

/*
 * @brief Generates TST (immediate) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] sreg : source register
 * @param[in] imm : immediate value
 * @param[in] N : N bit (bit 22) value
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_TestImm(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg, int32_t imm, bool N = false,
    bool is64bit = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTestImmInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *sreg,
    int32_t imm, bool N = false, bool is64bit = false, TR::Instruction *preced = NULL)
{
    return Inst_TestImm(cg, node, sreg, imm, N, is64bit, preced);
}

/*
 * @brief Generates TST (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Test(TR::CodeGenerator *cg, TR::Node *node, TR::Register *s1reg, TR::Register *s2reg,
    bool is64bit = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateTestInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *s1reg,
    TR::Register *s2reg, bool is64bit = false, TR::Instruction *preced = NULL)
{
    return Inst_Test(cg, node, s1reg, s2reg, is64bit, preced);
}

/*
 * @brief Generates MOV (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Mov(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg,
    bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMovInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_Mov(cg, node, treg, sreg, is64bit, preced);
}

/*
 * @brief Generates MVN (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Mvn(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg,
    bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMvnInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_Mvn(cg, node, treg, sreg, is64bit, preced);
}

/*
 * @brief Generates NEG (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Neg(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg,
    bool is64bit = false, TR::Instruction *preced = NULL);

inline TR::Instruction *generateNegInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, bool is64bit = false, TR::Instruction *preced = NULL)
{
    return Inst_Neg(cg, node, treg, sreg, is64bit, preced);
}

/*
 * @brief Generates MOV (bitmask immediate) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] N : N bit (bit 22) value
 * @param[in] imm : immediate value
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MovBitMask(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, bool N, uint32_t imm,
    bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMovBitMaskInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, bool N,
    uint32_t imm, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_MovBitMask(cg, node, treg, N, imm, is64bit, preced);
}

/*
 * @brief Generates MUL (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Mul(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *s1reg,
    TR::Register *s2reg, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMulInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, TR::Instruction *preced = NULL)
{
    return Inst_Mul(cg, node, treg, s1reg, s2reg, preced);
}

/*
 * @brief Generates MUL (register) instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] s1reg : source register 1
 * @param[in] s2reg : source register 2
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_Mul(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *s1reg,
    TR::Register *s2reg, bool is64bit, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMulInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *s1reg, TR::Register *s2reg, bool is64bit, TR::Instruction *preced = NULL)
{
    return Inst_Mul(cg, node, treg, s1reg, s2reg, is64bit, preced);
}

/*
 * @brief Generates CSET instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] cc : branch condition code
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CSet(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::ARM64ConditionCode cc,
    bool is64bit = true, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCSetInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::ARM64ConditionCode cc, bool is64bit = true, TR::Instruction *preced = NULL)
{
    return Inst_CSet(cg, node, treg, cc, is64bit, preced);
}

/*
 * @brief Generates CINC instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] treg : target register
 * @param[in] sreg : source register
 * @param[in] cc : branch condition code
 * @param[in] is64bit : true when it is 64-bit operation
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_CInc(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg,
    TR::ARM64ConditionCode cc, bool is64bit, TR::Instruction *preced = NULL);

inline TR::Instruction *generateCIncInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, TR::ARM64ConditionCode cc, bool is64bit, TR::Instruction *preced = NULL)
{
    return Inst_CInc(cg, node, treg, sreg, cc, is64bit, preced);
}

/*
 * @brief Generates data synchronization instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::ARM64SynchronizationInstruction *Inst_Synchronization(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    OP::AArch64BarrierLimitation lim, TR::Instruction *preced = NULL);

inline TR::ARM64SynchronizationInstruction *generateSynchronizationInstruction(TR::CodeGenerator *cg, OP::Mnemonic op,
    TR::Node *node, OP::AArch64BarrierLimitation lim, TR::Instruction *preced = NULL)
{
    return Inst_Synchronization(cg, op, node, lim, preced);
}

/*
 * @brief Generates exception generating instruction
 * @param[in] cg : CodeGenerator
 * @param[in] op : instruction opcode
 * @param[in] node : node
 * @param[in] imm : immediate value
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::ARM64ExceptionInstruction *Inst_Exception(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, uint32_t imm,
    TR::Instruction *preced = NULL);

inline TR::ARM64ExceptionInstruction *generateExceptionInstruction(TR::CodeGenerator *cg, OP::Mnemonic op,
    TR::Node *node, uint32_t imm, TR::Instruction *preced = NULL)
{
    return Inst_Exception(cg, op, node, imm, preced);
}

/**
 * @brief Generates ubfx instruction
 *
 * @details Generates ubfx instruction which copies a bitfield of <width> bits
 *          starting from bit position <lsb> in the source register to
 *          the least significant bits of the target register.
 *          The bits above the bitfield in the target register is set to 0.
 *
 * @param[in] cg      : CodeGenerator
 * @param[in] node    : node
 * @param[in] treg    : target register
 * @param[in] sreg    : source register
 * @param[in] lsb     : the lsb to be copied in the source register
 * @param[in] width   : the bitfield width to copy
 * @param[in] is64bit : true if 64bit
 * @param[in] preced  : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_UBFX(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg, uint32_t lsb,
    uint32_t width, bool is64bit, TR::Instruction *preced = NULL);

inline TR::Instruction *generateUBFXInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t lsb, uint32_t width, bool is64bit, TR::Instruction *preced = NULL)
{
    return Inst_UBFX(cg, node, treg, sreg, lsb, width, is64bit, preced);
}

/**
 * @brief Generates ubfiz instruction
 *
 * @details Generates ubfiz instruction which copies a bitfield of <width> bits
 *          from the least significant bits of the source register to
 *          the bit position <lsb> of the target register.
 *          The bits above and below the bitfield in the target register is set to 0.
 *
 * @param[in] cg      : CodeGenerator
 * @param[in] node    : node
 * @param[in] treg    : target register
 * @param[in] sreg    : source register
 * @param[in] lsb     : the bit position of the target register
 * @param[in] width   : the bitfield width to copy
 * @param[in] is64bit : true if 64bit
 * @param[in] preced  : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_UBFIZ(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg, uint32_t lsb,
    uint32_t width, bool is64bit, TR::Instruction *preced = NULL);

inline TR::Instruction *generateUBFIZInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t lsb, uint32_t width, bool is64bit, TR::Instruction *preced = NULL)
{
    return Inst_UBFIZ(cg, node, treg, sreg, lsb, width, is64bit, preced);
}

/**
 * @brief Generates bfi instruction
 *
 * @details Generates bfi instruction which copies a bitfield of <width> bits
 *          from the least significant bits of the source register to
 *          the bit position <lsb> of the target register.
 *          The bits above and below the bitfield in the target register is unchanged.
 *
 * @param[in] cg      : CodeGenerator
 * @param[in] node    : node
 * @param[in] treg    : target register
 * @param[in] sreg    : source register
 * @param[in] lsb     : the lsb to be copied in the source register
 * @param[in] width   : the bitfield width to copy
 * @param[in] is64bit : true if 64bit
 * @param[in] preced  : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_BFI(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg, TR::Register *sreg, uint32_t lsb,
    uint32_t width, bool is64bit, TR::Instruction *preced = NULL);

inline TR::Instruction *generateBFIInstruction(TR::CodeGenerator *cg, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t lsb, uint32_t width, bool is64bit, TR::Instruction *preced = NULL)
{
    return Inst_BFI(cg, node, treg, sreg, lsb, width, is64bit, preced);
}

/**
 * @brief Generates vector shift left immediate instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] op          : opcode
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] shiftAmount : shift amount
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_VectorShiftImmediate(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t shiftAmount, TR::Instruction *preced = NULL);

inline TR::Instruction *generateVectorShiftImmediateInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t shiftAmount, TR::Instruction *preced = NULL)
{
    return Inst_VectorShiftImmediate(cg, op, node, treg, sreg, shiftAmount, preced);
}

/**
 * @brief Generates vector unsigned extend long instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] elementType : element type
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] isUXTL2     : if true, UXTL2 instruction is generated
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_VectorUXTL(TR::CodeGenerator *cg, TR::DataType elementType, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, bool isUXTL2, TR::Instruction *preced = NULL);

inline TR::Instruction *generateVectorUXTLInstruction(TR::CodeGenerator *cg, TR::DataType elementType, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, bool isUXTL2, TR::Instruction *preced = NULL)
{
    return Inst_VectorUXTL(cg, elementType, node, treg, sreg, isUXTL2, preced);
}

/**
 * @brief Generates duplicate vector element instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] op          : opcode
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] srcIndex    : source element index
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_VectorDupElement(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t srcIndex, TR::Instruction *preced = NULL);

inline TR::Instruction *generateVectorDupElementInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t srcIndex, TR::Instruction *preced = NULL)
{
    return Inst_VectorDupElement(cg, op, node, treg, sreg, srcIndex, preced);
}

/**
 * @brief Generates signed or unsigned move vector element to general purpose register instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] op          : opcode
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] srcIndex    : source element index
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MovVectorElementToGPR(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t srcIndex, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMovVectorElementToGPRInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t srcIndex, TR::Instruction *preced = NULL)
{
    return Inst_MovVectorElementToGPR(cg, op, node, treg, sreg, srcIndex, preced);
}

/**
 * @brief Generates move general purpose register to vector element instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] op          : opcode
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] trgIndex    : target element index
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MovGPRToVectorElement(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t trgIndex, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMovGPRToVectorElementInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t trgIndex, TR::Instruction *preced = NULL)
{
    return Inst_MovGPRToVectorElement(cg, op, node, treg, sreg, trgIndex, preced);
}

/**
 * @brief Generates move vector element instruction
 *
 * @param[in] cg          : CodeGenerator
 * @param[in] op          : opcode
 * @param[in] node        : node
 * @param[in] treg        : target register
 * @param[in] sreg        : source register
 * @param[in] trgIndex    : target element index
 * @param[in] srcIndex    : source element index
 * @param[in] preced      : preceding instruction
 * @return generated instruction
 */
TR::Instruction *Inst_MovVectorElement(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node, TR::Register *treg,
    TR::Register *sreg, uint32_t trgIndex, uint32_t srcIndex, TR::Instruction *preced = NULL);

inline TR::Instruction *generateMovVectorElementInstruction(TR::CodeGenerator *cg, OP::Mnemonic op, TR::Node *node,
    TR::Register *treg, TR::Register *sreg, uint32_t trgIndex, uint32_t srcIndex, TR::Instruction *preced = NULL)
{
    return Inst_MovVectorElement(cg, op, node, treg, sreg, trgIndex, srcIndex, preced);
}

#ifdef J9_PROJECT_SPECIFIC
/*
 * @brief Generates virtual guard nop instruction
 * @param[in] cg : CodeGenerator
 * @param[in] node : node
 * @param[in] site : virtual guard site
 * @param[in] cond : register dependency condition
 * @param[in] sym : label symbol
 * @param[in] preced : preceding instruction
 * @return generated instruction
 */
TR::Instruction *generateVirtualGuardNOPInstruction(TR::CodeGenerator *cg, TR::Node *node, TR_VirtualGuardSite *site,
    TR::RegisterDependencyConditions *cond, TR::LabelSymbol *sym, TR::Instruction *preced = NULL);

#endif
#endif
