# uart_ice40
Minimal uart for ice40 FPGAs, in Verilog.

Uart format is startbit, 8 data bits, 1 stop bit. The bitrate is hardcoded (via a parameter).

The uart has not yet been simulated, nor tested.
