[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<68> s<67> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<65> c<2> s<29> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:1> el<3:6>
n<10> u<8> t<IntConst> p<9> l<3:8> el<3:10>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:8> el<3:10>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:8> el<3:10>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:8> el<3:10>
n<0> u<12> t<IntConst> p<13> l<3:11> el<3:12>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:11> el<3:12>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:11> el<3:12>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:11> el<3:12>
n<> u<16> t<Constant_range> p<17> c<11> l<3:8> el<3:12>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:7> el<3:13>
n<> u<18> t<Data_type> p<22> c<7> s<21> l<3:1> el<3:13>
n<product_exponent> u<19> t<StringConst> p<20> l<3:14> el<3:30>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:14> el<3:30>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<3:14> el<3:30>
n<> u<22> t<Variable_declaration> p<23> c<18> l<3:1> el<3:31>
n<> u<23> t<Data_declaration> p<24> c<22> l<3:1> el<3:31>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:31>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:1> el<3:31>
n<> u<26> t<Module_common_item> p<27> c<25> l<3:1> el<3:31>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<3:1> el<3:31>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<3:1> el<3:31>
n<> u<29> t<Module_item> p<65> c<28> s<63> l<3:1> el<3:31>
n<p> u<30> t<StringConst> p<31> l<5:8> el<5:9>
n<> u<31> t<Ps_or_hierarchical_identifier> p<34> c<30> s<33> l<5:8> el<5:9>
n<> u<32> t<Constant_bit_select> p<33> l<5:10> el<5:10>
n<> u<33> t<Constant_select> p<34> c<32> l<5:10> el<5:10>
n<> u<34> t<Net_lvalue> p<57> c<31> s<56> l<5:8> el<5:9>
n<product_exponent> u<35> t<StringConst> p<48> s<47> l<5:12> el<5:28>
n<> u<36> t<Bit_select> p<47> s<46> l<5:28> el<5:28>
n<7> u<37> t<IntConst> p<38> l<5:29> el<5:30>
n<> u<38> t<Primary_literal> p<39> c<37> l<5:29> el<5:30>
n<> u<39> t<Constant_primary> p<40> c<38> l<5:29> el<5:30>
n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<5:29> el<5:30>
n<0> u<41> t<IntConst> p<42> l<5:31> el<5:32>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:31> el<5:32>
n<> u<43> t<Constant_primary> p<44> c<42> l<5:31> el<5:32>
n<> u<44> t<Constant_expression> p<45> c<43> l<5:31> el<5:32>
n<> u<45> t<Constant_range> p<46> c<40> l<5:29> el<5:32>
n<> u<46> t<Part_select_range> p<47> c<45> l<5:29> el<5:32>
n<> u<47> t<Select> p<48> c<36> l<5:28> el<5:33>
n<> u<48> t<Complex_func_call> p<49> c<35> l<5:12> el<5:33>
n<> u<49> t<Primary> p<50> c<48> l<5:12> el<5:33>
n<> u<50> t<Expression> p<56> c<49> s<55> l<5:12> el<5:33>
n<> u<51> t<Number_Tick1> p<52> l<5:37> el<5:39>
n<> u<52> t<Primary_literal> p<53> c<51> l<5:37> el<5:39>
n<> u<53> t<Primary> p<54> c<52> l<5:37> el<5:39>
n<> u<54> t<Expression> p<56> c<53> l<5:37> el<5:39>
n<> u<55> t<BinOp_Equiv> p<56> s<54> l<5:34> el<5:36>
n<> u<56> t<Expression> p<57> c<50> l<5:12> el<5:39>
n<> u<57> t<Net_assignment> p<58> c<34> l<5:8> el<5:39>
n<> u<58> t<List_of_net_assignments> p<59> c<57> l<5:8> el<5:39>
n<> u<59> t<Continuous_assign> p<60> c<58> l<5:1> el<5:40>
n<> u<60> t<Module_common_item> p<61> c<59> l<5:1> el<5:40>
n<> u<61> t<Module_or_generate_item> p<62> c<60> l<5:1> el<5:40>
n<> u<62> t<Non_port_module_item> p<63> c<61> l<5:1> el<5:40>
n<> u<63> t<Module_item> p<65> c<62> s<64> l<5:1> el<5:40>
n<> u<64> t<ENDMODULE> p<65> l<7:1> el<7:10>
n<> u<65> t<Module_declaration> p<66> c<6> l<1:1> el<7:10>
n<> u<66> t<Description> p<67> c<65> l<1:1> el<7:10>
n<> u<67> t<Source_text> p<68> c<66> l<1:1> el<7:10>
n<> u<68> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              12
cont_assign                                            2
design                                                 1
logic_net                                              2
logic_typespec                                         2
logic_var                                              1
module_inst                                            4
operation                                              2
part_select                                            2
range                                                  3
ref_obj                                                2
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              13
cont_assign                                            3
design                                                 1
logic_net                                              2
logic_typespec                                         2
logic_var                                              1
module_inst                                            4
operation                                              3
part_select                                            3
range                                                  3
ref_obj                                                3
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.product_exponent), line:3:14, endln:3:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.product_exponent)
      |vpiParent:
      \_logic_net: (work@top.product_exponent), line:3:14, endln:3:30
      |vpiFullName:work@top.product_exponent
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:product_exponent
    |vpiFullName:work@top.product_exponent
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.p), line:5:8, endln:5:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiName:p
    |vpiFullName:work@top.p
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:5:12, endln:5:39
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:39
      |vpiOpType:14
      |vpiOperand:
      \_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
        |vpiParent:
        \_operation: , line:5:12, endln:5:39
        |vpiName:product_exponent
        |vpiFullName:work@top.product_exponent
        |vpiDefName:product_exponent
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:5:29, endln:5:30
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:31, endln:5:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:37, endln:5:39
        |vpiParent:
        \_operation: , line:5:12, endln:5:39
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.p), line:5:8, endln:5:9
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:39
      |vpiName:p
      |vpiFullName:work@top.p
      |vpiActual:
      \_logic_net: (work@top.p), line:5:8, endln:5:9
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.product_exponent), line:3:14, endln:3:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.product_exponent)
      |vpiParent:
      \_logic_var: (work@top.product_exponent), line:3:14, endln:3:30
      |vpiFullName:work@top.product_exponent
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:product_exponent
    |vpiFullName:work@top.product_exponent
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:5:8, endln:5:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:5:12, endln:5:39
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:39
      |vpiOpType:14
      |vpiOperand:
      \_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
        |vpiParent:
        \_operation: , line:5:12, endln:5:39
        |vpiName:product_exponent
        |vpiFullName:work@top.product_exponent
        |vpiDefName:product_exponent
        |vpiActual:
        \_logic_var: (work@top.product_exponent), line:3:14, endln:3:30
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:5:29, endln:5:30
          |vpiParent:
          \_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:31, endln:5:32
          |vpiParent:
          \_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:5:37, endln:5:39
        |vpiDecompile:255
        |vpiSize:8
        |UINT:255
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.p), line:5:8, endln:5:9
      |vpiParent:
      \_cont_assign: , line:5:8, endln:5:39
      |vpiName:p
      |vpiFullName:work@top.p
      |vpiActual:
      \_logic_net: (work@top.p), line:5:8, endln:5:9
\_weaklyReferenced:
\_logic_typespec: , line:3:1, endln:3:13
  |vpiParent:
  \_logic_var: (work@top.product_exponent), line:3:14, endln:3:30
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
  |vpiParent:
  \_operation: , line:5:12, endln:5:39
  |vpiName:product_exponent
  |vpiFullName:work@top.product_exponent
  |vpiDefName:product_exponent
  |vpiConstantSelect:1
  |vpiLeftRange:
  \_constant: , line:5:29, endln:5:30
  |vpiRightRange:
  \_constant: , line:5:31, endln:5:32
\_operation: , line:5:12, endln:5:39
  |vpiParent:
  \_cont_assign: , line:5:8, endln:5:39
  |vpiOpType:14
  |vpiOperand:
  \_part_select: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
  |vpiOperand:
  \_constant: , line:5:37, endln:5:39
    |vpiParent:
    \_operation: , line:5:12, endln:5:39
    |vpiDecompile:'1
    |vpiSize:-1
    |BIN:1
    |vpiConstType:3
\_cont_assign: , line:5:8, endln:5:39
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
  |vpiRhs:
  \_operation: , line:5:12, endln:5:39
  |vpiLhs:
  \_ref_obj: (work@top.p), line:5:8, endln:5:9
    |vpiParent:
    \_cont_assign: , line:5:8, endln:5:39
    |vpiName:p
    |vpiFullName:work@top.p
    |vpiActual:
    \_logic_net: (work@top.p), line:5:8, endln:5:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv | ${SURELOG_DIR}/build/regression/UnsizeConstExpr/roundtrip/dut_000.sv | 1 | 7 |
============================== End RoundTrip Results ==============================
