

================================================================
== Vivado HLS Report for 'HoughCircles_Core'
================================================================
* Date:           Tue Dec  4 09:50:32 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.193|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-------+-----+-------+----------+
        |                         |                      |   Latency   |   Interval  | Pipeline |
        |         Instance        |        Module        | min |  max  | min |  max  |   Type   |
        +-------------------------+----------------------+-----+-------+-----+-------+----------+
        |HoughCircles_U0          |HoughCircles          |    ?|      ?|    ?|      ?|   none   |
        |Edge_U0                  |Edge_r                |  129|  79221|  129|  79221| dataflow |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|    313|    1|    313|   none   |
        |Mat2Array2D_1_U0         |Mat2Array2D_1         |    1|  77521|    1|  77521|   none   |
        |Mat2Array2D166_U0        |Mat2Array2D166        |    1|  77521|    1|  77521|   none   |
        |Mat2Array2D_U0           |Mat2Array2D           |    1|  77521|    1|  77521|   none   |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  78483|    3|  78483|   none   |
        |Array2D2Mat_U0           |Array2D2Mat           |    1|    310|    1|    310|   none   |
        |Block_Mat_exit414_pr_U0  |Block_Mat_exit414_pr  |    0|      0|    0|      0|   none   |
        +-------------------------+----------------------+-----+-------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      36|
|FIFO             |        0|      -|     140|     980|
|Instance         |     1019|     52|    8371|   18676|
|Memory           |      321|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1340|     52|    8517|   19728|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       45|      1|   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|   248|   520|
    |Array2D2Mat_U0                  |Array2D2Mat                   |        0|      0|    49|   219|
    |Block_Mat_exit414_pr_U0         |Block_Mat_exit414_pr          |        0|      0|     3|   155|
    |Edge_U0                         |Edge_r                        |        6|     14|  2762|  7757|
    |HoughCircles_U0                 |HoughCircles                  |     1013|     38|  4157|  8246|
    |HoughCircles_Core_ctrl_s_axi_U  |HoughCircles_Core_ctrl_s_axi  |        0|      0|   302|   488|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|   265|   469|
    |Mat2Array2D_U0                  |Mat2Array2D                   |        0|      0|   195|   268|
    |Mat2Array2D166_U0               |Mat2Array2D166                |        0|      0|   195|   268|
    |Mat2Array2D_1_U0                |Mat2Array2D_1                 |        0|      0|   195|   286|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |     1019|     52|  8371| 18676|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |p_dx_val_U     |HoughCircles_CoreDeQ  |      128|  0|   0|  76800|   16|     2|      2457600|
    |p_dy_val_U     |HoughCircles_CoreDeQ  |      128|  0|   0|  76800|   16|     2|      2457600|
    |p_edge_val_U   |HoughCircles_CoreFfa  |       64|  0|   0|  76800|    8|     2|      1228800|
    |circles_val_U  |HoughCircles_CoreGfk  |        1|  0|   0|    300|   16|     2|         9600|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                      |      321|  0|   0| 230700|   56|     8|      6153600|
    +---------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |acc_thresh_c_U          |        0|  5|  44|     5|   32|      160|
    |circles_cols_c35_U      |        0|  5|  20|     2|    8|       16|
    |circles_cols_c_U        |        0|  5|  20|     5|    8|       40|
    |circles_rows_c34_U      |        0|  5|  16|     2|    3|        6|
    |circles_rows_c_U        |        0|  5|  16|     5|    3|       15|
    |dst_cols_V_c_U          |        0|  5|  20|     2|    8|       16|
    |dst_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dst_rows_V_c_U          |        0|  5|  16|     2|    3|        6|
    |dx_cols_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dx_data_stream_0_V_U    |        0|  5|  28|     2|   16|       32|
    |dx_rows_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dy_cols_V_c_U           |        0|  5|  44|     4|   32|      128|
    |dy_data_stream_0_V_U    |        0|  5|  28|     2|   16|       32|
    |dy_rows_V_c_U           |        0|  5|  44|     4|   32|      128|
    |edge_cols_V_c_U         |        0|  5|  44|     4|   32|      128|
    |edge_data_stream_0_s_U  |        0|  5|  20|     2|    8|       16|
    |edge_rows_V_c_U         |        0|  5|  44|     4|   32|      128|
    |gray_thresh_c_U         |        0|  5|  44|     3|   32|       96|
    |max_radius_c_U          |        0|  5|  44|     5|   32|      160|
    |min_dist_c_U            |        0|  5|  44|     5|   32|      160|
    |min_radius_c_U          |        0|  5|  44|     5|   32|      160|
    |p_edge_cols_c_U         |        0|  5|  44|     2|   32|       64|
    |p_edge_rows_c_U         |        0|  5|  44|     2|   32|       64|
    |src_cols_V_c33_U        |        0|  5|  44|     2|   32|       64|
    |src_cols_V_c_U          |        0|  5|  44|     2|   32|       64|
    |src_data_stream_0_V_U   |        0|  5|  20|     2|    8|       16|
    |src_rows_V_c32_U        |        0|  5|  44|     2|   32|       64|
    |src_rows_V_c_U          |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|140| 980|    87|  641|     2115|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit414_pr_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit414_pr_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit414_pr_U0_start_full_n      |    and   |      0|  0|   2|           1|           1|
    |HoughCircles_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit414_pr_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  36|          12|          10|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Block_Mat_exit414_pr_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit414_pr_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Block_Mat_exit414_pr_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit414_pr_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_AWADDR   |  in |    7|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_ARADDR   |  in |    7|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |        ctrl       |    scalar    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |        ctrl       |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|interrupt           | out |    1| ap_ctrl_hs | HoughCircles_Core | return value |
|src_axis_TDATA      |  in |    8|    axis    | src_axis_V_data_V |    pointer   |
|src_axis_TKEEP      |  in |    1|    axis    | src_axis_V_keep_V |    pointer   |
|src_axis_TSTRB      |  in |    1|    axis    | src_axis_V_strb_V |    pointer   |
|src_axis_TUSER      |  in |    1|    axis    | src_axis_V_user_V |    pointer   |
|src_axis_TLAST      |  in |    1|    axis    | src_axis_V_last_V |    pointer   |
|src_axis_TID        |  in |    1|    axis    |  src_axis_V_id_V  |    pointer   |
|src_axis_TDEST      |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TVALID     |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TREADY     | out |    1|    axis    | src_axis_V_dest_V |    pointer   |
|dst_axis_TDATA      | out |   16|    axis    | dst_axis_V_data_V |    pointer   |
|dst_axis_TKEEP      | out |    2|    axis    | dst_axis_V_keep_V |    pointer   |
|dst_axis_TSTRB      | out |    2|    axis    | dst_axis_V_strb_V |    pointer   |
|dst_axis_TUSER      | out |    1|    axis    | dst_axis_V_user_V |    pointer   |
|dst_axis_TLAST      | out |    1|    axis    | dst_axis_V_last_V |    pointer   |
|dst_axis_TID        | out |    1|    axis    |  dst_axis_V_id_V  |    pointer   |
|dst_axis_TDEST      | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TVALID     | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TREADY     |  in |    1|    axis    | dst_axis_V_dest_V |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

