Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 21:58:57 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 329 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.463        0.000                      0                  429        0.168        0.000                      0                  429        3.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.431        0.000                      0                   64        0.200        0.000                      0                   64       15.125        0.000                       0                    36  
  clk_out3_design_1_clk_wiz_0_0       20.463        0.000                      0                  365        0.168        0.000                      0                  365       12.000        0.000                       0                   132  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.431ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.078ns (26.289%)  route 3.023ns (73.711%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.617    -0.850    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.394 f  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.871     0.477    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.150     0.627 f  design_1_i/initializer_0/inst/rst_o_i_6/O
                         net (fo=1, routed)           0.306     0.933    design_1_i/initializer_0/inst/rst_o_i_6_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.348     1.281 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.292     2.573    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.697 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.554     3.251    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.564    30.361    
                         clock uncertainty           -0.155    30.206    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    29.682    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.682    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 26.431    

Slack (MET) :             26.431ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.078ns (26.289%)  route 3.023ns (73.711%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.617    -0.850    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.394 f  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.871     0.477    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.150     0.627 f  design_1_i/initializer_0/inst/rst_o_i_6/O
                         net (fo=1, routed)           0.306     0.933    design_1_i/initializer_0/inst/rst_o_i_6_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.348     1.281 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.292     2.573    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.697 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.554     3.251    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.564    30.361    
                         clock uncertainty           -0.155    30.206    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    29.682    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.682    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 26.431    

Slack (MET) :             26.460ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.064ns (23.402%)  route 3.483ns (76.598%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.619    -0.848    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y63          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/Q
                         net (fo=32, routed)          1.563     1.171    design_1_i/initializer_0/inst/clk_i_counter_reg[4]
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.152     1.323 f  design_1_i/initializer_0/inst/port_0_en_i_5/O
                         net (fo=1, routed)           0.855     2.179    design_1_i/initializer_0/inst/port_0_en_i_5_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.332     2.511 r  design_1_i/initializer_0/inst/port_0_en_i_3/O
                         net (fo=1, routed)           0.728     3.239    design_1_i/initializer_0/inst/port_0_en_i_3_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     3.363 r  design_1_i/initializer_0/inst/port_0_en_i_1/O
                         net (fo=1, routed)           0.336     3.699    design_1_i/initializer_0/inst/port_0_en_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
                         clock pessimism              0.564    30.361    
                         clock uncertainty           -0.155    30.206    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)       -0.047    30.159    design_1_i/initializer_0/inst/port_0_en_reg
  -------------------------------------------------------------------
                         required time                         30.159    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 26.460    

Slack (MET) :             26.533ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.078ns (26.339%)  route 3.015ns (73.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 29.796 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.617    -0.850    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.394 f  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.871     0.477    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.150     0.627 f  design_1_i/initializer_0/inst/rst_o_i_6/O
                         net (fo=1, routed)           0.306     0.933    design_1_i/initializer_0/inst/rst_o_i_6_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.348     1.281 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.292     2.573    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.697 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.546     3.243    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.498    29.796    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y65          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.564    30.360    
                         clock uncertainty           -0.155    30.205    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    29.776    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.776    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                 26.533    

Slack (MET) :             26.533ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.078ns (26.339%)  route 3.015ns (73.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 29.796 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.617    -0.850    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.394 f  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.871     0.477    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.150     0.627 f  design_1_i/initializer_0/inst/rst_o_i_6/O
                         net (fo=1, routed)           0.306     0.933    design_1_i/initializer_0/inst/rst_o_i_6_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.348     1.281 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.292     2.573    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.697 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.546     3.243    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.498    29.796    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y65          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.360    
                         clock uncertainty           -0.155    30.205    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    29.776    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.776    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                 26.533    

Slack (MET) :             26.581ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.620    -0.847    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y62          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=19, routed)          1.643     1.252    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.124     1.376 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.689     2.066    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     2.190 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.448     2.638    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.124     2.762 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.672     3.434    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                         clock pessimism              0.578    30.375    
                         clock uncertainty           -0.155    30.220    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    30.015    design_1_i/initializer_0/inst/clk_i_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         30.015    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                 26.581    

Slack (MET) :             26.581ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.620    -0.847    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y62          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=19, routed)          1.643     1.252    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.124     1.376 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.689     2.066    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     2.190 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.448     2.638    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.124     2.762 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.672     3.434    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
                         clock pessimism              0.578    30.375    
                         clock uncertainty           -0.155    30.220    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    30.015    design_1_i/initializer_0/inst/clk_i_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         30.015    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                 26.581    

Slack (MET) :             26.581ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.620    -0.847    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y62          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=19, routed)          1.643     1.252    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.124     1.376 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.689     2.066    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     2.190 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.448     2.638    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.124     2.762 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.672     3.434    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
                         clock pessimism              0.578    30.375    
                         clock uncertainty           -0.155    30.220    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    30.015    design_1_i/initializer_0/inst/clk_i_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         30.015    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                 26.581    

Slack (MET) :             26.581ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.620    -0.847    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y62          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=19, routed)          1.643     1.252    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.124     1.376 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_6/O
                         net (fo=1, routed)           0.689     2.066    design_1_i/initializer_0/inst/clk_i_counter[0]_i_6_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     2.190 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_3/O
                         net (fo=1, routed)           0.448     2.638    design_1_i/initializer_0/inst/clk_i_counter[0]_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.124     2.762 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.672     3.434    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                         clock pessimism              0.578    30.375    
                         clock uncertainty           -0.155    30.220    
    SLICE_X3Y66          FDRE (Setup_fdre_C_CE)      -0.205    30.015    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         30.015    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                 26.581    

Slack (MET) :             26.583ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.078ns (26.660%)  route 2.966ns (73.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.797 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.617    -0.850    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.394 f  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.871     0.477    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.150     0.627 f  design_1_i/initializer_0/inst/rst_o_i_6/O
                         net (fo=1, routed)           0.306     0.933    design_1_i/initializer_0/inst/rst_o_i_6_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.348     1.281 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.292     2.573    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.697 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.497     3.194    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.499    29.797    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.564    30.361    
                         clock uncertainty           -0.155    30.206    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.429    29.777    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.777    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 26.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.374%)  route 0.169ns (47.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y64          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=16, routed)          0.169    -0.250    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  design_1_i/initializer_0/inst/port_0_o[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/initializer_0/inst/port_0_o[6]_i_3_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.274    -0.526    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.405    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.081%)  route 0.171ns (47.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y64          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=16, routed)          0.171    -0.248    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  design_1_i/initializer_0/inst/port_0_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/initializer_0/inst/port_0_o[5]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X6Y64          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.274    -0.526    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.405    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.120%)  route 0.171ns (47.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.588    -0.559    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y62          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=25, routed)          0.171    -0.247    design_1_i/initializer_0/inst/clk_i_counter_reg[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.202 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.202    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.856    -0.798    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y64          FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.253    -0.545    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.120    -0.425    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/rst_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/rst_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.586    -0.561    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y62          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/initializer_0/inst/rst_o_reg/Q
                         net (fo=195, routed)         0.170    -0.250    design_1_i/initializer_0/inst/rst_o
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.042    -0.208 r  design_1_i/initializer_0/inst/rst_o_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/initializer_0/inst/rst_o_i_1_n_0
    SLICE_X5Y62          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.856    -0.799    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y62          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.105    -0.456    design_1_i/initializer_0/inst/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.119    -0.300    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.799    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.239    -0.560    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.455    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.585    -0.562    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y63          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/initializer_0/inst/port_0_o_reg[7]/Q
                         net (fo=2, routed)           0.168    -0.253    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[7]
    SLICE_X5Y63          LUT5 (Prop_lut5_I4_O)        0.045    -0.208 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X5Y63          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091    -0.471    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.298    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_5
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.799    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.239    -0.560    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.455    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.586    -0.561    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/Q
                         net (fo=3, routed)           0.131    -0.289    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.800    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y66          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105    -0.456    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.269%)  route 0.180ns (43.731%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y63          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/Q
                         net (fo=8, routed)           0.126    -0.293    design_1_i/initializer_0/inst/clk_i_counter_reg[7]
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  design_1_i/initializer_0/inst/ale_o_i_4/O
                         net (fo=1, routed)           0.054    -0.195    design_1_i/initializer_0/inst/ale_o_i_4_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.150 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.150    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.856    -0.798    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y63          FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.251    -0.547    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.426    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.587    -0.560    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.126    -0.293    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.178 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.178    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_7
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.855    -0.799    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y65          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.239    -0.560    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.455    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X2Y63      design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X4Y64      design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y64      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y64      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y65      design_1_i/initializer_0/inst/port_0_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y65      design_1_i/initializer_0/inst/port_0_o_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X2Y63      design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y64      design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y62      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y64      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y64      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y65      design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y66      design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.153ns (48.545%)  route 2.282ns (51.455%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.609    -0.858    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/Q
                         net (fo=2, routed)           1.229     0.827    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[3]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     0.951 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/ATTACK_STATE1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.951    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/S[0]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.464 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.464    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.581 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.581    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.698 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.698    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.815 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.815    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.932 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.932    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.049 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.049    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.166 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.166    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.283 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.400 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__7/CO[3]
                         net (fo=1, routed)           1.053     3.453    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CO[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.124     3.577 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/TRIGER_i_2/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg_0
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.501    23.549    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/C
                         clock pessimism              0.564    24.113    
                         clock uncertainty           -0.149    23.964    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077    24.041    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             21.187ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.773ns (24.998%)  route 2.319ns (75.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478    -0.370 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.909     0.539    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.295     0.834 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.410     2.244    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X6Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[12]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    23.432    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[12]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                 21.187    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.773ns (26.126%)  route 2.186ns (73.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478    -0.370 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.909     0.539    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.295     0.834 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.276     2.111    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    23.432    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 21.321    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.773ns (26.126%)  route 2.186ns (73.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478    -0.370 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.909     0.539    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.295     0.834 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.276     2.111    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    23.432    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 21.321    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.773ns (26.126%)  route 2.186ns (73.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478    -0.370 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.909     0.539    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.295     0.834 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.276     2.111    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    23.432    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 21.321    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.773ns (26.126%)  route 2.186ns (73.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.619    -0.848    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478    -0.370 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.909     0.539    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.295     0.834 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.276     2.111    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[9]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    23.432    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[9]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 21.321    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.902%)  route 2.191ns (74.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDSE (Prop_fdse_C_Q)         0.518    -0.329 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.490    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     0.614 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.750     1.365    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.110    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/C
                         clock pessimism              0.603    24.153    
                         clock uncertainty           -0.149    24.004    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.524    23.480    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         23.480    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 21.369    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.902%)  route 2.191ns (74.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDSE (Prop_fdse_C_Q)         0.518    -0.329 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.490    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     0.614 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.750     1.365    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.110    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                         clock pessimism              0.603    24.153    
                         clock uncertainty           -0.149    24.004    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.524    23.480    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.480    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 21.369    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.902%)  route 2.191ns (74.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDSE (Prop_fdse_C_Q)         0.518    -0.329 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.490    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     0.614 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.750     1.365    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.110    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/C
                         clock pessimism              0.603    24.153    
                         clock uncertainty           -0.149    24.004    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.524    23.480    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.480    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 21.369    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.902%)  route 2.191ns (74.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDSE (Prop_fdse_C_Q)         0.518    -0.329 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.490    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     0.614 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.750     1.365    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.489 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.110    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/C
                         clock pessimism              0.603    24.153    
                         clock uncertainty           -0.149    24.004    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.524    23.480    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.480    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 21.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.584    -0.563    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/Q
                         net (fo=2, routed)           0.063    -0.336    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[35]
    SLICE_X7Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.853    -0.802    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.046    -0.504    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.911%)  route 0.147ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.582    -0.565    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[23]/Q
                         net (fo=2, routed)           0.147    -0.277    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[24]
    SLICE_X6Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.852    -0.803    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[24]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.083    -0.467    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[24]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[99]/Q
                         net (fo=2, routed)           0.124    -0.295    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[100]
    SLICE_X6Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.059    -0.488    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X6Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[102]/Q
                         net (fo=2, routed)           0.122    -0.274    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[103]
    SLICE_X7Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y89          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[103]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.070    -0.477    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[103]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/Q
                         net (fo=2, routed)           0.113    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[105]
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.047    -0.513    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.583    -0.564    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[25]/Q
                         net (fo=2, routed)           0.115    -0.308    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[26]
    SLICE_X7Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.852    -0.803    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[26]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.047    -0.517    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[26]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.581    -0.566    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y80          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDSE (Prop_fdse_C_Q)         0.141    -0.425 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/Q
                         net (fo=2, routed)           0.115    -0.310    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[1]
    SLICE_X7Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.805    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.047    -0.519    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/Q
                         net (fo=2, routed)           0.115    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[62]
    SLICE_X7Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.047    -0.515    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[62]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[41]/Q
                         net (fo=2, routed)           0.116    -0.305    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[42]
    SLICE_X7Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.854    -0.801    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[42]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.047    -0.515    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[42]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/Q
                         net (fo=2, routed)           0.116    -0.305    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[70]
    SLICE_X7Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X7Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.047    -0.515    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y80      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[61]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



