{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738697342544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738697342544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 16:29:02 2025 " "Processing started: Tue Feb 04 16:29:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738697342544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697342544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CaixaEletronico -c CaixaEletronico " "Command: quartus_map --read_settings_files=on --write_settings_files=off CaixaEletronico -c CaixaEletronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697342544 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1738697342994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697351539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixaeletronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixaeletronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CaixaEletronico-Behavioral " "Found design unit 1: CaixaEletronico-Behavioral" {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""} { "Info" "ISGN_ENTITY_NAME" "1 CaixaEletronico " "Found entity 1: CaixaEletronico" {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697351540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_caixaeletronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_caixaeletronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CaixaEletronico-tb " "Found design unit 1: tb_CaixaEletronico-tb" {  } { { "tb_CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CaixaEletronico " "Found entity 1: tb_CaixaEletronico" {  } { { "tb_CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697351540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "Memoria.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "Memoria.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697351540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cadastro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cadastro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cadastro-Behavioral " "Found design unit 1: Cadastro-Behavioral" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cadastro " "Found entity 1: Cadastro" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738697351540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697351540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CaixaEletronico " "Elaborating entity \"CaixaEletronico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738697351577 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selecao_cadlog CaixaEletronico.vhd(56) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(56): used implicit default value for signal \"selecao_cadlog\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "client_id CaixaEletronico.vhd(57) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(57): used implicit default value for signal \"client_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_login CaixaEletronico.vhd(58) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(58): used implicit default value for signal \"in_login\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_senha CaixaEletronico.vhd(59) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(59): used implicit default value for signal \"in_senha\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_signal CaixaEletronico.vhd(62) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(62): used implicit default value for signal \"write_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saldo_signal CaixaEletronico.vhd(65) " "VHDL Signal Declaration warning at CaixaEletronico.vhd(65): used implicit default value for signal \"saldo_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697351581 "|CaixaEletronico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem_inst " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem_inst\"" {  } { { "CaixaEletronico.vhd" "mem_inst" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738697351623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg memoria:mem_inst\|Reg:\\gen_login:0:login_reg " "Elaborating entity \"Reg\" for hierarchy \"memoria:mem_inst\|Reg:\\gen_login:0:login_reg\"" {  } { { "Memoria.vhd" "\\gen_login:0:login_reg" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738697351627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg memoria:mem_inst\|Reg:\\gen_saldo:0:saldo_reg " "Elaborating entity \"Reg\" for hierarchy \"memoria:mem_inst\|Reg:\\gen_saldo:0:saldo_reg\"" {  } { { "Memoria.vhd" "\\gen_saldo:0:saldo_reg" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738697351637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cadastro Cadastro:cadastro_inst " "Elaborating entity \"Cadastro\" for hierarchy \"Cadastro:cadastro_inst\"" {  } { { "CaixaEletronico.vhd" "cadastro_inst" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738697351643 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "saldo_in cadastro.vhd(36) " "VHDL Signal Declaration warning at cadastro.vhd(36): used explicit default value for signal \"saldo_in\" because signal was never assigned a value" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1738697351643 "|CaixaEletronico|Cadastro:cadastro_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "read_cliente cadastro.vhd(37) " "VHDL Signal Declaration warning at cadastro.vhd(37): used explicit default value for signal \"read_cliente\" because signal was never assigned a value" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1738697351643 "|CaixaEletronico|Cadastro:cadastro_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738697352381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "492 " "492 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738697352566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738697352948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738697352948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738697353015 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738697353015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738697353015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738697353015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738697353037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 16:29:13 2025 " "Processing ended: Tue Feb 04 16:29:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738697353037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738697353037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738697353037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738697353037 ""}
