<?xml version="1.0" encoding="utf-8"?>
<!--
The design rules. These can be read by layout code, documentation code, and the lydrc.
-->

<rules>
  <rule>
    <name>Width</name>
    <dp_pp>3</dp_pp>
    <dp_np>3</dp_np>
    <dp_p>0.300</dp_p>
    <dp_n>0.300</dp_n>
    <dp_e>0.300</dp_e>
    <m1_nwpad>0.500</m1_nwpad>
    <m1_nwgnd>0.500</m1_nwgnd>
    <m2_nw>0.040</m2_nw>
    <m4_ledpad>0.500</m4_ledpad>
    <m4_ledgnd>0.500</m4_ledgnd>
    <m3_res>0.500</m3_res>
    <m5_wiring>0.500</m5_wiring>
    <m5_gnd>0.500</m5_gnd>
    <wg_shallow>0.200</wg_shallow>
    <wg_deep>0.200</wg_deep>
    <wg_deep_photo>1.0</wg_deep_photo>
    <v3>0.500</v3>
    <v5>10</v5> <!-- run this by Jeff -->
    <su8_thin>1</su8_thin>
    <su8>1</su8>
  </rule>
  <rule>
    <name>Spacing</name>
    <dp_pp>5</dp_pp>
    <dp_np>5</dp_np>
    <dp_p>0.300</dp_p>
    <dp_n>0.300</dp_n>
    <dp_e>0.300</dp_e>
    <m1_nwpad>0.500</m1_nwpad>
    <m1_nwgnd>0.500</m1_nwgnd>
    <m2_nw>0.040</m2_nw>
    <m4_ledpad>0.500</m4_ledpad>
    <m4_ledgnd>0.500</m4_ledgnd>
    <m3_res>0.500</m3_res>
    <m5_wiring>2</m5_wiring>
    <m5_gnd>2</m5_gnd>
    <wg_shallow>0.200</wg_shallow>
    <wg_deep>0.200</wg_deep>
    <wg_deep_photo>1.0</wg_deep_photo>
    <v3>2</v3>
    <v5>10</v5> <!-- run this by Jeff -->
    <su8_thin>1</su8_thin>
    <su8>1</su8>
  </rule>
  <rule>
    <name>Area</name>
    <v3>10</v3>  <!-- um^2 -->
    <v5>100</v5>  <!-- um^2 -->
  </rule>
  <!-- The commas mean OR -->
  <rule>
    <name>Overlap</name>
    <to_WSi>
      <layer1>m2_nw</layer1>
      <layer2>m1_nwpad, m1_nwgnd</layer2>
      <value>100</value>  <!-- um^2 -->
    </to_WSi>
  </rule>
  <rule>
    <name>Inclusion</name>
    <!-- <WSi_via>
      <layer_inner>m1_nwpad, m1_nwgnd</layer_inner>
      <layer_outer>m2_nw</layer_outer>
      <value>
    </WSi_via> -->
    <wirebond_via>
      <layer_inner>v5</layer_inner>
      <layer_outer>m5_wiring, m5_gnd</layer_outer>
      <value>5</value>
    </wirebond_via>
    <via_to_dopant>
      <layer_inner>v3</layer_inner>
      <layer_outer>dp_np, dp_pp</layer_outer>
      <value>5</value>
    </via_to_dopant>
    <via_to_nw>
      <layer_inner>v3</layer_inner>
      <layer_outer>m2_nw</layer_outer>
      <value>5</value>
    </via_to_nw>
    <via_to_wiring>
      <layer_inner>v3</layer_inner>
      <layer_outer>m5_wiring, m5_gnd</layer_outer>
      <value>5</value>
    </via_to_wiring>
    <via_to_pad>
      <layer_inner>v3</layer_inner>
      <layer_outer>m1_nwpad, m1_nwgnd, m4_ledpad, m4_ledgnd</layer_outer>
      <value>2</value>
    </via_to_pad>
    <!-- heavymid-dopants
        m1 and Wsi
        m1m2 without v3
        m3 and heavies
        v3 m1m2 area and inset
        v5 and m5 overlap
        v5 an
        <rule>d m5 inset -->
  </rule>
  <rule>
    <name>Exclusion</name>
    <tmp>1</tmp>
    <!-- m5 and wg_deep and wg_shallow -->
  </rule>
</rules>