$date
  Thu Sep 11 15:32:03 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_add_8bit $end
$var reg 8 ! tb_x[7:0] $end
$var reg 8 " tb_y[7:0] $end
$var reg 8 # tb_s[7:0] $end
$var reg 1 $ tb_c $end
$scope module add_8bit_module $end
$var reg 8 % x[7:0] $end
$var reg 8 & y[7:0] $end
$var reg 8 ' s[7:0] $end
$var reg 1 ( c $end
$var reg 9 ) temp_s[8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11111111 !
b11111111 "
b11111110 #
1$
b11111111 %
b11111111 &
b11111110 '
1(
b111111110 )
#10000000
b00000000 !
b00000000 "
b00000000 #
0$
b00000000 %
b00000000 &
b00000000 '
0(
b000000000 )
#20000000
b00111111 !
b00000001 "
b01000000 #
b00111111 %
b00000001 &
b01000000 '
b001000000 )
#30000000
