#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5567a4df64d0 .scope module, "DMATestBench" "DMATestBench" 2 13;
 .timescale -12 -12;
v0x5567a4e2cd40_0 .var "ciN", 7 0;
v0x5567a4e2ce20_0 .var "clock", 0 0;
v0x5567a4e2cec0_0 .net "done", 0 0, L_0x5567a4dfe7b0;  1 drivers
v0x5567a4e2cfc0_0 .var "reset", 0 0;
v0x5567a4e2d090_0 .net "result", 31 0, L_0x5567a4e3e1f0;  1 drivers
v0x5567a4e2d180_0 .var "start", 0 0;
v0x5567a4e2d250_0 .var "valueA", 31 0;
v0x5567a4e2d320_0 .var "valueB", 31 0;
S_0x5567a4d80490 .scope module, "DUT" "ramDmaCi" 2 26, 3 10 0, S_0x5567a4df64d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x5567a4df99a0 .param/l "customId" 0 3 10, C4<00001011>;
L_0x5567a4db6380 .functor AND 1, L_0x5567a4e3db50, L_0x5567a4e2d560, C4<1>, C4<1>;
L_0x5567a4db5f10 .functor AND 1, L_0x5567a4e3dd60, L_0x5567a4db6380, C4<1>, C4<1>;
L_0x5567a4db5470 .functor NOT 1, L_0x5567a4db6380, C4<0>, C4<0>, C4<0>;
L_0x5567a4dadba0 .functor OR 1, L_0x5567a4db5f10, L_0x5567a4db5470, C4<0>, C4<0>;
L_0x5567a4dfe7b0 .functor AND 1, L_0x5567a4e3e010, L_0x5567a4e2d560, C4<1>, C4<1>;
L_0x5567a4e06b00 .functor NOT 1, v0x5567a4e2ce20_0, C4<0>, C4<0>, C4<0>;
L_0x7fa0168f4018 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x5567a4e286a0_0 .net/2u *"_ivl_0", 7 0, L_0x7fa0168f4018;  1 drivers
v0x5567a4e287a0_0 .net *"_ivl_13", 21 0, L_0x5567a4e2d8b0;  1 drivers
v0x5567a4e28880_0 .net *"_ivl_14", 31 0, L_0x5567a4e2d9e0;  1 drivers
L_0x7fa0168f40a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5567a4e28940_0 .net *"_ivl_17", 9 0, L_0x7fa0168f40a8;  1 drivers
L_0x7fa0168f40f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567a4e28a20_0 .net/2u *"_ivl_18", 31 0, L_0x7fa0168f40f0;  1 drivers
v0x5567a4e28b00_0 .net *"_ivl_2", 0 0, L_0x5567a4e2d3f0;  1 drivers
v0x5567a4e28bc0_0 .net *"_ivl_20", 0 0, L_0x5567a4e3db50;  1 drivers
v0x5567a4e28c80_0 .net *"_ivl_25", 0 0, L_0x5567a4e3dd60;  1 drivers
v0x5567a4e28d60_0 .net *"_ivl_28", 0 0, L_0x5567a4db5470;  1 drivers
v0x5567a4e28ed0_0 .net *"_ivl_30", 0 0, L_0x5567a4dadba0;  1 drivers
L_0x7fa0168f4138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5567a4e28fb0_0 .net/2u *"_ivl_32", 0 0, L_0x7fa0168f4138;  1 drivers
v0x5567a4e29090_0 .net *"_ivl_34", 0 0, L_0x5567a4e3e010;  1 drivers
L_0x7fa0168f4180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567a4e29170_0 .net/2u *"_ivl_38", 31 0, L_0x7fa0168f4180;  1 drivers
L_0x7fa0168f4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5567a4e29250_0 .net/2u *"_ivl_4", 0 0, L_0x7fa0168f4060;  1 drivers
L_0x7fa0168f42a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5567a4e29330_0 .net/2u *"_ivl_52", 2 0, L_0x7fa0168f42a0;  1 drivers
v0x5567a4e29410_0 .net "block_size", 9 0, L_0x5567a4e3e600;  1 drivers
v0x5567a4e294d0_0 .net "burst_size", 7 0, L_0x5567a4e3e6c0;  1 drivers
o0x7fa016e7b0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5567a4e29570_0 .net "busIn_address_data", 31 0, o0x7fa016e7b0d8;  0 drivers
o0x7fa016e7b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29640_0 .net "busIn_busy", 0 0, o0x7fa016e7b108;  0 drivers
o0x7fa016e7b138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29710_0 .net "busIn_data_valid", 0 0, o0x7fa016e7b138;  0 drivers
o0x7fa016e7b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e297e0_0 .net "busIn_end_transaction", 0 0, o0x7fa016e7b168;  0 drivers
o0x7fa016e7b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e298b0_0 .net "busIn_error", 0 0, o0x7fa016e7b198;  0 drivers
o0x7fa016e7b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29980_0 .net "busIn_grants", 0 0, o0x7fa016e7b1c8;  0 drivers
o0x7fa016e7b1f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5567a4e29a50_0 .net "busOut_address_data", 31 0, o0x7fa016e7b1f8;  0 drivers
o0x7fa016e7b228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5567a4e29b20_0 .net "busOut_burst_size", 7 0, o0x7fa016e7b228;  0 drivers
o0x7fa016e7b258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29bf0_0 .net "busOut_busy", 0 0, o0x7fa016e7b258;  0 drivers
o0x7fa016e7b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29cc0_0 .net "busOut_data_valid", 0 0, o0x7fa016e7b288;  0 drivers
o0x7fa016e7b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29d90_0 .net "busOut_end_transaction", 0 0, o0x7fa016e7b2b8;  0 drivers
o0x7fa016e7b2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29e60_0 .net "busOut_error", 0 0, o0x7fa016e7b2e8;  0 drivers
o0x7fa016e7b318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e29f30_0 .net "busOut_read_n_write", 0 0, o0x7fa016e7b318;  0 drivers
v0x5567a4e2a000_0 .net "busOut_request", 0 0, v0x5567a4e267d0_0;  1 drivers
v0x5567a4e2a0d0_0 .net "bus_start_address", 31 0, L_0x5567a4e07080;  1 drivers
o0x7fa016e7b3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5567a4e2a1a0_0 .net "butOut_begin_transaction", 0 0, o0x7fa016e7b3d8;  0 drivers
v0x5567a4e2a480_0 .net "ciN", 7 0, v0x5567a4e2cd40_0;  1 drivers
v0x5567a4e2a520_0 .net "clock", 0 0, v0x5567a4e2ce20_0;  1 drivers
v0x5567a4e2a5c0_0 .net "control_register", 1 0, L_0x5567a4e3e780;  1 drivers
v0x5567a4e2a660_0 .net "done", 0 0, L_0x5567a4dfe7b0;  alias, 1 drivers
v0x5567a4e2a700_0 .net "enWR_CPU", 0 0, L_0x5567a4db6380;  1 drivers
v0x5567a4e2a7a0_0 .net "memory_start_address", 8 0, L_0x5567a4e3e590;  1 drivers
v0x5567a4e2a870_0 .net "read_b", 0 0, L_0x5567a4e2d7e0;  1 drivers
v0x5567a4e2a910_0 .var "read_done", 0 0;
v0x5567a4e2a9b0_0 .var "resTemp", 31 0;
v0x5567a4e2aa50_0 .net "reset", 0 0, v0x5567a4e2cfc0_0;  1 drivers
v0x5567a4e2aaf0_0 .net "result", 31 0, L_0x5567a4e3e1f0;  alias, 1 drivers
v0x5567a4e2ab90_0 .net "resultSRAM_CPU", 31 0, v0x5567a4e28100_0;  1 drivers
v0x5567a4e2ac60_0 .net "resultSRAM_DMA", 31 0, v0x5567a4e281e0_0;  1 drivers
v0x5567a4e2ad30_0 .net "s_isMyCi", 0 0, L_0x5567a4e2d560;  1 drivers
v0x5567a4e2add0_0 .net "start", 0 0, v0x5567a4e2d180_0;  1 drivers
v0x5567a4e2ae70_0 .net "state", 2 0, L_0x5567a4e2d6f0;  1 drivers
v0x5567a4e2af50_0 .net "status_register", 1 0, L_0x5567a4e3e840;  1 drivers
v0x5567a4e2b040_0 .net "valueA", 31 0, v0x5567a4e2d250_0;  1 drivers
v0x5567a4e2b100_0 .net "valueB", 31 0, v0x5567a4e2d320_0;  1 drivers
v0x5567a4e2b210_0 .net "writeEnableA", 0 0, L_0x5567a4db5f10;  1 drivers
L_0x5567a4e2d3f0 .cmp/eq 8, v0x5567a4e2cd40_0, L_0x7fa0168f4018;
L_0x5567a4e2d560 .functor MUXZ 1, L_0x7fa0168f4060, v0x5567a4e2d180_0, L_0x5567a4e2d3f0, C4<>;
L_0x5567a4e2d6f0 .part v0x5567a4e2d250_0, 10, 3;
L_0x5567a4e2d7e0 .part v0x5567a4e2d250_0, 9, 1;
L_0x5567a4e2d8b0 .part v0x5567a4e2d250_0, 10, 22;
L_0x5567a4e2d9e0 .concat [ 22 10 0 0], L_0x5567a4e2d8b0, L_0x7fa0168f40a8;
L_0x5567a4e3db50 .cmp/eq 32, L_0x5567a4e2d9e0, L_0x7fa0168f40f0;
L_0x5567a4e3dd60 .part v0x5567a4e2d250_0, 9, 1;
L_0x5567a4e3e010 .functor MUXZ 1, v0x5567a4e2a910_0, L_0x7fa0168f4138, L_0x5567a4dadba0, C4<>;
L_0x5567a4e3e1f0 .functor MUXZ 32, L_0x7fa0168f4180, v0x5567a4e28100_0, L_0x5567a4dfe7b0, C4<>;
L_0x5567a4e3e460 .part v0x5567a4e2d250_0, 0, 9;
L_0x5567a4e3e940 .functor MUXZ 3, L_0x7fa0168f42a0, L_0x5567a4e2d6f0, L_0x5567a4e2d7e0, C4<>;
S_0x5567a4de8200 .scope module, "DMA" "DMAController" 3 95, 4 4 0, S_0x5567a4d80490;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /INPUT 32 "data_valueB";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "busOut_request";
    .port_info 4 /INPUT 1 "busIn_grants";
    .port_info 5 /OUTPUT 32 "bus_start_address_out";
    .port_info 6 /OUTPUT 9 "memory_start_address_out";
    .port_info 7 /OUTPUT 10 "block_size_out";
    .port_info 8 /OUTPUT 8 "burst_size_out";
    .port_info 9 /OUTPUT 2 "control_register_out";
    .port_info 10 /OUTPUT 2 "status_register_out";
    .port_info 11 /INPUT 32 "busIn_address_data";
    .port_info 12 /INPUT 1 "busIn_end_transaction";
    .port_info 13 /INPUT 1 "busIn_data_valid";
    .port_info 14 /INPUT 1 "busIn_busy";
    .port_info 15 /INPUT 1 "busIn_error";
    .port_info 16 /OUTPUT 32 "busOut_address_data";
    .port_info 17 /OUTPUT 8 "busOut_burst_size";
    .port_info 18 /OUTPUT 1 "busOut_read_n_write";
    .port_info 19 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 20 /OUTPUT 1 "busOut_end_transaction";
    .port_info 21 /OUTPUT 1 "busOut_data_valid";
    .port_info 22 /OUTPUT 1 "busOut_busy";
    .port_info 23 /OUTPUT 1 "busOut_error";
P_0x5567a4dff780 .param/l "RW_BLOCK_SIZE" 0 4 47, C4<011>;
P_0x5567a4dff7c0 .param/l "RW_BURST_SIZE" 0 4 48, C4<100>;
P_0x5567a4dff800 .param/l "RW_BUS_START_ADD" 0 4 45, C4<001>;
P_0x5567a4dff840 .param/l "RW_MEMORY_START_ADD" 0 4 46, C4<010>;
P_0x5567a4dff880 .param/l "RW_STATUS_CTRL_REG" 0 4 49, C4<101>;
L_0x5567a4e07080 .functor BUFZ 32, v0x5567a4e26890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5567a4e3e590 .functor BUFZ 9, v0x5567a4e26e70_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5567a4e3e600 .functor BUFZ 10, v0x5567a4e079e0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5567a4e3e6c0 .functor BUFZ 8, v0x5567a4db6a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5567a4e3e780 .functor BUFZ 2, v0x5567a4e26bd0_0, C4<00>, C4<00>, C4<00>;
L_0x5567a4e3e840 .functor BUFZ 2, v0x5567a4e272d0_0, C4<00>, C4<00>, C4<00>;
v0x5567a4e079e0_0 .var "block_size", 9 0;
v0x5567a4db6ee0_0 .net "block_size_out", 9 0, L_0x5567a4e3e600;  alias, 1 drivers
v0x5567a4db6a70_0 .var "burst_size", 7 0;
v0x5567a4db5fd0_0 .net "burst_size_out", 7 0, L_0x5567a4e3e6c0;  alias, 1 drivers
v0x5567a4db5530_0 .net "busIn_address_data", 31 0, o0x7fa016e7b0d8;  alias, 0 drivers
v0x5567a4db5060_0 .net "busIn_busy", 0 0, o0x7fa016e7b108;  alias, 0 drivers
v0x5567a4dfe8d0_0 .net "busIn_data_valid", 0 0, o0x7fa016e7b138;  alias, 0 drivers
v0x5567a4e26010_0 .net "busIn_end_transaction", 0 0, o0x7fa016e7b168;  alias, 0 drivers
v0x5567a4e260d0_0 .net "busIn_error", 0 0, o0x7fa016e7b198;  alias, 0 drivers
v0x5567a4e26190_0 .net "busIn_grants", 0 0, o0x7fa016e7b1c8;  alias, 0 drivers
v0x5567a4e26250_0 .net "busOut_address_data", 31 0, o0x7fa016e7b1f8;  alias, 0 drivers
v0x5567a4e26330_0 .net "busOut_burst_size", 7 0, o0x7fa016e7b228;  alias, 0 drivers
v0x5567a4e26410_0 .net "busOut_busy", 0 0, o0x7fa016e7b258;  alias, 0 drivers
v0x5567a4e264d0_0 .net "busOut_data_valid", 0 0, o0x7fa016e7b288;  alias, 0 drivers
v0x5567a4e26590_0 .net "busOut_end_transaction", 0 0, o0x7fa016e7b2b8;  alias, 0 drivers
v0x5567a4e26650_0 .net "busOut_error", 0 0, o0x7fa016e7b2e8;  alias, 0 drivers
v0x5567a4e26710_0 .net "busOut_read_n_write", 0 0, o0x7fa016e7b318;  alias, 0 drivers
v0x5567a4e267d0_0 .var "busOut_request", 0 0;
v0x5567a4e26890_0 .var "bus_start_address", 31 0;
v0x5567a4e26970_0 .net "bus_start_address_out", 31 0, L_0x5567a4e07080;  alias, 1 drivers
v0x5567a4e26a50_0 .net "butOut_begin_transaction", 0 0, o0x7fa016e7b3d8;  alias, 0 drivers
v0x5567a4e26b10_0 .net "clock", 0 0, v0x5567a4e2ce20_0;  alias, 1 drivers
v0x5567a4e26bd0_0 .var "control_register", 1 0;
v0x5567a4e26cb0_0 .net "control_register_out", 1 0, L_0x5567a4e3e780;  alias, 1 drivers
v0x5567a4e26d90_0 .net "data_valueB", 31 0, v0x5567a4e2d320_0;  alias, 1 drivers
v0x5567a4e26e70_0 .var "memory_start_address", 8 0;
v0x5567a4e26f50_0 .net "memory_start_address_out", 8 0, L_0x5567a4e3e590;  alias, 1 drivers
v0x5567a4e27030_0 .var "prev_data_valueB", 31 0;
v0x5567a4e27110_0 .var "prev_state", 2 0;
v0x5567a4e271f0_0 .net "state", 2 0, L_0x5567a4e3e940;  1 drivers
v0x5567a4e272d0_0 .var "status_register", 1 0;
v0x5567a4e273b0_0 .net "status_register_out", 1 0, L_0x5567a4e3e840;  alias, 1 drivers
v0x5567a4e27490_0 .var "sync_flag", 0 0;
E_0x5567a4ddb180 .event anyedge, v0x5567a4e27490_0, v0x5567a4e271f0_0, v0x5567a4e26d90_0;
E_0x5567a4de2370 .event anyedge, v0x5567a4e271f0_0, v0x5567a4e27110_0, v0x5567a4e26d90_0, v0x5567a4e27030_0;
S_0x5567a4e27850 .scope module, "SSRAM" "dualPortSSRAM" 3 80, 5 2 0, S_0x5567a4d80490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x5567a4ddfeb0 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x5567a4ddfef0 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x5567a4ddff30 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x5567a4e27c30_0 .net "addressA", 8 0, L_0x5567a4e3e460;  1 drivers
L_0x7fa0168f4210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5567a4e27d30_0 .net "addressB", 8 0, L_0x7fa0168f4210;  1 drivers
v0x5567a4e27e10_0 .net "clockA", 0 0, v0x5567a4e2ce20_0;  alias, 1 drivers
v0x5567a4e27eb0_0 .net "clockB", 0 0, L_0x5567a4e06b00;  1 drivers
v0x5567a4e27f50_0 .net "dataInA", 31 0, v0x5567a4e2d320_0;  alias, 1 drivers
L_0x7fa0168f4258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567a4e28040_0 .net "dataInB", 31 0, L_0x7fa0168f4258;  1 drivers
v0x5567a4e28100_0 .var "dataOutA", 31 0;
v0x5567a4e281e0_0 .var "dataOutB", 31 0;
v0x5567a4e282c0 .array "memoryContent", 0 511, 31 0;
v0x5567a4e28380_0 .net "writeEnableA", 0 0, L_0x5567a4db5f10;  alias, 1 drivers
L_0x7fa0168f41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5567a4e28440_0 .net "writeEnableB", 0 0, L_0x7fa0168f41c8;  1 drivers
E_0x5567a4ddd890 .event posedge, v0x5567a4e27eb0_0;
E_0x5567a4de26c0 .event posedge, v0x5567a4e26b10_0;
S_0x5567a4e2b570 .scope task, "read_block_size" "read_block_size" 2 88, 2 88 0, S_0x5567a4df64d0;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 92 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x5567a4e2a9b0_0 {0 0 0};
    %end;
S_0x5567a4e2b770 .scope task, "read_burst_size" "read_burst_size" 2 107, 2 107 0, S_0x5567a4df64d0;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 111 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x5567a4e2a9b0_0 {0 0 0};
    %end;
S_0x5567a4e2b980 .scope task, "read_bus_start_address" "read_bus_start_address" 2 50, 2 50 0, S_0x5567a4df64d0;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 54 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x5567a4e2a9b0_0 {0 0 0};
    %end;
S_0x5567a4e2bb60 .scope task, "read_memory_start_address" "read_memory_start_address" 2 69, 2 69 0, S_0x5567a4df64d0;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 73 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x5567a4e2a9b0_0 {0 0 0};
    %end;
S_0x5567a4e2bd90 .scope task, "read_status_register" "read_status_register" 2 126, 2 126 0, S_0x5567a4df64d0;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 130 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x5567a4e2a9b0_0, 1, 1>, &PV<v0x5567a4e2a9b0_0, 0, 1> {0 0 0};
    %end;
S_0x5567a4e2bf70 .scope task, "set_block_size" "set_block_size" 2 78, 2 78 0, S_0x5567a4df64d0;
 .timescale -12 -12;
v0x5567a4e2c150_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %load/vec4 v0x5567a4e2c150_0;
    %pad/u 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %vpi_call 2 83 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x5567a4e2c150_0 {0 0 0};
    %end;
S_0x5567a4e2c210 .scope task, "set_burst_size" "set_burst_size" 2 97, 2 97 0, S_0x5567a4df64d0;
 .timescale -12 -12;
v0x5567a4e2c3f0_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %load/vec4 v0x5567a4e2c3f0_0;
    %pad/u 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %vpi_call 2 102 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x5567a4e2c3f0_0 {0 0 0};
    %end;
S_0x5567a4e2c4f0 .scope task, "set_bus_start_address" "set_bus_start_address" 2 40, 2 40 0, S_0x5567a4df64d0;
 .timescale -12 -12;
v0x5567a4e2c6d0_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %load/vec4 v0x5567a4e2c6d0_0;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %vpi_call 2 45 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x5567a4e2c6d0_0 {0 0 0};
    %end;
S_0x5567a4e2c7d0 .scope task, "set_control_register" "set_control_register" 2 116, 2 116 0, S_0x5567a4df64d0;
 .timescale -12 -12;
v0x5567a4e2c960_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %load/vec4 v0x5567a4e2c960_0;
    %pad/u 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %vpi_call 2 121 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x5567a4e2c960_0, 1, 1>, &PV<v0x5567a4e2c960_0, 0, 1> {0 0 0};
    %end;
S_0x5567a4e2ca60 .scope task, "set_memory_start_address" "set_memory_start_address" 2 59, 2 59 0, S_0x5567a4df64d0;
 .timescale -12 -12;
v0x5567a4e2cc40_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %load/vec4 v0x5567a4e2cc40_0;
    %pad/u 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %vpi_call 2 64 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x5567a4e2cc40_0 {0 0 0};
    %end;
    .scope S_0x5567a4e27850;
T_10 ;
    %wait E_0x5567a4de26c0;
    %load/vec4 v0x5567a4e28380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5567a4e27f50_0;
    %load/vec4 v0x5567a4e27c30_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5567a4e282c0, 4, 0;
T_10.0 ;
    %load/vec4 v0x5567a4e27c30_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5567a4e282c0, 4;
    %store/vec4 v0x5567a4e28100_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5567a4e27850;
T_11 ;
    %wait E_0x5567a4ddd890;
    %load/vec4 v0x5567a4e28440_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5567a4e28040_0;
    %load/vec4 v0x5567a4e27d30_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5567a4e282c0, 4, 0;
T_11.0 ;
    %load/vec4 v0x5567a4e27d30_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5567a4e282c0, 4;
    %store/vec4 v0x5567a4e281e0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5567a4de8200;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e26890_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5567a4e26e70_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5567a4e079e0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5567a4db6a70_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567a4e26bd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567a4e272d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5567a4e27110_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e27030_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x5567a4de8200;
T_13 ;
    %wait E_0x5567a4de2370;
    %load/vec4 v0x5567a4e271f0_0;
    %load/vec4 v0x5567a4e27110_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/1 T_13.0, 4;
    %load/vec4 v0x5567a4e26d90_0;
    %load/vec4 v0x5567a4e27030_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_13.0;
    %assign/vec4 v0x5567a4e27490_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5567a4de8200;
T_14 ;
    %wait E_0x5567a4ddb180;
    %load/vec4 v0x5567a4e27490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5567a4e271f0_0;
    %assign/vec4 v0x5567a4e27110_0, 0;
    %load/vec4 v0x5567a4e26d90_0;
    %assign/vec4 v0x5567a4e27030_0, 0;
    %load/vec4 v0x5567a4e271f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %vpi_call 4 90 "$display", "Default state: %0d", v0x5567a4e271f0_0 {0 0 0};
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0x5567a4e26d90_0;
    %assign/vec4 v0x5567a4e26890_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %vpi_call 4 77 "$display", "RW_MEMORY_START_ADD state: %0d", v0x5567a4e271f0_0 {0 0 0};
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x5567a4e26d90_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x5567a4e26e70_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5567a4e26d90_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x5567a4e079e0_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5567a4e26d90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x5567a4db6a70_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x5567a4e26d90_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5567a4e26bd0_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5567a4d80490;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567a4e2a910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e2a9b0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5567a4d80490;
T_16 ;
    %wait E_0x5567a4de26c0;
    %load/vec4 v0x5567a4e2a700_0;
    %assign/vec4 v0x5567a4e2a910_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5567a4df64d0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5567a4df64d0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567a4e2ce20_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x5567a4e2ce20_0;
    %inv;
    %store/vec4 v0x5567a4e2ce20_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5567a4df64d0;
T_19 ;
    %vpi_call 2 145 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 146 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5567a4d80490 {0 0 0};
    %vpi_call 2 147 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5567a4e27850 {0 0 0};
    %vpi_call 2 148 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5567a4de8200 {0 0 0};
    %vpi_call 2 151 "$display", "\012" {0 0 0};
    %vpi_call 2 152 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5567a4e2cd40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567a4e2d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567a4e2cfc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567a4e2cfc0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 159 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %vpi_call 2 201 "$display", "[DMA_SETUP] Setting up the DMA controller\012" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5567a4e2c6d0_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x5567a4e2c4f0;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_bus_start_address, S_0x5567a4e2b980;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 208 "$display", "\012" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5567a4e2c6d0_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x5567a4e2c4f0;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_bus_start_address, S_0x5567a4e2b980;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 215 "$display", "\012" {0 0 0};
    %pushi/vec4 220, 0, 9;
    %store/vec4 v0x5567a4e2cc40_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x5567a4e2ca60;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_memory_start_address, S_0x5567a4e2bb60;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 222 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 10;
    %store/vec4 v0x5567a4e2c150_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x5567a4e2bf70;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_block_size, S_0x5567a4e2b570;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 229 "$display", "\012" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5567a4e2c3f0_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x5567a4e2c210;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_burst_size, S_0x5567a4e2b770;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 236 "$display", "\012" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5567a4e2c960_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x5567a4e2c7d0;
    %join;
    %wait E_0x5567a4de26c0;
    %fork TD_DMATestBench.read_status_register, S_0x5567a4e2bd90;
    %join;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 243 "$display", "\012" {0 0 0};
    %vpi_call 2 246 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x5567a4e26970_0 {0 0 0};
    %vpi_call 2 247 "$display", "            mem_start_address: \011%0d", v0x5567a4e2a7a0_0 {0 0 0};
    %vpi_call 2 248 "$display", "            block_size: \011%0d", v0x5567a4e29410_0 {0 0 0};
    %vpi_call 2 249 "$display", "            burst_size: \011%0d", v0x5567a4e294d0_0 {0 0 0};
    %vpi_call 2 250 "$display", "            control_register: \011%0b   %0b", &PV<v0x5567a4e2a5c0_0, 1, 1>, &PV<v0x5567a4e2a5c0_0, 0, 1> {0 0 0};
    %vpi_call 2 251 "$display", "            status_register: \011%0b   %0b", &PV<v0x5567a4e2af50_0, 1, 1>, &PV<v0x5567a4e2af50_0, 0, 1> {0 0 0};
    %vpi_call 2 247 "$display", "\012" {0 0 0};
    %vpi_call 2 249 "$display", "[DMA_ERROR] Test an error case. Normally the DMA controller should not respond to this operation" {0 0 0};
    %vpi_call 2 250 "$display", "            Setting valueA[12:10] = 3'b111 and valueA[9] = 1'b1 and valueB = 32'd17n" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567a4e2d250_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5567a4e2d250_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5567a4e2d250_0, 4, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x5567a4e2d320_0, 0, 32;
    %wait E_0x5567a4de26c0;
    %vpi_call 2 257 "$display", "\012" {0 0 0};
    %vpi_call 2 260 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x5567a4e26970_0 {0 0 0};
    %vpi_call 2 261 "$display", "            mem_start_address: \011%0d", v0x5567a4e2a7a0_0 {0 0 0};
    %vpi_call 2 262 "$display", "            block_size: \011%0d", v0x5567a4e29410_0 {0 0 0};
    %vpi_call 2 263 "$display", "            burst_size: \011%0d", v0x5567a4e294d0_0 {0 0 0};
    %vpi_call 2 264 "$display", "            control_register: \011%0b   %0b", &PV<v0x5567a4e2a5c0_0, 1, 1>, &PV<v0x5567a4e2a5c0_0, 0, 1> {0 0 0};
    %vpi_call 2 265 "$display", "            status_register: \011%0b   %0b", &PV<v0x5567a4e2af50_0, 1, 1>, &PV<v0x5567a4e2af50_0, 0, 1> {0 0 0};
    %vpi_call 2 262 "$display", "\012" {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
