{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669215694050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669215694051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 09:01:33 2022 " "Processing started: Wed Nov 23 09:01:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669215694051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215694051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215694051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669215694342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalSelection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FinalSelection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalSelection-bhr " "Found design unit 1: FinalSelection-bhr" {  } { { "FinalSelection.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/FinalSelection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708663 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalSelection " "Found entity 1: FinalSelection" {  } { { "FinalSelection.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/FinalSelection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencia_5Hz-Contador " "Found design unit 1: frecuencia_5Hz-Contador" {  } { { "divisor.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708664 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_5Hz " "Found entity 1: frecuencia_5Hz" {  } { { "divisor.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bhr " "Found design unit 1: display-bhr" {  } { { "display.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708665 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convertidor-bhr " "Found design unit 1: convertidor-bhr" {  } { { "convertidor.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/convertidor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708666 ""} { "Info" "ISGN_ENTITY_NAME" "1 convertidor " "Found entity 1: convertidor" {  } { { "convertidor.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/convertidor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uapro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uapro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uapro-Beahvioral " "Found design unit 1: uapro-Beahvioral" {  } { { "uapro.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708667 ""} { "Info" "ISGN_ENTITY_NAME" "1 uapro " "Found entity 1: uapro" {  } { { "uapro.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativoP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negativoP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negativoP-Behavioral " "Found design unit 1: negativoP-Behavioral" {  } { { "negativoP.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/negativoP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708668 ""} { "Info" "ISGN_ENTITY_NAME" "1 negativoP " "Found entity 1: negativoP" {  } { { "negativoP.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/negativoP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicas-ArqLogicas " "Found design unit 1: Logicas-ArqLogicas" {  } { { "Logicas.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Logicas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708669 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicas " "Found entity 1: Logicas" {  } { { "Logicas.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Logicas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multP-Behavioral " "Found design unit 1: multP-Behavioral" {  } { { "multP.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708671 ""} { "Info" "ISGN_ENTITY_NAME" "1 multP " "Found entity 1: multP" {  } { { "multP.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intermedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file intermedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intermedio-Behavioral " "Found design unit 1: intermedio-Behavioral" {  } { { "intermedio.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/intermedio.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708671 ""} { "Info" "ISGN_ENTITY_NAME" "1 intermedio " "Found entity 1: intermedio" {  } { { "intermedio.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/intermedio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fAdd " "Found design unit 1: fullAdder-fAdd" {  } { { "fullAdder.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708672 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullA10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullA10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullA10b-fa10b " "Found design unit 1: fullA10b-fa10b" {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708673 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullA10b " "Found entity 1: fullA10b" {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisorsito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divisorsito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisorsito-Behavioral " "Found design unit 1: Divisorsito-Behavioral" {  } { { "Divisorsito.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisorsito " "Found entity 1: Divisorsito" {  } { { "Divisorsito.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Division.vhd " "Can't analyze file -- file Division.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669215708675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador4-Behavioral " "Found design unit 1: comparador4-Behavioral" {  } { { "comparador4.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/comparador4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708676 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador4 " "Found entity 1: comparador4" {  } { { "comparador4.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/comparador4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compara1-Behavioral " "Found design unit 1: compara1-Behavioral" {  } { { "compara1.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/compara1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708678 ""} { "Info" "ISGN_ENTITY_NAME" "1 compara1 " "Found entity 1: compara1" {  } { { "compara1.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/compara1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelShifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelShifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/barrelShifters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708679 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file valores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valores-bhr " "Found design unit 1: valores-bhr" {  } { { "valores.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/valores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708681 ""} { "Info" "ISGN_ENTITY_NAME" "1 valores " "Found entity 1: valores" {  } { { "valores.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/valores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "practica2.bdf" "" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhr " "Found design unit 1: ALU-bhr" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecuaciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ecuaciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ecuaciones-bhr " "Found design unit 1: ecuaciones-bhr" {  } { { "ecuaciones.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ecuaciones.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ecuaciones " "Found entity 1: ecuaciones" {  } { { "ecuaciones.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ecuaciones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registros-bhr " "Found design unit 1: registros-bhr" {  } { { "registros.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708685 ""} { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669215708685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica2 " "Elaborating entity \"practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669215708770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "practica2.bdf" "inst1" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { { -56 272 432 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708773 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_aux_2 ALU.vhd(19) " "VHDL Signal Declaration warning at ALU.vhd(19): used explicit default value for signal \"sel_aux_2\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669215708775 "|practica2|ALU:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_aux ALU.vhd(22) " "Verilog HDL or VHDL warning at ALU.vhd(22): object \"b_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708775 "|practica2|ALU:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_aux ALU.vhd(22) " "Verilog HDL or VHDL warning at ALU.vhd(22): object \"d_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708775 "|practica2|ALU:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_aux ALU.vhd(23) " "Verilog HDL or VHDL warning at ALU.vhd(23): object \"a_aux\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708775 "|practica2|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uapro ALU:inst1\|uapro:unidad_aritmetica " "Elaborating entity \"uapro\" for hierarchy \"ALU:inst1\|uapro:unidad_aritmetica\"" {  } { { "ALU.vhd" "unidad_aritmetica" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708776 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxC4 uapro.vhd(31) " "VHDL Signal Declaration warning at uapro.vhd(31): used explicit default value for signal \"auxC4\" because signal was never assigned a value" {  } { { "uapro.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669215708777 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxx uapro.vhd(35) " "Verilog HDL or VHDL warning at uapro.vhd(35): object \"auxx\" assigned a value but never read" {  } { { "uapro.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708777 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullA10b ALU:inst1\|uapro:unidad_aritmetica\|fullA10b:suma " "Elaborating entity \"fullA10b\" for hierarchy \"ALU:inst1\|uapro:unidad_aritmetica\|fullA10b:suma\"" {  } { { "uapro.vhd" "suma" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cf fullA10b.vhd(10) " "VHDL Signal Declaration warning at fullA10b.vhd(10): used implicit default value for signal \"Cf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669215708779 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zf fullA10b.vhd(10) " "VHDL Signal Declaration warning at fullA10b.vhd(10): used implicit default value for signal \"Zf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669215708779 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ovf fullA10b.vhd(10) " "VHDL Signal Declaration warning at fullA10b.vhd(10): used implicit default value for signal \"Ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669215708779 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sf fullA10b.vhd(10) " "VHDL Signal Declaration warning at fullA10b.vhd(10): used implicit default value for signal \"Sf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669215708779 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cfaux fullA10b.vhd(20) " "Verilog HDL or VHDL warning at fullA10b.vhd(20): object \"Cfaux\" assigned a value but never read" {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708779 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfaux fullA10b.vhd(21) " "Verilog HDL or VHDL warning at fullA10b.vhd(21): object \"Zfaux\" assigned a value but never read" {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708780 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ovfaux fullA10b.vhd(22) " "Verilog HDL or VHDL warning at fullA10b.vhd(22): object \"Ovfaux\" assigned a value but never read" {  } { { "fullA10b.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708780 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:inst1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:inst1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0\"" {  } { { "fullA10b.vhd" "s0" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multP ALU:inst1\|uapro:unidad_aritmetica\|multP:mult " "Elaborating entity \"multP\" for hierarchy \"ALU:inst1\|uapro:unidad_aritmetica\|multP:mult\"" {  } { { "uapro.vhd" "mult" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sfmm multP.vhd(19) " "Verilog HDL or VHDL warning at multP.vhd(19): object \"Sfmm\" assigned a value but never read" {  } { { "multP.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669215708797 "|practica2|ALU:inst1|uapro:unidad_aritmetica|multP:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisorsito ALU:inst1\|uapro:unidad_aritmetica\|Divisorsito:divi " "Elaborating entity \"Divisorsito\" for hierarchy \"ALU:inst1\|uapro:unidad_aritmetica\|Divisorsito:divi\"" {  } { { "uapro.vhd" "divi" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708837 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Divisorsito.vhd(40) " "VHDL warning at Divisorsito.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "Divisorsito.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215708838 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"aS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669215708838 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"bS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669215708838 "|practica2|FinalSelection:inst|ecuaciones:ecuacion1|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logicas ALU:inst1\|Logicas:unidad_logica " "Elaborating entity \"Logicas\" for hierarchy \"ALU:inst1\|Logicas:unidad_logica\"" {  } { { "ALU.vhd" "unidad_logica" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifters ALU:inst1\|barrelShifters:barrel_shifters " "Elaborating entity \"barrelShifters\" for hierarchy \"ALU:inst1\|barrelShifters:barrel_shifters\"" {  } { { "ALU.vhd" "barrel_shifters" { Text "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215708841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZF GND " "Pin \"ZF\" is stuck at GND" {  } { { "practica2.bdf" "" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { { -16 440 616 0 "ZF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669215710247 "|practica2|ZF"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVF GND " "Pin \"OVF\" is stuck at GND" {  } { { "practica2.bdf" "" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { { 16 440 616 32 "OVF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669215710247 "|practica2|OVF"} { "Warning" "WMLS_MLS_STUCK_PIN" "CF GND " "Pin \"CF\" is stuck at GND" {  } { { "practica2.bdf" "" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { { 32 440 616 48 "CF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669215710247 "|practica2|CF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669215710247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669215710402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669215711917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669215711917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "practica2.bdf" "" { Schematic "/home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf" { { 64 80 248 80 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669215711997 "|practica2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669215711997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669215711997 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669215711997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669215711997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669215711997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669215712010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 09:01:52 2022 " "Processing ended: Wed Nov 23 09:01:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669215712010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669215712010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669215712010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669215712010 ""}
