============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 17 2025  05:37:50 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin counter/p_count_reg[1]/CLK->D
     Startpoint: (R) counter/p_count_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) counter/p_count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-     137                  
       Uncertainty:-       9                  
     Required Time:=     772                  
      Launch Clock:-       0                  
         Data Path:-     772                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  counter/p_count_reg[1]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  counter/p_count_reg[1]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1      4 13.4   131   368     368 
  counter/g1266/X            -       A->X   F     sky130_fd_sc_hd__xnor3_1      1  3.2    72   404     772 
  counter/p_count_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     772 
#----------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin counter/p_count_reg[3]/CLK->D
     Startpoint: (R) sel_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (R) counter/p_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-      86                  
       Uncertainty:-       9                  
     Required Time:=     822                  
      Launch Clock:-       0                  
         Data Path:-     822                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  sel_reg_reg/CLK          -       -      R     (arrival)                     9    -     0     -       0 
  sel_reg_reg/Q            -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  5.6    53   352     352 
  counter/g1262/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        3 16.7    82    88     441 
  counter/g1264/Y          -       A->Y   F     sky130_fd_sc_hd__inv_4        5 22.0    39    54     495 
  counter/g1263/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    71    71     566 
  counter/g1212/Y          -       B->Y   F     sky130_fd_sc_hd__nand3_2      1  5.6    65    79     644 
  counter/g1211/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_2      1  6.0    52    67     712 
  counter/g1208/Y          -       B->Y   R     sky130_fd_sc_hd__xnor2_1      1  3.3   128   110     822 
  counter/p_count_reg[3]/D -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     822 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (3 ps) Setup Check with Pin counter/p_count_reg[2]/CLK->D
     Startpoint: (R) sel_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (R) counter/p_count_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-      86                  
       Uncertainty:-       9                  
     Required Time:=     822                  
      Launch Clock:-       0                  
         Data Path:-     820                  
             Slack:=       3                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  sel_reg_reg/CLK          -       -      R     (arrival)                     9    -     0     -       0 
  sel_reg_reg/Q            -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  5.6    53   352     352 
  counter/g1262/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        3 16.7    82    88     441 
  counter/g1264/Y          -       A->Y   F     sky130_fd_sc_hd__inv_4        5 22.0    39    54     495 
  counter/g1265/Y          -       B->Y   R     sky130_fd_sc_hd__nand2_2      2  8.7    65    75     570 
  counter/g1215/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_1      1  3.6    54    54     624 
  counter/g1214/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  6.0    73    78     702 
  counter/g1209/Y          -       A->Y   R     sky130_fd_sc_hd__xnor2_1      1  3.3   128   117     820 
  counter/p_count_reg[2]/D -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     820 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (125 ps) Late External Delay Assertion at pin count[0]
     Startpoint: (R) count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
      Output Delay:-     459                  
       Uncertainty:-       9                  
     Required Time:=     450                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     125                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  count_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  count_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  count[0]         -       -      F     (port)                        -    -     -     0     325 
#------------------------------------------------------------------------------------------------



Path 5: MET (125 ps) Late External Delay Assertion at pin count[1]
     Startpoint: (R) count_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
      Output Delay:-     459                  
       Uncertainty:-       9                  
     Required Time:=     450                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     125                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  count_reg[1]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  count_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  count[1]         -       -      F     (port)                        -    -     -     0     325 
#------------------------------------------------------------------------------------------------



Path 6: MET (125 ps) Late External Delay Assertion at pin count[2]
     Startpoint: (R) count_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
      Output Delay:-     459                  
       Uncertainty:-       9                  
     Required Time:=     450                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     125                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  count_reg[2]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  count_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  count[2]         -       -      F     (port)                        -    -     -     0     325 
#------------------------------------------------------------------------------------------------



Path 7: MET (125 ps) Late External Delay Assertion at pin count[3]
     Startpoint: (R) count_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
      Output Delay:-     459                  
       Uncertainty:-       9                  
     Required Time:=     450                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     125                  

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  count_reg[3]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  count_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  count[3]         -       -      F     (port)                        -    -     -     0     325 
#------------------------------------------------------------------------------------------------



Path 8: MET (306 ps) Setup Check with Pin counter/p_count_reg[0]/CLK->D
     Startpoint: (R) counter/p_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) counter/p_count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-     127                  
       Uncertainty:-       9                  
     Required Time:=     782                  
      Launch Clock:-       0                  
         Data Path:-     475                  
             Slack:=     306                  

#----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  counter/p_count_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  counter/p_count_reg[0]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1      5 20.6   190   411     411 
  counter/g1227/Y            -       A->Y   F     sky130_fd_sc_hd__inv_1        1  3.2    50    64     475 
  counter/p_count_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     475 
#----------------------------------------------------------------------------------------------------------



Path 9: MET (341 ps) Setup Check with Pin count_reg[0]/CLK->D
     Startpoint: (R) counter/p_count_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-     154                  
       Uncertainty:-       9                  
     Required Time:=     755                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=     341                  

#----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  counter/p_count_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  counter/p_count_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      5 19.4   112   414     414 
  count_reg[0]/D             -       -      F     sky130_fd_sc_hd__dfrtp_1      5    -     -     0     414 
#----------------------------------------------------------------------------------------------------------



Path 10: MET (345 ps) Setup Check with Pin sel_reg_reg/CLK->D
     Startpoint: (F) sel
          Clock: (R) clk
       Endpoint: (F) sel_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     917            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     917            0     
                                              
             Setup:-     105                  
       Uncertainty:-       9                  
     Required Time:=     804                  
      Launch Clock:-       0                  
       Input Delay:-     459                  
         Data Path:-       0                  
             Slack:=     345                  

#---------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                    (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------
  sel            -       -     F     (arrival)                     1  3.2     0     0     459 
  sel_reg_reg/D  -       -     F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     459 
#---------------------------------------------------------------------------------------------

