Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_accelerator_controller_top glbl -Oenable_linking_all_libraries -prj accelerator_controller.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s accelerator_controller 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accelerator_controller_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_mul_16s_10ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_mul_16s_10ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_mul_16s_13ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_mul_16s_13ns_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/accelerator_controller_sparsemux_9_2_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_controller_sparsemux_9_2_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/AESL_autofifo_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/AESL_automem_bias_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bias_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/AESL_automem_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.accelerator_controller_flow_cont...
Compiling module xil_defaultlib.accelerator_controller_accelerat...
Compiling module xil_defaultlib.accelerator_controller_sparsemux...
Compiling module xil_defaultlib.accelerator_controller_mul_16s_1...
Compiling module xil_defaultlib.accelerator_controller_mul_16s_1...
Compiling module xil_defaultlib.accelerator_controller_mac_mulad...
Compiling module xil_defaultlib.accelerator_controller_mac_mulad...
Compiling module xil_defaultlib.accelerator_controller_accelerat...
Compiling module xil_defaultlib.accelerator_controller_control_s...
Compiling module xil_defaultlib.accelerator_controller
Compiling module xil_defaultlib.AESL_automem_w1
Compiling module xil_defaultlib.AESL_automem_bias_1
Compiling module xil_defaultlib.AESL_autofifo_data_out
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_accelerator_controller_top
Compiling module work.glbl
Built simulation snapshot accelerator_controller
