[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 113
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachClass/dut.sv
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<112> s<111> l<1:1>
  n<> u<111> t<Source_text> p<112> c<110> l<1:1> el<17:11>
    n<> u<110> t<Description> p<111> c<109> l<1:1> el<17:11>
      n<> u<109> t<Package_declaration> p<110> c<2> l<1:1> el<17:11>
        n<> u<2> t<PACKAGE> p<109> s<3> l<1:1> el<1:8>
        n<uvm> u<3> t<STRING_CONST> p<109> s<26> l<1:9> el<1:12>
        n<> u<26> t<Package_item> p<109> c<25> s<107> l<3:3> el<5:11>
          n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:3> el<5:11>
            n<> u<24> t<Class_declaration> p<25> c<22> l<3:3> el<5:11>
              n<> u<22> t<CLASS> p<24> s<4> l<3:3> el<3:8>
              n<uvm_reg_map> u<4> t<STRING_CONST> p<24> s<21> l<3:9> el<3:20>
              n<> u<21> t<Class_item> p<24> c<20> s<23> l<4:5> el<4:38>
                n<> u<20> t<Class_property> p<21> c<6> l<4:5> el<4:38>
                  n<> u<6> t<PropQualifier_ClassItem> p<20> c<5> s<19> l<4:5> el<4:10>
                    n<> u<5> t<ClassItemQualifier_Local> p<6> l<4:5> el<4:10>
                  n<> u<19> t<Data_declaration> p<20> c<18> l<4:11> el<4:38>
                    n<> u<18> t<Variable_declaration> p<19> c<8> l<4:11> el<4:38>
                      n<> u<8> t<Data_type> p<18> c<7> s<17> l<4:11> el<4:16>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<4:11> el<4:16>
                      n<> u<17> t<Variable_decl_assignment_list> p<18> c<16> l<4:17> el<4:37>
                        n<> u<16> t<Variable_decl_assignment> p<17> c<9> l<4:17> el<4:37>
                          n<m_mems_by_offset> u<9> t<STRING_CONST> p<16> s<15> l<4:17> el<4:33>
                          n<> u<15> t<Variable_dimension> p<16> c<14> l<4:33> el<4:37>
                            n<> u<14> t<Unpacked_dimension> p<15> c<13> l<4:33> el<4:37>
                              n<> u<13> t<Constant_expression> p<14> c<12> l<4:34> el<4:36>
                                n<> u<12> t<Constant_primary> p<13> c<11> l<4:34> el<4:36>
                                  n<> u<11> t<Primary_literal> p<12> c<10> l<4:34> el<4:36>
                                    n<10> u<10> t<INT_CONST> p<11> l<4:34> el<4:36>
              n<> u<23> t<ENDCLASS> p<24> l<5:3> el<5:11>
        n<> u<107> t<Package_item> p<109> c<106> s<108> l<8:3> el<15:14>
          n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<8:3> el<15:14>
            n<> u<105> t<Function_declaration> p<106> c<104> l<8:3> el<15:14>
              n<> u<104> t<Function_body_declaration> p<105> c<27> l<8:12> el<15:14>
                n<> u<27> t<Function_data_type_or_implicit> p<104> s<28> l<8:12> el<8:12>
                n<f1> u<28> t<STRING_CONST> p<104> s<29> l<8:12> el<8:14>
                n<> u<29> t<Tf_port_item_list> p<104> s<37> l<8:14> el<8:16>
                n<> u<37> t<Block_item_declaration> p<104> c<36> s<102> l<9:5> el<9:25>
                  n<> u<36> t<Data_declaration> p<37> c<35> l<9:5> el<9:25>
                    n<> u<35> t<Variable_declaration> p<36> c<31> l<9:5> el<9:25>
                      n<uvm_reg_map> u<31> t<Data_type> p<35> c<30> s<34> l<9:5> el<9:16>
                        n<uvm_reg_map> u<30> t<STRING_CONST> p<31> l<9:5> el<9:16>
                      n<> u<34> t<Variable_decl_assignment_list> p<35> c<33> l<9:17> el<9:24>
                        n<> u<33> t<Variable_decl_assignment> p<34> c<32> l<9:17> el<9:24>
                          n<top_map> u<32> t<STRING_CONST> p<33> l<9:17> el<9:24>
                n<> u<102> t<Function_statement_or_null> p<104> c<101> s<103> l<11:5> el<14:8>
                  n<> u<101> t<Statement> p<102> c<100> l<11:5> el<14:8>
                    n<> u<100> t<Statement_item> p<101> c<99> l<11:5> el<14:8>
                      n<> u<99> t<Loop_statement> p<100> c<98> l<11:5> el<14:8>
                        n<> u<98> t<FOREACH> p<99> s<40> l<11:5> el<11:12>
                        n<> u<40> t<Ps_or_hierarchical_array_identifier> p<99> c<38> s<42> l<11:14> el<11:38>
                          n<top_map> u<38> t<STRING_CONST> p<40> s<39> l<11:14> el<11:21>
                          n<m_mems_by_offset> u<39> t<STRING_CONST> p<40> l<11:22> el<11:38>
                        n<> u<42> t<Loop_variables> p<99> c<41> s<97> l<11:39> el<11:44>
                          n<range> u<41> t<STRING_CONST> p<42> l<11:39> el<11:44>
                        n<> u<97> t<Statement> p<99> c<96> l<11:47> el<14:8>
                          n<> u<96> t<Statement_item> p<97> c<95> l<11:47> el<14:8>
                            n<> u<95> t<Seq_block> p<96> c<93> l<11:47> el<14:8>
                              n<> u<93> t<Statement_or_null> p<95> c<92> s<94> l<12:7> el<13:10>
                                n<> u<92> t<Statement> p<93> c<91> l<12:7> el<13:10>
                                  n<> u<91> t<Statement_item> p<92> c<90> l<12:7> el<13:10>
                                    n<> u<90> t<Conditional_statement> p<91> c<84> l<12:7> el<13:10>
                                      n<> u<84> t<Cond_predicate> p<90> c<83> s<89> l<12:11> el<12:57>
                                        n<> u<83> t<Expression_or_cond_pattern> p<84> c<82> l<12:11> el<12:57>
                                          n<> u<82> t<Expression> p<83> c<61> l<12:11> el<12:57>
                                            n<> u<61> t<Expression> p<82> c<52> s<81> l<12:11> el<12:32>
                                              n<> u<52> t<Expression> p<61> c<51> s<60> l<12:11> el<12:19>
                                                n<> u<51> t<Primary> p<52> c<50> l<12:11> el<12:19>
                                                  n<> u<50> t<Complex_func_call> p<51> c<43> l<12:11> el<12:19>
                                                    n<addrs> u<43> t<STRING_CONST> p<50> s<49> l<12:11> el<12:16>
                                                    n<> u<49> t<Select> p<50> c<48> l<12:16> el<12:19>
                                                      n<> u<48> t<Bit_select> p<49> c<47> l<12:16> el<12:19>
                                                        n<> u<47> t<Expression> p<48> c<46> l<12:17> el<12:18>
                                                          n<> u<46> t<Primary> p<47> c<45> l<12:17> el<12:18>
                                                            n<> u<45> t<Primary_literal> p<46> c<44> l<12:17> el<12:18>
                                                              n<i> u<44> t<STRING_CONST> p<45> l<12:17> el<12:18>
                                              n<> u<60> t<BinOp_GreatEqual> p<61> s<59> l<12:20> el<12:22>
                                              n<> u<59> t<Expression> p<61> c<58> l<12:23> el<12:32>
                                                n<> u<58> t<Primary> p<59> c<57> l<12:23> el<12:32>
                                                  n<> u<57> t<Complex_func_call> p<58> c<53> l<12:23> el<12:32>
                                                    n<range> u<53> t<STRING_CONST> p<57> s<54> l<12:23> el<12:28>
                                                    n<min> u<54> t<STRING_CONST> p<57> s<56> l<12:29> el<12:32>
                                                    n<> u<56> t<Select> p<57> c<55> l<12:33> el<12:33>
                                                      n<> u<55> t<Bit_select> p<56> l<12:33> el<12:33>
                                            n<> u<81> t<BinOp_LogicAnd> p<82> s<80> l<12:33> el<12:35>
                                            n<> u<80> t<Expression> p<82> c<71> l<12:36> el<12:57>
                                              n<> u<71> t<Expression> p<80> c<70> s<79> l<12:36> el<12:44>
                                                n<> u<70> t<Primary> p<71> c<69> l<12:36> el<12:44>
                                                  n<> u<69> t<Complex_func_call> p<70> c<62> l<12:36> el<12:44>
                                                    n<addrs> u<62> t<STRING_CONST> p<69> s<68> l<12:36> el<12:41>
                                                    n<> u<68> t<Select> p<69> c<67> l<12:41> el<12:44>
                                                      n<> u<67> t<Bit_select> p<68> c<66> l<12:41> el<12:44>
                                                        n<> u<66> t<Expression> p<67> c<65> l<12:42> el<12:43>
                                                          n<> u<65> t<Primary> p<66> c<64> l<12:42> el<12:43>
                                                            n<> u<64> t<Primary_literal> p<65> c<63> l<12:42> el<12:43>
                                                              n<i> u<63> t<STRING_CONST> p<64> l<12:42> el<12:43>
                                              n<> u<79> t<BinOp_LessEqual> p<80> s<78> l<12:45> el<12:47>
                                              n<> u<78> t<Expression> p<80> c<77> l<12:48> el<12:57>
                                                n<> u<77> t<Primary> p<78> c<76> l<12:48> el<12:57>
                                                  n<> u<76> t<Complex_func_call> p<77> c<72> l<12:48> el<12:57>
                                                    n<range> u<72> t<STRING_CONST> p<76> s<73> l<12:48> el<12:53>
                                                    n<max> u<73> t<STRING_CONST> p<76> s<75> l<12:54> el<12:57>
                                                    n<> u<75> t<Select> p<76> c<74> l<12:57> el<12:57>
                                                      n<> u<74> t<Bit_select> p<75> l<12:57> el<12:57>
                                      n<> u<89> t<Statement_or_null> p<90> c<88> l<12:59> el<13:10>
                                        n<> u<88> t<Statement> p<89> c<87> l<12:59> el<13:10>
                                          n<> u<87> t<Statement_item> p<88> c<86> l<12:59> el<13:10>
                                            n<> u<86> t<Seq_block> p<87> c<85> l<12:59> el<13:10>
                                              n<> u<85> t<END> p<86> l<13:7> el<13:10>
                              n<> u<94> t<END> p<95> l<14:5> el<14:8>
                n<> u<103> t<ENDFUNCTION> p<104> l<15:3> el<15:14>
        n<> u<108> t<ENDPACKAGE> p<109> l<17:1> el<17:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:1:1: No timescale set for "uvm".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:1:1: Compile package "uvm".
[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:3:3: Compile class "uvm::uvm_reg_map".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  3
BitSelect                                              2
ClassDefn                                              1
ClassTypespec                                          1
Constant                                               1
Design                                                 1
ForeachStmt                                            1
Function                                               1
HierPath                                               3
Identifier                                             3
IfStmt                                                 1
LogicTypespec                                          2
Operation                                              4
Package                                                1
Range                                                  1
RefObj                                                 8
RefTypespec                                            5
SourceFile                                             1
UnsupportedTypespec                                    1
Variable                                               3
------------------------------------------------------------
Total:                                                46
=== UHDM Object Stats End ===
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:16: Illegal implicit net "id:22, name:addrs".
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:17: Illegal implicit net "id:23, name:i".
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:29: Illegal implicit net "id:27, name:min".
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:41: Illegal implicit net "id:29, name:addrs".
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:42: Illegal implicit net "id:30, name:i".
[ERR:EL0535] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:54: Illegal implicit net "id:34, name:max".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClass/slpp_all/surelog.uhdm ...
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:16: Null Actual: id:22, type:BitSelect, name:addrs.
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:17: Null Actual: id:23, type:RefObj, name:i.
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:29: Null Actual: id:27, type:RefObj, name:min.
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:41: Null Actual: id:29, type:BitSelect, name:addrs.
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:42: Null Actual: id:30, type:RefObj, name:i.
[ERR:IG0809] ${SURELOG_DIR}/tests/ForeachClass/dut.sv:12:54: Null Actual: id:34, type:RefObj, name:max.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (uvm), line:1:9, endln:1:12
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:uvm
  |vpiInternalScope:
  \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:
    \_Identifier: (uvm_reg_map), line:3:9, endln:3:20
      |vpiParent:
      \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
      |vpiName:uvm_reg_map
    |vpiFullName:uvm::uvm_reg_map
    |vpiVariable:
    \_Variable: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
      |vpiParent:
      \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
      |vpiTypespec:
      \_RefTypespec: (uvm::uvm_reg_map::m_mems_by_offset), line:4:11, endln:4:16
        |vpiParent:
        \_Variable: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
        |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
        |vpiActual:
        \_ArrayTypespec: , line:4:33, endln:4:37
      |vpiName:m_mems_by_offset
      |vpiFullName:uvm::uvm_reg_map::m_mems_by_offset
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:3
    |vpiTypespec:
    \_LogicTypespec: , line:4:11, endln:4:16
      |vpiParent:
      \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
    |vpiTypespec:
    \_ArrayTypespec: , line:4:33, endln:4:37
      |vpiParent:
      \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
      |vpiArrayType:1
      |vpiRange:
      \_Range: , line:4:33, endln:4:37
        |vpiParent:
        \_ArrayTypespec: , line:4:33, endln:4:37
        |vpiRightRange:
        \_Operation: , line:4:34, endln:4:36
          |vpiParent:
          \_Range: , line:4:33, endln:4:37
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:34, endln:4:36
            |vpiParent:
            \_Operation: , line:4:34, endln:4:36
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiConstType:9
      |vpiElemTypespec:
      \_RefTypespec: (uvm::uvm_reg_map), line:4:11, endln:4:16
        |vpiParent:
        \_ArrayTypespec: , line:4:33, endln:4:37
        |vpiFullName:uvm::uvm_reg_map
        |vpiActual:
        \_LogicTypespec: , line:4:11, endln:4:16
    |vpiImportTypespec:
    \_LogicTypespec: , line:4:11, endln:4:16
    |vpiImportTypespec:
    \_ArrayTypespec: , line:4:33, endln:4:37
    |vpiImportTypespec:
    \_Variable: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
  |vpiInternalScope:
  \_Function: (uvm::f1), line:8:3, endln:15:14
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:
    \_Identifier: (f1), line:8:12, endln:8:14
      |vpiParent:
      \_Function: (uvm::f1), line:8:3, endln:15:14
      |vpiName:f1
    |vpiFullName:uvm::f1
    |vpiInternalScope:
    \_Begin: (uvm::f1)
      |vpiParent:
      \_Function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
      |vpiVariable:
      \_Variable: (uvm::f1::top_map), line:9:17, endln:9:24
        |vpiParent:
        \_Begin: (uvm::f1)
        |vpiTypespec:
        \_RefTypespec: (uvm::f1::top_map::uvm_reg_map), line:9:5, endln:9:16
          |vpiParent:
          \_Variable: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiName:uvm_reg_map
          |vpiFullName:uvm::f1::top_map::uvm_reg_map
          |vpiActual:
          \_ClassTypespec: (uvm_reg_map)
        |vpiName:top_map
        |vpiFullName:uvm::f1::top_map
      |vpiInternalScope:
      \_ForeachStmt: (uvm::f1), line:11:5, endln:14:8
        |vpiParent:
        \_Begin: (uvm::f1)
        |vpiFullName:uvm::f1
        |vpiInternalScope:
        \_Begin: (uvm::f1), line:11:47, endln:14:8
          |vpiParent:
          \_ForeachStmt: (uvm::f1), line:11:5, endln:14:8
          |vpiFullName:uvm::f1
          |vpiStmt:
          \_IfStmt: , line:12:7, endln:13:10
            |vpiParent:
            \_Begin: (uvm::f1), line:11:47, endln:14:8
            |vpiCondition:
            \_Operation: , line:12:11, endln:12:57
              |vpiParent:
              \_IfStmt: , line:12:7, endln:13:10
              |vpiOpType:26
              |vpiOperand:
              \_Operation: , line:12:11, endln:12:32
                |vpiParent:
                \_Operation: , line:12:11, endln:12:57
                |vpiOpType:19
                |vpiOperand:
                \_BitSelect: (uvm::f1::addrs), line:12:16, endln:12:19
                  |vpiParent:
                  \_Operation: , line:12:11, endln:12:32
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_RefObj: (uvm::f1::i), line:12:17, endln:12:18
                    |vpiParent:
                    \_BitSelect: (uvm::f1::addrs), line:12:16, endln:12:19
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_HierPath: (range.min), line:12:23, endln:12:32
                  |vpiParent:
                  \_Operation: , line:12:11, endln:12:32
                  |vpiActual:
                  \_RefObj: (range), line:12:23, endln:12:28
                    |vpiParent:
                    \_HierPath: (range.min), line:12:23, endln:12:32
                    |vpiName:range
                    |vpiActual:
                    \_Variable: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_RefObj: (uvm::f1::min), line:12:29, endln:12:32
                    |vpiParent:
                    \_HierPath: (range.min), line:12:23, endln:12:32
                    |vpiName:min
                    |vpiFullName:uvm::f1::min
                  |vpiName:range.min
              |vpiOperand:
              \_Operation: , line:12:36, endln:12:57
                |vpiParent:
                \_Operation: , line:12:11, endln:12:57
                |vpiOpType:21
                |vpiOperand:
                \_BitSelect: (uvm::f1::addrs), line:12:41, endln:12:44
                  |vpiParent:
                  \_Operation: , line:12:36, endln:12:57
                  |vpiName:addrs
                  |vpiFullName:uvm::f1::addrs
                  |vpiIndex:
                  \_RefObj: (uvm::f1::i), line:12:42, endln:12:43
                    |vpiParent:
                    \_BitSelect: (uvm::f1::addrs), line:12:41, endln:12:44
                    |vpiName:i
                    |vpiFullName:uvm::f1::i
                |vpiOperand:
                \_HierPath: (range.max), line:12:48, endln:12:57
                  |vpiParent:
                  \_Operation: , line:12:36, endln:12:57
                  |vpiActual:
                  \_RefObj: (range), line:12:48, endln:12:53
                    |vpiParent:
                    \_HierPath: (range.max), line:12:48, endln:12:57
                    |vpiName:range
                    |vpiActual:
                    \_Variable: (uvm::f1::range), line:11:39, endln:11:44
                  |vpiActual:
                  \_RefObj: (uvm::f1::max), line:12:54, endln:12:57
                    |vpiParent:
                    \_HierPath: (range.max), line:12:48, endln:12:57
                    |vpiName:max
                    |vpiFullName:uvm::f1::max
                  |vpiName:range.max
            |vpiStmt:
            \_Begin: (uvm::f1), line:12:59, endln:13:10
              |vpiParent:
              \_IfStmt: , line:12:7, endln:13:10
              |vpiFullName:uvm::f1
        |vpiImportTypespec:
        \_Variable: (uvm::f1::range), line:11:39, endln:11:44
          |vpiParent:
          \_ForeachStmt: (uvm::f1), line:11:5, endln:14:8
          |vpiTypespec:
          \_RefTypespec: (uvm::f1::range)
            |vpiParent:
            \_Variable: (uvm::f1::range), line:11:39, endln:11:44
            |vpiFullName:uvm::f1::range
            |vpiActual:
            \_UnsupportedTypespec: 
          |vpiName:range
          |vpiFullName:uvm::f1::range
        |vpiVariable:
        \_HierPath: (uvm::f1::top_map.m_mems_by_offset), line:11:14, endln:11:38
          |vpiParent:
          \_ForeachStmt: (uvm::f1), line:11:5, endln:14:8
          |vpiActual:
          \_RefObj: (uvm::f1::top_map), line:11:14, endln:11:21
            |vpiParent:
            \_HierPath: (uvm::f1::top_map.m_mems_by_offset), line:11:14, endln:11:38
            |vpiName:top_map
            |vpiFullName:uvm::f1::top_map
            |vpiActual:
            \_Variable: (uvm::f1::top_map), line:9:17, endln:9:24
          |vpiActual:
          \_RefObj: (uvm::f1::m_mems_by_offset), line:11:22, endln:11:38
            |vpiParent:
            \_HierPath: (uvm::f1::top_map.m_mems_by_offset), line:11:14, endln:11:38
            |vpiName:m_mems_by_offset
            |vpiFullName:uvm::f1::m_mems_by_offset
            |vpiActual:
            \_Variable: (uvm::uvm_reg_map::m_mems_by_offset), line:4:17, endln:4:33
          |vpiName:top_map.m_mems_by_offset
          |vpiFullName:uvm::f1::top_map.m_mems_by_offset
        |vpiLoopVars:
        \_Variable: (uvm::f1::range), line:11:39, endln:11:44
        |vpiStmt:
        \_Begin: (uvm::f1), line:11:47, endln:14:8
      |vpiTypespec:
      \_UnsupportedTypespec: 
        |vpiParent:
        \_Begin: (uvm::f1)
      |vpiImportTypespec:
      \_Variable: (uvm::f1::top_map), line:9:17, endln:9:24
      |vpiImportTypespec:
      \_UnsupportedTypespec: 
      |vpiStmt:
      \_ForeachStmt: (uvm::f1), line:11:5, endln:14:8
    |vpiTypespec:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (uvm::f1), line:8:3, endln:15:14
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (uvm::f1)
      |vpiParent:
      \_Function: (uvm::f1), line:8:3, endln:15:14
      |vpiFullName:uvm::f1
      |vpiActual:
      \_LogicTypespec: 
    |vpiStmt:
    \_Begin: (uvm::f1)
    |vpiInstance:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
  |vpiTypespec:
  \_ClassTypespec: (uvm_reg_map)
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:1:1, endln:17:11
    |vpiName:uvm_reg_map
    |vpiClassDefn:
    \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
  |vpiImportTypespec:
  \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_reg_map)
  |vpiImportTypespec:
  \_Function: (uvm::f1), line:8:3, endln:15:14
  |vpiDefName:uvm
  |vpiClassDefn:
  \_ClassDefn: (uvm::uvm_reg_map), file:${SURELOG_DIR}/tests/ForeachClass/dut.sv, line:3:3, endln:5:11
  |vpiTaskFunc:
  \_Function: (uvm::f1), line:8:3, endln:15:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 1
[   NOTE] : 0
