// Seed: 1790474482
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    output supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input wor id_15,
    input tri0 id_16
);
  id_18(
      .id_0(id_16), .id_1(id_15), .id_2(id_10), .id_3(1)
  );
  wire id_19 = 1;
  assign id_19 = 1 ? 1 : 1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    output wand id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input wand id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wire id_17
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_6,
      id_4,
      id_1,
      id_6,
      id_17,
      id_9,
      id_15,
      id_3,
      id_14,
      id_17,
      id_10,
      id_6,
      id_4,
      id_9,
      id_16
  );
endmodule
