{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 22:55:27 2014 " "Info: Processing started: Tue Feb 11 22:55:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_a.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file port_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_a " "Info (12023): Found entity 1: port_a" {  } { { "port_a.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/port_a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_sopc_clock_0.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_0_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_0_edge_to_pulse" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_0_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_0_slave_FSM" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_0_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_0_master_FSM" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_0_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_0_bit_pipe" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_0 " "Info (12023): Found entity 5: DE0_SOPC_clock_0" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_sopc_clock_1.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_1_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_1_edge_to_pulse" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_1_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_1_slave_FSM" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_1_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_1_master_FSM" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_1_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_1_bit_pipe" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_1 " "Info (12023): Found entity 5: DE0_SOPC_clock_1" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_wp_n.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Info (12023): Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "profile_timer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file profile_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 profile_timer " "Info (12023): Found entity 1: profile_timer" {  } { { "profile_timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/profile_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 22 22 " "Info (12021): Found 22 design units, including 22 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_register_bank_a_module " "Info (12023): Found entity 1: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_register_bank_b_module " "Info (12023): Found entity 2: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_oci_debug " "Info (12023): Found entity 3: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_ocimem " "Info (12023): Found entity 5: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_avalon_reg " "Info (12023): Found entity 6: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_oci_break " "Info (12023): Found entity 7: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_oci_xbrk " "Info (12023): Found entity 8: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_dbrk " "Info (12023): Found entity 9: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_itrace " "Info (12023): Found entity 10: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_td_mode " "Info (12023): Found entity 11: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_dtrace " "Info (12023): Found entity 12: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifo " "Info (12023): Found entity 16: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_pib " "Info (12023): Found entity 17: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_im " "Info (12023): Found entity 19: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_performance_monitors " "Info (12023): Found entity 20: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci " "Info (12023): Found entity 21: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu " "Info (12023): Found entity 22: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_cmd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Info (12023): Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info (12023): Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_sopc_clock_2.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_2_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_2_edge_to_pulse" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_2_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_2_slave_FSM" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_2_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_2_master_FSM" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_2_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_2_bit_pipe" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_2 " "Info (12023): Found entity 5: DE0_SOPC_clock_2" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info (12023): Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_dat.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Info (12023): Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllpll_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file altpllpll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info (12023): Found entity 1: altpllpll" {  } { { "altpllpll_bb.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpllpll_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_clk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Info (12023): Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_test_component.v(234) " "Warning (10273): Verilog HDL warning at sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "sdram_test_component.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_test_component.v(235) " "Warning (10273): Verilog HDL warning at sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "sdram_test_component.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test_component.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_test_component_ram_module " "Info (12023): Found entity 1: sdram_test_component_ram_module" {  } { { "sdram_test_component.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_test_component " "Info (12023): Found entity 2: sdram_test_component" {  } { { "sdram_test_component.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info (12023): Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info (12023): Found entity 2: sdram" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_mem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info (12023): Found entity 1: onchip_mem" {  } { { "onchip_mem.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_top_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_top_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top_0-rtl " "Info (12022): Found design unit 1: i2c_master_top_0-rtl" {  } { { "i2c_master_top_0.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/i2c_master_top_0.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top_0 " "Info (12023): Found entity 1: i2c_master_top_0" {  } { { "i2c_master_top_0.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/i2c_master_top_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_timer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file user_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_timer " "Info (12023): Found entity 1: user_timer" {  } { { "user_timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/user_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Info (12023): Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Info (12023): Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Info (12023): Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Info (12023): Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Info (12023): Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Info (12023): Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Info (12023): Found entity 7: uart" {  } { { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info (12023): Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sysid.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info (12023): Found entity 1: sysid" {  } { { "sysid.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 switches " "Info (12023): Found entity 1: switches" {  } { { "switches.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info (12023): Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/seg7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Info (12023): Found entity 1: leds" {  } { { "leds.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_light.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_light " "Info (12023): Found entity 1: lcd_light" {  } { { "lcd_light.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/lcd_light.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(61) " "Warning (10273): Verilog HDL warning at lcd.v(61): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/lcd.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info (12023): Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info (12023): Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info (12023): Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info (12023): Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info (12023): Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info (12023): Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_crossing_bridge.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_bridge_downstream_fifo " "Info (12023): Found entity 1: clock_crossing_bridge_downstream_fifo" {  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_bridge_upstream_fifo " "Info (12023): Found entity 2: clock_crossing_bridge_upstream_fifo" {  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_bridge " "Info (12023): Found entity 3: clock_crossing_bridge" {  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttons.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Info (12023): Found entity 1: buttons" {  } { { "buttons.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Info (12023): Found entity 1: DE0_TOP" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Gen " "Info (12023): Found entity 1: VGA_Gen" {  } { { "VGA_Gen.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/VGA_Gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PAT_640x480_GEN PAT_640x480_GEN.v(14) " "Warning (10238): Verilog Module Declaration warning at PAT_640x480_GEN.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PAT_640x480_GEN\"" {  } { { "PAT_640x480_GEN.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/PAT_640x480_GEN.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pat_640x480_gen.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pat_640x480_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PAT_640x480_GEN " "Info (12023): Found entity 1: PAT_640x480_GEN" {  } { { "PAT_640x480_GEN.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/PAT_640x480_GEN.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_0.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0_dffpipe_l2c " "Info (12023): Found entity 1: altpll_0_dffpipe_l2c" {  } { { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altpll_0_stdsync_sv6 " "Info (12023): Found entity 2: altpll_0_stdsync_sv6" {  } { { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altpll_0_altpll_trn2 " "Info (12023): Found entity 3: altpll_0_altpll_trn2" {  } { { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altpll_0 " "Info (12023): Found entity 4: altpll_0" {  } { { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm-behavioural " "Info (12022): Found design unit 1: my_pwm-behavioural" {  } { { "my_pwm.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm " "Info (12023): Found entity 1: my_pwm" {  } { { "my_pwm.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_0-rtl " "Info (12022): Found design unit 1: my_pwm_0-rtl" {  } { { "my_pwm_0.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_0 " "Info (12023): Found entity 1: my_pwm_0" {  } { { "my_pwm_0.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_1-rtl " "Info (12022): Found design unit 1: my_pwm_1-rtl" {  } { { "my_pwm_1.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_1 " "Info (12023): Found entity 1: my_pwm_1" {  } { { "my_pwm_1.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_2-rtl " "Info (12022): Found design unit 1: my_pwm_2-rtl" {  } { { "my_pwm_2.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_2 " "Info (12023): Found entity 1: my_pwm_2" {  } { { "my_pwm_2.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_3-rtl " "Info (12022): Found design unit 1: my_pwm_3-rtl" {  } { { "my_pwm_3.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_3 " "Info (12023): Found entity 1: my_pwm_3" {  } { { "my_pwm_3.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_4-rtl " "Info (12022): Found design unit 1: my_pwm_4-rtl" {  } { { "my_pwm_4.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_4 " "Info (12023): Found entity 1: my_pwm_4" {  } { { "my_pwm_4.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pwm_5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pwm_5-rtl " "Info (12022): Found design unit 1: my_pwm_5-rtl" {  } { { "my_pwm_5.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_pwm_5 " "Info (12023): Found entity 1: my_pwm_5" {  } { { "my_pwm_5.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Info (12023): Found entity 1: fpoint_wrapper" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v 23 23 " "Info (12021): Found 23 design units, including 23 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Info (12023): Found entity 1: fpoint_qsys_mult_single" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Info (12023): Found entity 22: fpoint_qsys_addsub_single" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Info (12023): Found entity 23: fpoint_qsys" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v 36 36 " "Info (12021): Found 36 design units, including 36 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Info (12023): Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 5139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Info (12023): Found entity 35: fpoint_hw_qsys_div_single" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 5705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Info (12023): Found entity 36: fpoint_hw_qsys" {  } { { "../../../../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 7332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_altera_nios_custom_instr_floating_point_inst.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_altera_nios_custom_instr_floating_point_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_altera_nios_custom_instr_floating_point_inst " "Info (12023): Found entity 1: cpu_altera_nios_custom_instr_floating_point_inst" {  } { { "cpu_altera_nios_custom_instr_floating_point_inst.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_altera_nios_custom_instr_floating_point_inst.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_0.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_1.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_1.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1501): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1503): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1659): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2578): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(98) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(98): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(107) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(107): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(116) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(116): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(245) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(245): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(254) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(254): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(263) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(263): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(272) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(272): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_SOPC_clock_2.v(281) " "Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(281): conditional expression evaluates to a constant" {  } { { "DE0_SOPC_clock_2.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(316) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(326) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(336) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(680) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Info (12127): Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_TOP.v(207) " "Warning (10034): Output port \"GPIO1_CLKOUT\" at DE0_TOP.v(207) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc.v 73 73 " "Warning (12125): Using design file de0_sopc.v, which is not specified as a design file for the current project, but contains definitions for 73 design units and 73 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_0_in_arbitrator " "Info (12023): Found entity 1: DE0_SOPC_clock_0_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_0_out_arbitrator " "Info (12023): Found entity 2: DE0_SOPC_clock_0_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_1_in_arbitrator " "Info (12023): Found entity 3: DE0_SOPC_clock_1_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_1_out_arbitrator " "Info (12023): Found entity 4: DE0_SOPC_clock_1_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_2_in_arbitrator " "Info (12023): Found entity 5: DE0_SOPC_clock_2_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 1057 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 DE0_SOPC_clock_2_out_arbitrator " "Info (12023): Found entity 6: DE0_SOPC_clock_2_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 1359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 DE0_SOPC_clock_3_in_arbitrator " "Info (12023): Found entity 7: DE0_SOPC_clock_3_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 DE0_SOPC_clock_3_out_arbitrator " "Info (12023): Found entity 8: DE0_SOPC_clock_3_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 1872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 DE0_SOPC_clock_4_in_arbitrator " "Info (12023): Found entity 9: DE0_SOPC_clock_4_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 2078 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 DE0_SOPC_clock_4_out_arbitrator " "Info (12023): Found entity 10: DE0_SOPC_clock_4_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 2385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 DE0_SOPC_clock_5_in_arbitrator " "Info (12023): Found entity 11: DE0_SOPC_clock_5_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 2591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 DE0_SOPC_clock_5_out_arbitrator " "Info (12023): Found entity 12: DE0_SOPC_clock_5_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 2898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 DE0_SOPC_clock_6_in_arbitrator " "Info (12023): Found entity 13: DE0_SOPC_clock_6_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 3104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 DE0_SOPC_clock_6_out_arbitrator " "Info (12023): Found entity 14: DE0_SOPC_clock_6_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 3411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 DE0_SOPC_clock_7_in_arbitrator " "Info (12023): Found entity 15: DE0_SOPC_clock_7_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 3617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 DE0_SOPC_clock_7_out_arbitrator " "Info (12023): Found entity 16: DE0_SOPC_clock_7_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 3924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 DE0_SOPC_clock_8_in_arbitrator " "Info (12023): Found entity 17: DE0_SOPC_clock_8_in_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 4130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 DE0_SOPC_clock_8_out_arbitrator " "Info (12023): Found entity 18: DE0_SOPC_clock_8_out_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 4437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 altpll_0_pll_slave_arbitrator " "Info (12023): Found entity 19: altpll_0_pll_slave_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 4643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 buttons_s1_arbitrator " "Info (12023): Found entity 20: buttons_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 4914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module " "Info (12023): Found entity 21: rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 5196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 clock_crossing_bridge_s1_arbitrator " "Info (12023): Found entity 22: clock_crossing_bridge_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 6497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 clock_crossing_bridge_m1_arbitrator " "Info (12023): Found entity 23: clock_crossing_bridge_m1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 6836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 clock_crossing_bridge_bridge_arbitrator " "Info (12023): Found entity 24: clock_crossing_bridge_bridge_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 7519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_jtag_debug_module_arbitrator " "Info (12023): Found entity 25: cpu_jtag_debug_module_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 7535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_custom_instruction_master_arbitrator " "Info (12023): Found entity 26: cpu_custom_instruction_master_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 7963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 27: buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 28: port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8067 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 29: profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 30: switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 31: timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 32: uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info (12023): Found entity 33: user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 cpu_data_master_arbitrator " "Info (12023): Found entity 34: cpu_data_master_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 cpu_instruction_master_arbitrator " "Info (12023): Found entity 35: cpu_instruction_master_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator " "Info (12023): Found entity 36: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 9016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 jtag_uart_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 37: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 9094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 key_out_s1_arbitrator " "Info (12023): Found entity 38: key_out_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 9403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 lcd_control_slave_arbitrator " "Info (12023): Found entity 39: lcd_control_slave_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 9677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 lcd_light_s1_arbitrator " "Info (12023): Found entity 40: lcd_light_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 9984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 leds_s1_arbitrator " "Info (12023): Found entity 41: leds_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 10258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 my_pwm_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 42: my_pwm_0_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 10532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 my_pwm_1_avalon_slave_0_arbitrator " "Info (12023): Found entity 43: my_pwm_1_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 10801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 my_pwm_2_avalon_slave_0_arbitrator " "Info (12023): Found entity 44: my_pwm_2_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 11070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 my_pwm_3_avalon_slave_0_arbitrator " "Info (12023): Found entity 45: my_pwm_3_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 11339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 my_pwm_4_avalon_slave_0_arbitrator " "Info (12023): Found entity 46: my_pwm_4_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 11608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 my_pwm_5_avalon_slave_0_arbitrator " "Info (12023): Found entity 47: my_pwm_5_avalon_slave_0_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 11877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 onchip_mem_s1_arbitrator " "Info (12023): Found entity 48: onchip_mem_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 12146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 port_a_s1_arbitrator " "Info (12023): Found entity 49: port_a_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 12615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 profile_timer_s1_arbitrator " "Info (12023): Found entity 50: profile_timer_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 12897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 sd_clk_s1_arbitrator " "Info (12023): Found entity 51: sd_clk_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 13179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 sd_cmd_s1_arbitrator " "Info (12023): Found entity 52: sd_cmd_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 13453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 sd_dat_s1_arbitrator " "Info (12023): Found entity 53: sd_dat_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 13727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 sd_wp_n_s1_arbitrator " "Info (12023): Found entity 54: sd_wp_n_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module " "Info (12023): Found entity 55: rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module " "Info (12023): Found entity 56: rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 sdram_s1_arbitrator " "Info (12023): Found entity 57: sdram_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 seg7_s1_arbitrator " "Info (12023): Found entity 58: seg7_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 15452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 switches_s1_arbitrator " "Info (12023): Found entity 59: switches_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 15726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 sysid_control_slave_arbitrator " "Info (12023): Found entity 60: sysid_control_slave_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 timer_s1_arbitrator " "Info (12023): Found entity 61: timer_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 tristate_bridge_avalon_slave_arbitrator " "Info (12023): Found entity 62: tristate_bridge_avalon_slave_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 tristate_bridge_bridge_arbitrator " "Info (12023): Found entity 63: tristate_bridge_bridge_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 uart_s1_arbitrator " "Info (12023): Found entity 64: uart_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 user_timer_s1_arbitrator " "Info (12023): Found entity 65: user_timer_s1_arbitrator" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 DE0_SOPC_reset_pll_cpu_domain_synch_module " "Info (12023): Found entity 66: DE0_SOPC_reset_pll_cpu_domain_synch_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "67 DE0_SOPC_reset_pll_io_domain_synch_module " "Info (12023): Found entity 67: DE0_SOPC_reset_pll_io_domain_synch_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "68 DE0_SOPC_reset_clk_domain_synch_module " "Info (12023): Found entity 68: DE0_SOPC_reset_clk_domain_synch_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 17958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "69 DE0_SOPC_reset_pll_sdram_domain_synch_module " "Info (12023): Found entity 69: DE0_SOPC_reset_pll_sdram_domain_synch_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 18006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "70 DE0_SOPC " "Info (12023): Found entity 70: DE0_SOPC" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 18054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "71 cfi_flash_lane0_module " "Info (12023): Found entity 71: cfi_flash_lane0_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "72 cfi_flash_lane1_module " "Info (12023): Found entity 72: cfi_flash_lane1_module" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "73 cfi_flash " "Info (12023): Found entity 73: cfi_flash" {  } { { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC DE0_SOPC:DE0_SOPC_inst " "Info (12128): Elaborating entity \"DE0_SOPC\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\"" {  } { { "DE0_TOP.v" "DE0_SOPC_inst" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_0_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_0_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_SOPC_clock_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0_SOPC_clock_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 515 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_0.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_0.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_0.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_0_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_0_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0\|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_0.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_1_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_1_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_1.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_1.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_1.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_1_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_1_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1\|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_1.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_2_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_2_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_2" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "DE0_SOPC_clock_2.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_slave_FSM:slave_FSM\"" {  } { { "DE0_SOPC_clock_2.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_master_FSM:master_FSM\"" {  } { { "DE0_SOPC_clock_2.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_2_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_2_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2\|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "DE0_SOPC_clock_2.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_3_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_3_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_3.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_3_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_3_edge_to_pulse" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_3_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_3_slave_FSM" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_3_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_3_master_FSM" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_3_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_3_bit_pipe" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_3 " "Info (12023): Found entity 5: DE0_SOPC_clock_3" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_3.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_3.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_3.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_3" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_3.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_3.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_3.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_3_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_3_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_3.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_4_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_4_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_4.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_4.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_4_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_4_edge_to_pulse" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_4_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_4_slave_FSM" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_4_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_4_master_FSM" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_4_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_4_bit_pipe" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_4 " "Info (12023): Found entity 5: DE0_SOPC_clock_4" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_4.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_4.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_4.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_4" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_4.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_4.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_4.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_4_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_4_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_4.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_5_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_5_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_5.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_5.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_5_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_5_edge_to_pulse" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_5_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_5_slave_FSM" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_5_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_5_master_FSM" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_5_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_5_bit_pipe" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_5 " "Info (12023): Found entity 5: DE0_SOPC_clock_5" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_5.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_5.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_5.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_5" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_5.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_5.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_5.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_5_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_5_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_5.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_6_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_6_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_6.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_6.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_6_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_6_edge_to_pulse" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_6_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_6_slave_FSM" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_6_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_6_master_FSM" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_6_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_6_bit_pipe" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_6 " "Info (12023): Found entity 5: DE0_SOPC_clock_6" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_6.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_6.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_6.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_6" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_6.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_6.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_6.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_6_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_6_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_6.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_7_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_7_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_7.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_7.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_7_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_7_edge_to_pulse" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_7_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_7_slave_FSM" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_7_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_7_master_FSM" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_7_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_7_bit_pipe" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_7 " "Info (12023): Found entity 5: DE0_SOPC_clock_7" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_7.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_7.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_7" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_7.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_7.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_7.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_7_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_7_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_7.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_in_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_in_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_8_in" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_out_arbitrator DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_out_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_8_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "de0_sopc_clock_8.v 5 5 " "Warning (12125): Using design file de0_sopc_clock_8.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOPC_clock_8_edge_to_pulse " "Info (12023): Found entity 1: DE0_SOPC_clock_8_edge_to_pulse" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE0_SOPC_clock_8_slave_FSM " "Info (12023): Found entity 2: DE0_SOPC_clock_8_slave_FSM" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE0_SOPC_clock_8_master_FSM " "Info (12023): Found entity 3: DE0_SOPC_clock_8_master_FSM" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE0_SOPC_clock_8_bit_pipe " "Info (12023): Found entity 4: DE0_SOPC_clock_8_bit_pipe" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE0_SOPC_clock_8 " "Info (12023): Found entity 5: DE0_SOPC_clock_8" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(98) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(98): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(107) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(107): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(116) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(116): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(245) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(245): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(254) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(254): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(263) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(263): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(272) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(272): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_sopc_clock_8.v(281) " "Warning (10037): Verilog HDL or VHDL warning at de0_sopc_clock_8.v(281): conditional expression evaluates to a constant" {  } { { "de0_sopc_clock_8.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8 DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8 " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\"" {  } { { "de0_sopc.v" "the_DE0_SOPC_clock_8" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_edge_to_pulse DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_edge_to_pulse\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de0_sopc_clock_8.v" "read_done_edge_to_pulse" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_slave_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_slave_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_slave_FSM:slave_FSM\"" {  } { { "de0_sopc_clock_8.v" "slave_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_master_FSM DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_master_FSM:master_FSM " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_master_FSM\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_master_FSM:master_FSM\"" {  } { { "de0_sopc_clock_8.v" "master_FSM" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_clock_8_bit_pipe DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"DE0_SOPC_clock_8_bit_pipe\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de0_sopc_clock_8.v" "endofpacket_bit_pipe" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_pll_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave " "Info (12128): Elaborating entity \"altpll_0_pll_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave\"" {  } { { "de0_sopc.v" "the_altpll_0_pll_slave" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0 " "Info (12128): Elaborating entity \"altpll_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\"" {  } { { "de0_sopc.v" "the_altpll_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_stdsync_sv6 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2 " "Info (12128): Elaborating entity \"altpll_0_stdsync_sv6\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\"" {  } { { "altpll_0.v" "stdsync2" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_dffpipe_l2c DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\|altpll_0_dffpipe_l2c:dffpipe3 " "Info (12128): Elaborating entity \"altpll_0_dffpipe_l2c\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_stdsync_sv6:stdsync2\|altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "altpll_0.v" "dffpipe3" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_altpll_trn2 DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1 " "Info (12128): Elaborating entity \"altpll_0_altpll_trn2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\"" {  } { { "altpll_0.v" "sd1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|buttons_s1_arbitrator:the_buttons_s1 " "Info (12128): Elaborating entity \"buttons_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|buttons_s1_arbitrator:the_buttons_s1\"" {  } { { "de0_sopc.v" "the_buttons_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons DE0_SOPC:DE0_SOPC_inst\|buttons:the_buttons " "Info (12128): Elaborating entity \"buttons\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|buttons:the_buttons\"" {  } { { "de0_sopc.v" "the_buttons" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1 " "Info (12128): Elaborating entity \"clock_crossing_bridge_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\"" {  } { { "de0_sopc.v" "the_clock_crossing_bridge_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1\"" {  } { { "de0_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 6712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_m1_arbitrator DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1 " "Info (12128): Elaborating entity \"clock_crossing_bridge_m1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1\"" {  } { { "de0_sopc.v" "the_clock_crossing_bridge_m1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge " "Info (12128): Elaborating entity \"clock_crossing_bridge\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\"" {  } { { "de0_sopc.v" "the_clock_crossing_bridge" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_downstream_fifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo " "Info (12128): Elaborating entity \"clock_crossing_bridge_downstream_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "the_downstream_fifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "downstream_fifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info (12134): Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Info (12134): Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info (12134): Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4uf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4uf1 " "Info (12023): Found entity 1: dcfifo_4uf1" {  } { { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4uf1 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_4uf1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g47.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g47 " "Info (12023): Found entity 1: a_graycounter_g47" {  } { { "db/a_graycounter_g47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g47 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_g47:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_g47\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\"" {  } { { "db/dcfifo_4uf1.tdf" "rdptr_g1p" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cic.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cic " "Info (12023): Found entity 1: a_graycounter_cic" {  } { { "db/a_graycounter_cic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cic DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_cic:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_cic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|a_graycounter_cic:wrptr_g1p\"" {  } { { "db/dcfifo_4uf1.tdf" "wrptr_g1p" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi31.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi31 " "Info (12023): Found entity 1: altsyncram_bi31" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi31 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_bi31\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\"" {  } { { "db/dcfifo_4uf1.tdf" "fifo_ram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Info (12023): Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\"" {  } { { "db/dcfifo_4uf1.tdf" "rs_dgwp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info (12023): Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe12 " "Info (12128): Elaborating entity \"dffpipe_dd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe12" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info (12023): Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\"" {  } { { "db/dcfifo_4uf1.tdf" "ws_dgrp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info (12023): Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe15 " "Info (12128): Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_056.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_056 " "Info (12023): Found entity 1: cmpr_056" {  } { { "db/cmpr_056.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cmpr_056.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_056 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_056\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4uf1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v46.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v46 " "Info (12023): Found entity 1: cmpr_v46" {  } { { "db/cmpr_v46.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cmpr_v46.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v46 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb " "Info (12128): Elaborating entity \"cmpr_v46\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_4uf1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Info (12023): Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/mux_a18.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Info (12128): Elaborating entity \"mux_a18\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4uf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_bridge_upstream_fifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo " "Info (12128): Elaborating entity \"clock_crossing_bridge_upstream_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "the_upstream_fifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "upstream_fifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info (12134): Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u1g1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u1g1 " "Info (12023): Found entity 1: dcfifo_u1g1" {  } { { "db/dcfifo_u1g1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u1g1 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_u1g1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jfb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jfb " "Info (12023): Found entity 1: a_gray2bin_jfb" {  } { { "db/a_gray2bin_jfb.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_gray2bin_jfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jfb DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin " "Info (12128): Elaborating entity \"a_gray2bin_jfb\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i47.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i47 " "Info (12023): Found entity 1: a_graycounter_i47" {  } { { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i47 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_i47\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "rdptr_g1p" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eic.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eic " "Info (12023): Found entity 1: a_graycounter_eic" {  } { { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eic DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_eic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g1p" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di31.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di31 " "Info (12023): Found entity 1: altsyncram_di31" {  } { { "db/altsyncram_di31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_di31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_di31 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_di31\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\"" {  } { { "db/dcfifo_u1g1.tdf" "fifo_ram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info (12023): Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\"" {  } { { "db/dcfifo_u1g1.tdf" "rs_dgwp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info (12023): Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12 " "Info (12128): Elaborating entity \"dffpipe_fd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe12" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info (12023): Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp " "Info (12128): Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_brp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info (12023): Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_dgrp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info (12023): Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_hd9:dffpipe16 " "Info (12128): Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_hd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe16" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_156.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_156 " "Info (12023): Found entity 1: cmpr_156" {  } { { "db/cmpr_156.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cmpr_156.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_156 DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_156\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u1g1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "de0_sopc.v" "the_cpu_jtag_debug_module" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_custom_instruction_master_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master " "Info (12128): Elaborating entity \"cpu_custom_instruction_master_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master\"" {  } { { "de0_sopc.v" "the_cpu_custom_instruction_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info (12128): Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "de0_sopc.v" "the_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "port_a_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "switches_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "uart_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info (12128): Elaborating entity \"user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de0_sopc.v" "user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info (12128): Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "de0_sopc.v" "the_cpu_instruction_master" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu " "Info (12128): Elaborating entity \"cpu\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\"" {  } { { "de0_sopc.v" "the_cpu" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info (12128): Elaborating entity \"cpu_test_bench\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info (12128): Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9f1 " "Info (12023): Found entity 1: altsyncram_p9f1" {  } { { "db/altsyncram_p9f1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_p9f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9f1 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p9f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_p9f1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info (12128): Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9f1 " "Info (12023): Found entity 1: altsyncram_q9f1" {  } { { "db/altsyncram_q9f1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_q9f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9f1 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q9f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_q9f1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info (12128): Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info (12128): Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info (12128): Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 329 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6472.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6472 " "Info (12023): Found entity 1: altsyncram_6472" {  } { { "db/altsyncram_6472.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_6472.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6472 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated " "Info (12128): Elaborating entity \"altsyncram_6472\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info (12128): Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info (12128): Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info (12128): Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info (12128): Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info (12128): Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info (12134): Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info (12023): Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info (12128): Elaborating entity \"altsyncram_n802\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info (12134): Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1 " "Info (12128): Elaborating entity \"cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1\"" {  } { { "de0_sopc.v" "the_cpu_altera_nios_custom_instr_floating_point_inst_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_altera_nios_custom_instr_floating_point_inst DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst " "Info (12128): Elaborating entity \"cpu_altera_nios_custom_instr_floating_point_inst\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\"" {  } { { "de0_sopc.v" "the_cpu_altera_nios_custom_instr_floating_point_inst" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst " "Info (12128): Elaborating entity \"fpoint_wrapper\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\"" {  } { { "cpu_altera_nios_custom_instr_floating_point_inst.v" "cpu_altera_nios_custom_instr_floating_point_inst" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu_altera_nios_custom_instr_floating_point_inst.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance " "Info (12128): Elaborating entity \"fpoint_qsys\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" "fpoint_instance" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_mult_single DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult " "Info (12128): Elaborating entity \"fpoint_qsys_mult_single\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "the_fp_mult" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_add_adder" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_omd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_omd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_omd " "Info (12023): Found entity 1: add_sub_omd" {  } { { "db/add_sub_omd.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_omd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_omd DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_omd:auto_generated " "Info (12128): Elaborating entity \"add_sub_omd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_omd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_adj_adder" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info (12134): Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_47c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_47c " "Info (12023): Found entity 1: add_sub_47c" {  } { { "db/add_sub_47c.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_47c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_47c DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_47c:auto_generated " "Info (12128): Elaborating entity \"add_sub_47c\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_47c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_bias_subtr" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info (12134): Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_njg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_njg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_njg " "Info (12023): Found entity 1: add_sub_njg" {  } { { "db/add_sub_njg.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_njg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_njg DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_njg:auto_generated " "Info (12128): Elaborating entity \"add_sub_njg\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_njg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_round_adder" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info (12134): Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gsb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gsb " "Info (12023): Found entity 1: add_sub_gsb" {  } { { "db/add_sub_gsb.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_gsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gsb DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_gsb:auto_generated " "Info (12128): Elaborating entity \"add_sub_gsb\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_gsb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12128): Elaborating entity \"lpm_mult\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_product2_mult" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Info (12134): Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Info (12134): Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Info (12134): Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Info (12134): Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info (12134): Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info (12134): Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Info (12134): Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eit.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eit " "Info (12023): Found entity 1: mult_eit" {  } { { "db/mult_eit.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/mult_eit.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_eit DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_eit:auto_generated " "Info (12128): Elaborating entity \"mult_eit\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_eit:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "the_fp_addsub" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_fjg DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "lbarrel_shift" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_44e DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "rbarrel_shift" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9u8 DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "leading_zeroes_cnt" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_aja DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder7" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_q0b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder10" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_l0b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder11" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_i0b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder13" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_qha DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder9" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_lha DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder15" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_iha DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder17" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_a2b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder8" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_tma DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "trailing_zeros_cnt" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_u5b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder21" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_e4b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder23" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_94b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder25" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_64b DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder27" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_uma DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder22" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_ela DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder30" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9la DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder32" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_6la DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder34" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub1" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8sh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8sh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8sh " "Info (12023): Found entity 1: add_sub_8sh" {  } { { "db/add_sub_8sh.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_8sh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8sh DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_8sh:auto_generated " "Info (12128): Elaborating entity \"add_sub_8sh\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_8sh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub3" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uue.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uue " "Info (12023): Found entity 1: add_sub_uue" {  } { { "db/add_sub_uue.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_uue.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uue DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_uue:auto_generated " "Info (12128): Elaborating entity \"add_sub_uue\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_uue:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub4" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ue.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ue " "Info (12023): Found entity 1: add_sub_0ue" {  } { { "db/add_sub_0ue.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_0ue.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ue DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_0ue:auto_generated " "Info (12128): Elaborating entity \"add_sub_0ue\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_0ue:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub5" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7rh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7rh " "Info (12023): Found entity 1: add_sub_7rh" {  } { { "db/add_sub_7rh.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7rh DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_7rh:auto_generated " "Info (12128): Elaborating entity \"add_sub_7rh\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_7rh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_lower" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kh " "Info (12023): Found entity 1: add_sub_7kh" {  } { { "db/add_sub_7kh.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_7kh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7kh DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_7kh:auto_generated " "Info (12128): Elaborating entity \"add_sub_7kh\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_7kh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_upper0" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c5h.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c5h " "Info (12023): Found entity 1: add_sub_c5h" {  } { { "db/add_sub_c5h.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_c5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c5h DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_c5h:auto_generated " "Info (12128): Elaborating entity \"add_sub_c5h\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_c5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_upper1" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_res_rounding_add_sub_lower" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info (12134): Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ef.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ef " "Info (12023): Found entity 1: add_sub_6ef" {  } { { "db/add_sub_6ef.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_6ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ef DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_6ef:auto_generated " "Info (12128): Elaborating entity \"add_sub_6ef\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_6ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_res_rounding_add_sub_upper1" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info (12134): Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fmf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fmf " "Info (12023): Found entity 1: add_sub_fmf" {  } { { "db/add_sub_fmf.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_fmf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fmf DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fmf:auto_generated " "Info (12128): Elaborating entity \"add_sub_fmf\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fmf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12128): Elaborating entity \"lpm_compare\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "trailing_zeros_limit_comparator" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info (12134): Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jdg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jdg " "Info (12023): Found entity 1: cmpr_jdg" {  } { { "db/cmpr_jdg.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cmpr_jdg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jdg DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_jdg:auto_generated " "Info (12128): Elaborating entity \"cmpr_jdg\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_jdg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info (12128): Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de0_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart " "Info (12128): Elaborating entity \"jtag_uart\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de0_sopc.v" "the_jtag_uart" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info (12128): Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Info (12023): Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Info (12128): Elaborating entity \"scfifo_aq21\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Info (12023): Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info (12023): Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Info (12128): Elaborating entity \"cntr_4n7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Info (12023): Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Info (12128): Elaborating entity \"dpram_ek21\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Info (12023): Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info (12023): Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_omb\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info (12128): Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|key_out_s1_arbitrator:the_key_out_s1 " "Info (12128): Elaborating entity \"key_out_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|key_out_s1_arbitrator:the_key_out_s1\"" {  } { { "de0_sopc.v" "the_key_out_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "key_out.v 1 1 " "Warning (12125): Using design file key_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Info (12023): Found entity 1: key_out" {  } { { "key_out.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/key_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out DE0_SOPC:DE0_SOPC_inst\|key_out:the_key_out " "Info (12128): Elaborating entity \"key_out\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|key_out:the_key_out\"" {  } { { "de0_sopc.v" "the_key_out" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Info (12128): Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de0_sopc.v" "the_lcd_control_slave" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE0_SOPC:DE0_SOPC_inst\|lcd:the_lcd " "Info (12128): Elaborating entity \"lcd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd:the_lcd\"" {  } { { "de0_sopc.v" "the_lcd" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_light_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|lcd_light_s1_arbitrator:the_lcd_light_s1 " "Info (12128): Elaborating entity \"lcd_light_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_light_s1_arbitrator:the_lcd_light_s1\"" {  } { { "de0_sopc.v" "the_lcd_light_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_light DE0_SOPC:DE0_SOPC_inst\|lcd_light:the_lcd_light " "Info (12128): Elaborating entity \"lcd_light\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|lcd_light:the_lcd_light\"" {  } { { "de0_sopc.v" "the_lcd_light" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|leds_s1_arbitrator:the_leds_s1 " "Info (12128): Elaborating entity \"leds_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|leds_s1_arbitrator:the_leds_s1\"" {  } { { "de0_sopc.v" "the_leds_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds DE0_SOPC:DE0_SOPC_inst\|leds:the_leds " "Info (12128): Elaborating entity \"leds\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|leds:the_leds\"" {  } { { "de0_sopc.v" "the_leds" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_0_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_0_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_0_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_0 DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0 " "Info (12128): Elaborating entity \"my_pwm_0\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\"" {  } { { "de0_sopc.v" "the_my_pwm_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\|my_pwm:my_pwm_0 " "Info (12128): Elaborating entity \"my_pwm\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_0:the_my_pwm_0\|my_pwm:my_pwm_0\"" {  } { { "my_pwm_0.vhd" "my_pwm_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_1_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_1_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_1_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_1 DE0_SOPC:DE0_SOPC_inst\|my_pwm_1:the_my_pwm_1 " "Info (12128): Elaborating entity \"my_pwm_1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_1:the_my_pwm_1\"" {  } { { "de0_sopc.v" "the_my_pwm_1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_2_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_2_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_2_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_2 DE0_SOPC:DE0_SOPC_inst\|my_pwm_2:the_my_pwm_2 " "Info (12128): Elaborating entity \"my_pwm_2\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_2:the_my_pwm_2\"" {  } { { "de0_sopc.v" "the_my_pwm_2" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_3_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_3_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_3_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_3 DE0_SOPC:DE0_SOPC_inst\|my_pwm_3:the_my_pwm_3 " "Info (12128): Elaborating entity \"my_pwm_3\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_3:the_my_pwm_3\"" {  } { { "de0_sopc.v" "the_my_pwm_3" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_4_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_4_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_4_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_4 DE0_SOPC:DE0_SOPC_inst\|my_pwm_4:the_my_pwm_4 " "Info (12128): Elaborating entity \"my_pwm_4\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_4:the_my_pwm_4\"" {  } { { "de0_sopc.v" "the_my_pwm_4" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_5_avalon_slave_0_arbitrator DE0_SOPC:DE0_SOPC_inst\|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0 " "Info (12128): Elaborating entity \"my_pwm_5_avalon_slave_0_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0\"" {  } { { "de0_sopc.v" "the_my_pwm_5_avalon_slave_0" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pwm_5 DE0_SOPC:DE0_SOPC_inst\|my_pwm_5:the_my_pwm_5 " "Info (12128): Elaborating entity \"my_pwm_5\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|my_pwm_5:the_my_pwm_5\"" {  } { { "de0_sopc.v" "the_my_pwm_5" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info (12128): Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "de0_sopc.v" "the_onchip_mem_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem " "Info (12128): Elaborating entity \"onchip_mem\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\"" {  } { { "de0_sopc.v" "the_onchip_mem" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "the_altsyncram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Info (12134): Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7680 " "Info (12134): Parameter \"maximum_depth\" = \"7680\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7680 " "Info (12134): Parameter \"numwords_a\" = \"7680\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info (12134): Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_mem.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/onchip_mem.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smb1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smb1 " "Info (12023): Found entity 1: altsyncram_smb1" {  } { { "db/altsyncram_smb1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_smb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smb1 DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_smb1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_smb1\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_smb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|port_a_s1_arbitrator:the_port_a_s1 " "Info (12128): Elaborating entity \"port_a_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|port_a_s1_arbitrator:the_port_a_s1\"" {  } { { "de0_sopc.v" "the_port_a_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_a DE0_SOPC:DE0_SOPC_inst\|port_a:the_port_a " "Info (12128): Elaborating entity \"port_a\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|port_a:the_port_a\"" {  } { { "de0_sopc.v" "the_port_a" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|profile_timer_s1_arbitrator:the_profile_timer_s1 " "Info (12128): Elaborating entity \"profile_timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|profile_timer_s1_arbitrator:the_profile_timer_s1\"" {  } { { "de0_sopc.v" "the_profile_timer_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profile_timer DE0_SOPC:DE0_SOPC_inst\|profile_timer:the_profile_timer " "Info (12128): Elaborating entity \"profile_timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|profile_timer:the_profile_timer\"" {  } { { "de0_sopc.v" "the_profile_timer" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Info (12128): Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "de0_sopc.v" "the_sd_clk_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE0_SOPC:DE0_SOPC_inst\|sd_clk:the_sd_clk " "Info (12128): Elaborating entity \"sd_clk\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_clk:the_sd_clk\"" {  } { { "de0_sopc.v" "the_sd_clk" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Info (12128): Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "de0_sopc.v" "the_sd_cmd_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE0_SOPC:DE0_SOPC_inst\|sd_cmd:the_sd_cmd " "Info (12128): Elaborating entity \"sd_cmd\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_cmd:the_sd_cmd\"" {  } { { "de0_sopc.v" "the_sd_cmd" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Info (12128): Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "de0_sopc.v" "the_sd_dat_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE0_SOPC:DE0_SOPC_inst\|sd_dat:the_sd_dat " "Info (12128): Elaborating entity \"sd_dat\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_dat:the_sd_dat\"" {  } { { "de0_sopc.v" "the_sd_dat" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Info (12128): Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "de0_sopc.v" "the_sd_wp_n_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n DE0_SOPC:DE0_SOPC_inst\|sd_wp_n:the_sd_wp_n " "Info (12128): Elaborating entity \"sd_wp_n\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "de0_sopc.v" "the_sd_wp_n" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info (12128): Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "de0_sopc.v" "the_sdram_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1\"" {  } { { "de0_sopc.v" "rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 15230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1\"" {  } { { "de0_sopc.v" "rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 15269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram " "Info (12128): Elaborating entity \"sdram\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\"" {  } { { "de0_sopc.v" "the_sdram" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info (12128): Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|seg7_s1_arbitrator:the_seg7_s1 " "Info (12128): Elaborating entity \"seg7_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|seg7_s1_arbitrator:the_seg7_s1\"" {  } { { "de0_sopc.v" "the_seg7_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 DE0_SOPC:DE0_SOPC_inst\|seg7:the_seg7 " "Info (12128): Elaborating entity \"seg7\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|seg7:the_seg7\"" {  } { { "de0_sopc.v" "the_seg7" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|switches_s1_arbitrator:the_switches_s1 " "Info (12128): Elaborating entity \"switches_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|switches_s1_arbitrator:the_switches_s1\"" {  } { { "de0_sopc.v" "the_switches_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches DE0_SOPC:DE0_SOPC_inst\|switches:the_switches " "Info (12128): Elaborating entity \"switches\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|switches:the_switches\"" {  } { { "de0_sopc.v" "the_switches" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info (12128): Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "de0_sopc.v" "the_sysid_control_slave" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE0_SOPC:DE0_SOPC_inst\|sysid:the_sysid " "Info (12128): Elaborating entity \"sysid\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|sysid:the_sysid\"" {  } { { "de0_sopc.v" "the_sysid" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Info (12128): Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "de0_sopc.v" "the_timer_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE0_SOPC:DE0_SOPC_inst\|timer:the_timer " "Info (12128): Elaborating entity \"timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|timer:the_timer\"" {  } { { "de0_sopc.v" "the_timer" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_bridge_avalon_slave_arbitrator DE0_SOPC:DE0_SOPC_inst\|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave " "Info (12128): Elaborating entity \"tristate_bridge_avalon_slave_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave\"" {  } { { "de0_sopc.v" "the_tristate_bridge_avalon_slave" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|uart_s1_arbitrator:the_uart_s1 " "Info (12128): Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "de0_sopc.v" "the_uart_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart DE0_SOPC:DE0_SOPC_inst\|uart:the_uart " "Info (12128): Elaborating entity \"uart\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\"" {  } { { "de0_sopc.v" "the_uart" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_tx:the_uart_tx " "Info (12128): Elaborating entity \"uart_tx\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx " "Info (12128): Elaborating entity \"uart_rx\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Info (12128): Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_regs:the_uart_regs " "Info (12128): Elaborating entity \"uart_regs\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer_s1_arbitrator DE0_SOPC:DE0_SOPC_inst\|user_timer_s1_arbitrator:the_user_timer_s1 " "Info (12128): Elaborating entity \"user_timer_s1_arbitrator\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|user_timer_s1_arbitrator:the_user_timer_s1\"" {  } { { "de0_sopc.v" "the_user_timer_s1" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_timer DE0_SOPC:DE0_SOPC_inst\|user_timer:the_user_timer " "Info (12128): Elaborating entity \"user_timer\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|user_timer:the_user_timer\"" {  } { { "de0_sopc.v" "the_user_timer" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_cpu_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch " "Info (12128): Elaborating entity \"DE0_SOPC_reset_pll_cpu_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch\"" {  } { { "de0_sopc.v" "DE0_SOPC_reset_pll_cpu_domain_synch" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_io_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch " "Info (12128): Elaborating entity \"DE0_SOPC_reset_pll_io_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch\"" {  } { { "de0_sopc.v" "DE0_SOPC_reset_pll_io_domain_synch" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_clk_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch " "Info (12128): Elaborating entity \"DE0_SOPC_reset_clk_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch\"" {  } { { "de0_sopc.v" "DE0_SOPC_reset_clk_domain_synch" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_SOPC_reset_pll_sdram_domain_synch_module DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch " "Info (12128): Elaborating entity \"DE0_SOPC_reset_pll_sdram_domain_synch_module\" for hierarchy \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch\"" {  } { { "de0_sopc.v" "DE0_SOPC_reset_pll_sdram_domain_synch" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 21304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4832 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20231 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_di31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_di31.tdf" 41 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 127 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 334 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 73 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 105 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 137 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 297 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 329 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[10\] " "Warning (14320): Synthesized away node \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_4uf1:auto_generated\|altsyncram_bi31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_bi31.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf" 361 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 61 0 0 } } { "clock_crossing_bridge.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v" 267 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 20017 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Info (13014): Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Info (13019): Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                               } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {         } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info (19000): Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Info (276034): Inferred altshift_taps megafunction from the following design logic: \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info (286033): Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info (286033): Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Info (286033): Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Info (12133): Instantiated megafunction \"DE0_SOPC:DE0_SOPC_inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info (12134): Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info (12134): Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Info (12134): Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o4n.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o4n " "Info (12023): Found entity 1: shift_taps_o4n" {  } { { "db/shift_taps_o4n.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/shift_taps_o4n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4861.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4861 " "Info (12023): Found entity 1: altsyncram_4861" {  } { { "db/altsyncram_4861.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/altsyncram_4861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p2e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p2e " "Info (12023): Found entity 1: add_sub_p2e" {  } { { "db/add_sub_p2e.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/add_sub_p2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnf " "Info (12023): Found entity 1: cntr_tnf" {  } { { "db/cntr_tnf.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cntr_tnf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Info (12023): Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info (12023): Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/cntr_g7h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "seg7.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/seg7.v" 57 -1 0 } } { "leds.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/leds.v" 57 -1 0 } } { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 89 -1 0 } } { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 440 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16604 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16601 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16603 -1 0 } } { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 105 -1 0 } } { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 354 -1 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 4184 -1 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3177 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16980 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 8444 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 5216 -1 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 57 2 0 } } { "db/dcfifo_4uf1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf" 61 2 0 } } { "db/a_graycounter_g47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 32 2 0 } } { "my_pwm.vhd" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd" 62 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14277 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 15324 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 14628 -1 0 } } { "sdram.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/sdram.v" 304 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 16712 -1 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 7834 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 32 2 0 } } { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 561 -1 0 } } { "db/a_graycounter_g47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf" 40 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 591 -1 0 } } { "cpu.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/cpu.v" 3768 -1 0 } } { "../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3550 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf" 40 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 63 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf" 67 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 32 2 0 } } { "jtag_uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/jtag_uart.v" 606 -1 0 } } { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 87 -1 0 } } { "db/shift_taps_o4n.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/shift_taps_o4n.tdf" 42 2 0 } } { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 32 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf" 42 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf" 42 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "uart.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/uart.v" 88 -1 0 } } { "profile_timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/profile_timer.v" 180 -1 0 } } { "timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/timer.v" 166 -1 0 } } { "user_timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/user_timer.v" 166 -1 0 } } { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 260 -1 0 } } { "user_timer.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/user_timer.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {        } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Warning (13410): Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N VCC " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at VCC" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 99 " "Info (17049): 99 registers lost all their fanouts during netlist optimizations. The first 99 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8\|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7\|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6\|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5\|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4\|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_out " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3\|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe15a\[6\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe15a\[6\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|clock_crossing_bridge:the_clock_crossing_bridge\|clock_crossing_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[0\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\] " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~9 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~10 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~13 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~14 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~16 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~4 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~5 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~6 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~14 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~15 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~16 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|sdram:the_sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info (17050): Register \"DE0_SOPC:DE0_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7 " "Info (16011): Adding node \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning (15899): PLL \"DE0_SOPC:DE0_SOPC_inst\|altpll_0:the_altpll_0\|altpll_0_altpll_trn2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 150 -1 0 } } { "altpll_0.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/altpll_0.v" 282 0 0 } } { "de0_sopc.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/de0_sopc.v" 19749 0 0 } } { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 328 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning (21074): Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 156 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_TOP.v" "" { Text "C:/Users/Queron/Documents/GitHub/VhdlProjectFiles/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8754 " "Info (21057): Implemented 8754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info (21058): Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Info (21059): Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Info (21060): Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8287 " "Info (21061): Implemented 8287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "271 " "Info (21064): Implemented 271 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Info (21062): Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Info: Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 22:56:12 2014 " "Info: Processing ended: Tue Feb 11 22:56:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Info: Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Info: Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
