 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Mon Nov 14 23:59:23 2022
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: partials_reg[8][31]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  RESETn (in)                                             0.00       2.00 f
  U1302/Y (INVX1_RVT)                                     0.02       2.02 r
  U1227/Y (INVX1_RVT)                                     0.03       2.05 f
  partials_reg[8][31]/D (DFFSSRX1_RVT)                    0.00       2.05 f
  data arrival time                                                  2.05

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  partials_reg[8][31]/CLK (DFFSSRX1_RVT)                  0.00       4.50 r
  library setup time                                     -0.07       4.43
  data required time                                                 4.43
  --------------------------------------------------------------------------
  data required time                                                 4.43
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        2.38


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][0]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00       2.00 f
  U1302/Y (INVX1_RVT)                      0.02       2.02 r
  U1246/Y (INVX1_RVT)                      0.03       2.05 f
  b_pipe_reg[10][0]/D (DFFSSRX1_RVT)       0.00       2.05 f
  data arrival time                                   2.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][0]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.07       4.43
  data required time                                  4.43
  -----------------------------------------------------------
  data required time                                  4.43
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.38


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][5]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1263/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[2][5]/RSTB (DFFSSRX1_RVT)                    0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][5]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][4]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1262/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[2][4]/RSTB (DFFSSRX1_RVT)                    0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][4]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1263/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[2][3]/RSTB (DFFSSRX1_RVT)                    0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][3]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[2][2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1262/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[2][2]/RSTB (DFFSSRX1_RVT)                    0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[2][2]/CLK (DFFSSRX1_RVT)                     0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[10][15]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1212/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[10][15]/RSTB (DFFSSRX1_RVT)                  0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[10][15]/CLK (DFFSSRX1_RVT)                   0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[11][15]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1203/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[11][15]/RSTB (DFFSSRX1_RVT)                  0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[11][15]/CLK (DFFSSRX1_RVT)                   0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[11][13]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1203/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[11][13]/RSTB (DFFSSRX1_RVT)                  0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[11][13]/CLK (DFFSSRX1_RVT)                   0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: a_pipe_reg[11][11]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_bw16           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  U1304/Y (INVX1_RVT)                                     0.02       2.02 f
  U1287/Y (INVX1_RVT)                                     0.02       2.04 r
  U1286/Y (INVX1_RVT)                                     0.02       2.05 f
  U1203/Y (INVX1_RVT)                                     0.02       2.07 r
  a_pipe_reg[11][11]/RSTB (DFFSSRX1_RVT)                  0.00       2.07 r
  data arrival time                                                  2.07

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  a_pipe_reg[11][11]/CLK (DFFSSRX1_RVT)                   0.00       4.50 r
  library setup time                                     -0.04       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


1
