qpf:
  quartus_version: 15.1.0
qsf:
  family: '"Cyclone V"'
  device: 5CSEMA5F31C6
  original_quartus_version: '"15.1.0"'
  last_quartus_version: '"15.1.0"'
  global_assignments:
    device_filter_package: FBGA
    device_filter_pin_count: 896
    device_filter_speed_grade: 6
  user_assignments:
    audio:
      instance:
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_ADCDAT
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_ADCLRCK
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_BCLK
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_DACDAT
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_DACLRCK
      - - IO_STANDARD
        - 3.3-V LVTTL
        - AUD_XCK
      location:
      - - PIN_K7
        - AUD_ADCDAT
      - - PIN_K8
        - AUD_ADCLRCK
      - - PIN_H7
        - AUD_BCLK
      - - PIN_J7
        - AUD_DACDAT
      - - PIN_H8
        - AUD_DACLRCK
      - - PIN_G7
        - AUD_XCK
    clock:
      instance:
      - - IO_STANDARD
        - 3.3-V LVTTL
        - CLOCK2_50
      - - IO_STANDARD
        - 3.3-V LVTTL
        - CLOCK3_50
      - - IO_STANDARD
        - 3.3-V LVTTL
        - CLOCK4_50
      - - IO_STANDARD
        - 3.3-V LVTTL
        - CLOCK_50
      location:
      - - PIN_AA16
        - CLOCK2_50
      - - PIN_Y26
        - CLOCK3_50
      - - PIN_K14
        - CLOCK4_50
      - - PIN_AF14
        - CLOCK_50
    i2c for audio and video-in:
      instance:
      - - IO_STANDARD
        - 3.3-V LVTTL
        - FPGA_I2C_SCLK
      - - IO_STANDARD
        - 3.3-V LVTTL
        - FPGA_I2C_SDAT
      location:
      - - PIN_J12
        - FPGA_I2C_SCLK
      - - PIN_K12
        - FPGA_I2C_SDAT
    key:
      instance:
      - - IO_STANDARD
        - 3.3-V LVTTL
        - KEY[0]
      - - IO_STANDARD
        - 3.3-V LVTTL
        - KEY[1]
      - - IO_STANDARD
        - 3.3-V LVTTL
        - KEY[2]
      - - IO_STANDARD
        - 3.3-V LVTTL
        - KEY[3]
      location:
      - - PIN_AA14
        - KEY[0]
      - - PIN_AA15
        - KEY[1]
      - - PIN_W15
        - KEY[2]
      - - PIN_Y16
        - KEY[3]
sdc:
  create_clock:
  - period: 20.000ns
    ports: CLOCK2_50
  - period: 20.000ns
    ports: CLOCK3_50
  - period: 20.000ns
    ports: CLOCK4_50
  - period: 20.000ns
    ports: CLOCK_50
  - {}
  - period: '"27 MHz"'
    ports: TD_CLK27
    name: tv_27m
  - period: '"100 MHz"'
    ports: DRAM_CLK
    name: clk_dram
  - period: '"18.432 MHz"'
    ports: AUD_XCK
    name: clk_audxck
    comment: 'AUDIO : 48kHz 384fs 32-bit data'
  - period: '"1.536 MH"'
    ports: AUD_BCLK
    name: clk_audbck
  - period: '"25.18 MHz"'
    ports: VGA_CLK
    name: clk_vga
    comment: 'VGA : 640x480@60Hz'
  - period: '"40.0 MHz"'
    ports: VGA_CLK
    name: clk_vga
    comment: 'VGA : 800x600@60Hz'
  - period: '"65.0 MHz"'
    ports: VGA_CLK
    name: clk_vga
    comment: 'VGA : 1024x768@60Hz'
  - period: '"108.0 MHz"'
    ports: VGA_CLK
    name: clk_vga
    comment: 'VGA : 1280x1024@60Hz'
  - period: '40'
    name: "{altera_reserved_tck}"
    comment: for enhancing USB BlasterII to be reliable, 25MHz
    etc: "{altera_reserved_tck}"
  create_generated_clock:
  - deriv: derive_pll_clocks
  set_clock_latency: []
  set_clock_uncertainty:
  - deriv: derive_clock_uncertainty
  set_input_delay:
  - clock: altera_reserved_tck 3
    clock_fall: true
    ports: altera_reserved_tdi
    comment: for enhancing USB BlasterII to be reliable, 25MHz
  - clock: altera_reserved_tck 3
    clock_fall: true
    ports: altera_reserved_tms
  - {}
  - clock: clk_dram -0.048
    ports: DRAM_DQ*
    comment: Board Delay (Data) + Propagation Delay - Board Delay (Clock)
    type: max
  - clock: clk_dram -0.057
    ports: DRAM_DQ*
    type: min
  - {}
  - clock: tv_27m 3.508
    clock_fall: true
    ports: TD_DATA*
    type: max
  - clock: tv_27m -2.539
    clock_fall: true
    ports: TD_DATA*
    type: min
  - clock: tv_27m 3.654
    clock_fall: true
    ports: TD_HS
    type: max
  - clock: tv_27m -2.454
    clock_fall: true
    ports: TD_HS
    type: min
  - clock: tv_27m 3.652
    clock_fall: true
    ports: TD_VS
    type: max
  - clock: tv_27m -2.456
    clock_fall: true
    ports: TD_VS
    type: min
  set_output_delay:
  - clock: altera_reserved_tck 3
    ports: altera_reserved_tdo
    comment: for enhancing USB BlasterII to be reliable, 25MHz
  - {}
  - clock: clk_dram 1.452
    ports: DRAM_DQ*
    type: max
  - clock: clk_dram -0.857
    ports: DRAM_DQ*
    type: min
  - clock: clk_dram 1.531
    ports: DRAM_ADDR*
    type: max
  - clock: clk_dram -0.805
    ports: DRAM_ADDR*
    type: min
  - clock: clk_dram 1.533
    ports: DRAM_*DQM
    type: max
  - clock: clk_dram -0.805
    ports: DRAM_*DQM
    type: min
  - clock: clk_dram 1.510
    ports: DRAM_BA*
    type: max
  - clock: clk_dram -0.800
    ports: DRAM_BA*
    type: min
  - clock: clk_dram 1.520
    ports: DRAM_RAS_N
    type: max
  - clock: clk_dram -0.780
    ports: DRAM_RAS_N
    type: min
  - clock: clk_dram 1.5000
    ports: DRAM_CAS_N
    type: max
  - clock: clk_dram -0.800
    ports: DRAM_CAS_N
    type: min
  - clock: clk_dram 1.545
    ports: DRAM_WE_N
    type: max
  - clock: clk_dram -0.755
    ports: DRAM_WE_N
    type: min
  - clock: clk_dram 1.496
    ports: DRAM_CKE
    type: max
  - clock: clk_dram -0.804
    ports: DRAM_CKE
    type: min
  - clock: clk_dram 1.508
    ports: DRAM_CS_N
    type: max
  - clock: clk_dram -0.792
    ports: DRAM_CS_N
    type: min
  - {}
  - clock: clk_vga 0.220
    ports: VGA_R*
    type: max
  - clock: clk_vga -1.506
    ports: VGA_R*
    type: min
  - clock: clk_vga 0.212
    ports: VGA_G*
    type: max
  - clock: clk_vga -1.519
    ports: VGA_G*
    type: min
  - clock: clk_vga 0.264
    ports: VGA_B*
    type: max
  - clock: clk_vga -1.519
    ports: VGA_B*
    type: min
  - clock: clk_vga 0.215
    ports: VGA_BLANK
    type: max
  - clock: clk_vga -1.485
    ports: VGA_BLANK
    type: min
  set_clock_groups: []
  set_false_path: []
  set_multicycle_path: []
  set_maximum_delay: []
  set_minimum_delay: []
  set_load: []
v:
  assigments:
    ADC:
    - - output
      - ''
      - ADC_CONVST
    - - output
      - ''
      - ADC_DIN
    - - input
      - ''
      - ADC_DOUT
    - - output
      - ''
      - ADC_SCLK
    Audio:
    - - input
      - ''
      - AUD_ADCDAT
    - - inout
      - ''
      - AUD_ADCLRCK
    - - inout
      - ''
      - AUD_BCLK
    - - output
      - ''
      - AUD_DACDAT
    - - inout
      - ''
      - AUD_DACLRCK
    - - output
      - ''
      - AUD_XCK
    Clock:
    - - input
      - ''
      - CLOCK2_50
    - - input
      - ''
      - CLOCK3_50
    - - input
      - ''
      - CLOCK4_50
    - - input
      - ''
      - CLOCK_50
    SDRAM:
    - - output
      - "[12:0]"
      - DRAM_ADDR
    - - output
      - "[1:0]"
      - DRAM_BA
    - - output
      - ''
      - DRAM_CAS_N
    - - output
      - ''
      - DRAM_CKE
    - - output
      - ''
      - DRAM_CLK
    - - output
      - ''
      - DRAM_CS_N
    - - inout
      - "[15:0]"
      - DRAM_DQ
    - - output
      - ''
      - DRAM_LDQM
    - - output
      - ''
      - DRAM_RAS_N
    - - output
      - ''
      - DRAM_UDQM
    - - output
      - ''
      - DRAM_WE_N
    I2C for Audio and Video-In:
    - - output
      - ''
      - FPGA_I2C_SCLK
    - - inout
      - ''
      - FPGA_I2C_SDAT
    SEG7:
    - - output
      - "[6:0]"
      - HEX0
    - - output
      - "[6:0]"
      - HEX1
    - - output
      - "[6:0]"
      - HEX2
    - - output
      - "[6:0]"
      - HEX3
    - - output
      - "[6:0]"
      - HEX4
    - - output
      - "[6:0]"
      - HEX5
    IR:
    - - input
      - ''
      - IRDA_RXD
    - - output
      - ''
      - IRDA_TXD
    Key:
    - - input
      - "[3:0]"
      - KEY
    Led:
    - - output
      - "[9:0]"
      - LEDR
    PS2:
    - - inout
      - ''
      - PS2_CLK
    - - inout
      - ''
      - PS2_CLK2
    - - inout
      - ''
      - PS2_DAT
    - - inout
      - ''
      - PS2_DAT2
    SW:
    - - input
      - "[9:0]"
      - SW
    Video-In:
    - - input
      - ''
      - TD_CLK27
    - - input
      - "[7:0]"
      - TD_DATA
    - - input
      - ''
      - TD_HS
    - - output
      - ''
      - TD_RESET_N
    - - input
      - ''
      - TD_VS
    VGA:
    - - output
      - ''
      - VGA_BLANK_N
    - - output
      - "[7:0]"
      - VGA_B
    - - output
      - ''
      - VGA_CLK
    - - output
      - "[7:0]"
      - VGA_G
    - - output
      - ''
      - VGA_HS
    - - output
      - "[7:0]"
      - VGA_R
    - - output
      - ''
      - VGA_SYNC_N
    - - output
      - ''
      - VGA_VS
    HPS:
    - - inout
      - ''
      - HPS_CONV_USB_N
    - - output
      - "[14:0]"
      - HPS_DDR3_ADDR
    - - output
      - "[2:0]"
      - HPS_DDR3_BA
    - - output
      - ''
      - HPS_DDR3_CAS_N
    - - output
      - ''
      - HPS_DDR3_CKE
    - - output
      - ''
      - HPS_DDR3_CK_N
    - - output
      - ''
      - HPS_DDR3_CK_P
    - - output
      - ''
      - HPS_DDR3_CS_N
    - - output
      - "[3:0]"
      - HPS_DDR3_DM
    - - inout
      - "[31:0]"
      - HPS_DDR3_DQ
    - - inout
      - "[3:0]"
      - HPS_DDR3_DQS_N
    - - inout
      - "[3:0]"
      - HPS_DDR3_DQS_P
    - - output
      - ''
      - HPS_DDR3_ODT
    - - output
      - ''
      - HPS_DDR3_RAS_N
    - - output
      - ''
      - HPS_DDR3_RESET_N
    - - input
      - ''
      - HPS_DDR3_RZQ
    - - output
      - ''
      - HPS_DDR3_WE_N
    - - output
      - ''
      - HPS_ENET_GTX_CLK
    - - inout
      - ''
      - HPS_ENET_INT_N
    - - output
      - ''
      - HPS_ENET_MDC
    - - inout
      - ''
      - HPS_ENET_MDIO
    - - input
      - ''
      - HPS_ENET_RX_CLK
    - - input
      - "[3:0]"
      - HPS_ENET_RX_DATA
    - - input
      - ''
      - HPS_ENET_RX_DV
    - - output
      - "[3:0]"
      - HPS_ENET_TX_DATA
    - - output
      - ''
      - HPS_ENET_TX_EN
    - - inout
      - "[3:0]"
      - HPS_FLASH_DATA
    - - output
      - ''
      - HPS_FLASH_DCLK
    - - output
      - ''
      - HPS_FLASH_NCSO
    - - inout
      - "[1:0]"
      - HPS_GPIO
    - - inout
      - ''
      - HPS_GSENSOR_INT
    - - inout
      - ''
      - HPS_I2C1_SCLK
    - - inout
      - ''
      - HPS_I2C1_SDAT
    - - inout
      - ''
      - HPS_I2C2_SCLK
    - - inout
      - ''
      - HPS_I2C2_SDAT
    - - inout
      - ''
      - HPS_I2C_CONTROL
    - - inout
      - ''
      - HPS_KEY
    - - inout
      - ''
      - HPS_LED
    - - output
      - ''
      - HPS_SD_CLK
    - - inout
      - ''
      - HPS_SD_CMD
    - - inout
      - "[3:0]"
      - HPS_SD_DATA
    - - output
      - ''
      - HPS_SPIM_CLK
    - - input
      - ''
      - HPS_SPIM_MISO
    - - output
      - ''
      - HPS_SPIM_MOSI
    - - inout
      - ''
      - HPS_SPIM_SS
    - - input
      - ''
      - HPS_UART_RX
    - - output
      - ''
      - HPS_UART_TX
    - - input
      - ''
      - HPS_USB_CLKOUT
    - - inout
      - "[7:0]"
      - HPS_USB_DATA
    - - input
      - ''
      - HPS_USB_DIR
    - - input
      - ''
      - HPS_USB_NXT
    - - output
      - ''
      - HPS_USB_STP
