
EEE3096S_2022_Prac_2_Delays_and_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08004898  08004898  00014898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004980  08004980  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004980  08004980  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004980  08004980  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004980  08004980  00014980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004984  08004984  00014984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004988  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000070  080049f8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  080049f8  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c809  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e55  00000000  00000000  0002c8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002e6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002f100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000120fb  00000000  00000000  0002fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d94b  00000000  00000000  00041b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a249  00000000  00000000  0004f486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b96cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002788  00000000  00000000  000b9720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004880 	.word	0x08004880

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004880 	.word	0x08004880

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cfrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	0008      	movs	r0, r1
 800040c:	4661      	mov	r1, ip
 800040e:	e7ff      	b.n	8000410 <__aeabi_cfcmpeq>

08000410 <__aeabi_cfcmpeq>:
 8000410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000412:	f000 f89f 	bl	8000554 <__lesf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	d401      	bmi.n	800041e <__aeabi_cfcmpeq+0xe>
 800041a:	2100      	movs	r1, #0
 800041c:	42c8      	cmn	r0, r1
 800041e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000420 <__aeabi_fcmpeq>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 f82b 	bl	800047c <__eqsf2>
 8000426:	4240      	negs	r0, r0
 8000428:	3001      	adds	r0, #1
 800042a:	bd10      	pop	{r4, pc}

0800042c <__aeabi_fcmplt>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f891 	bl	8000554 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	db01      	blt.n	800043a <__aeabi_fcmplt+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_fcmple>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f887 	bl	8000554 <__lesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dd01      	ble.n	800044e <__aeabi_fcmple+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_fcmpgt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f837 	bl	80004c8 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	dc01      	bgt.n	8000462 <__aeabi_fcmpgt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_fcmpge>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 f82d 	bl	80004c8 <__gesf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	da01      	bge.n	8000476 <__aeabi_fcmpge+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__eqsf2>:
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	0042      	lsls	r2, r0, #1
 8000480:	0245      	lsls	r5, r0, #9
 8000482:	024e      	lsls	r6, r1, #9
 8000484:	004c      	lsls	r4, r1, #1
 8000486:	0fc3      	lsrs	r3, r0, #31
 8000488:	0a6d      	lsrs	r5, r5, #9
 800048a:	2001      	movs	r0, #1
 800048c:	0e12      	lsrs	r2, r2, #24
 800048e:	0a76      	lsrs	r6, r6, #9
 8000490:	0e24      	lsrs	r4, r4, #24
 8000492:	0fc9      	lsrs	r1, r1, #31
 8000494:	2aff      	cmp	r2, #255	; 0xff
 8000496:	d006      	beq.n	80004a6 <__eqsf2+0x2a>
 8000498:	2cff      	cmp	r4, #255	; 0xff
 800049a:	d003      	beq.n	80004a4 <__eqsf2+0x28>
 800049c:	42a2      	cmp	r2, r4
 800049e:	d101      	bne.n	80004a4 <__eqsf2+0x28>
 80004a0:	42b5      	cmp	r5, r6
 80004a2:	d006      	beq.n	80004b2 <__eqsf2+0x36>
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	2d00      	cmp	r5, #0
 80004a8:	d1fc      	bne.n	80004a4 <__eqsf2+0x28>
 80004aa:	2cff      	cmp	r4, #255	; 0xff
 80004ac:	d1fa      	bne.n	80004a4 <__eqsf2+0x28>
 80004ae:	2e00      	cmp	r6, #0
 80004b0:	d1f8      	bne.n	80004a4 <__eqsf2+0x28>
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d006      	beq.n	80004c4 <__eqsf2+0x48>
 80004b6:	2001      	movs	r0, #1
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d1f3      	bne.n	80004a4 <__eqsf2+0x28>
 80004bc:	0028      	movs	r0, r5
 80004be:	1e43      	subs	r3, r0, #1
 80004c0:	4198      	sbcs	r0, r3
 80004c2:	e7ef      	b.n	80004a4 <__eqsf2+0x28>
 80004c4:	2000      	movs	r0, #0
 80004c6:	e7ed      	b.n	80004a4 <__eqsf2+0x28>

080004c8 <__gesf2>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	0042      	lsls	r2, r0, #1
 80004cc:	0245      	lsls	r5, r0, #9
 80004ce:	024e      	lsls	r6, r1, #9
 80004d0:	004c      	lsls	r4, r1, #1
 80004d2:	0fc3      	lsrs	r3, r0, #31
 80004d4:	0a6d      	lsrs	r5, r5, #9
 80004d6:	0e12      	lsrs	r2, r2, #24
 80004d8:	0a76      	lsrs	r6, r6, #9
 80004da:	0e24      	lsrs	r4, r4, #24
 80004dc:	0fc8      	lsrs	r0, r1, #31
 80004de:	2aff      	cmp	r2, #255	; 0xff
 80004e0:	d01b      	beq.n	800051a <__gesf2+0x52>
 80004e2:	2cff      	cmp	r4, #255	; 0xff
 80004e4:	d00e      	beq.n	8000504 <__gesf2+0x3c>
 80004e6:	2a00      	cmp	r2, #0
 80004e8:	d11b      	bne.n	8000522 <__gesf2+0x5a>
 80004ea:	2c00      	cmp	r4, #0
 80004ec:	d101      	bne.n	80004f2 <__gesf2+0x2a>
 80004ee:	2e00      	cmp	r6, #0
 80004f0:	d01c      	beq.n	800052c <__gesf2+0x64>
 80004f2:	2d00      	cmp	r5, #0
 80004f4:	d00c      	beq.n	8000510 <__gesf2+0x48>
 80004f6:	4283      	cmp	r3, r0
 80004f8:	d01c      	beq.n	8000534 <__gesf2+0x6c>
 80004fa:	2102      	movs	r1, #2
 80004fc:	1e58      	subs	r0, r3, #1
 80004fe:	4008      	ands	r0, r1
 8000500:	3801      	subs	r0, #1
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	2e00      	cmp	r6, #0
 8000506:	d122      	bne.n	800054e <__gesf2+0x86>
 8000508:	2a00      	cmp	r2, #0
 800050a:	d1f4      	bne.n	80004f6 <__gesf2+0x2e>
 800050c:	2d00      	cmp	r5, #0
 800050e:	d1f2      	bne.n	80004f6 <__gesf2+0x2e>
 8000510:	2800      	cmp	r0, #0
 8000512:	d1f6      	bne.n	8000502 <__gesf2+0x3a>
 8000514:	2001      	movs	r0, #1
 8000516:	4240      	negs	r0, r0
 8000518:	e7f3      	b.n	8000502 <__gesf2+0x3a>
 800051a:	2d00      	cmp	r5, #0
 800051c:	d117      	bne.n	800054e <__gesf2+0x86>
 800051e:	2cff      	cmp	r4, #255	; 0xff
 8000520:	d0f0      	beq.n	8000504 <__gesf2+0x3c>
 8000522:	2c00      	cmp	r4, #0
 8000524:	d1e7      	bne.n	80004f6 <__gesf2+0x2e>
 8000526:	2e00      	cmp	r6, #0
 8000528:	d1e5      	bne.n	80004f6 <__gesf2+0x2e>
 800052a:	e7e6      	b.n	80004fa <__gesf2+0x32>
 800052c:	2000      	movs	r0, #0
 800052e:	2d00      	cmp	r5, #0
 8000530:	d0e7      	beq.n	8000502 <__gesf2+0x3a>
 8000532:	e7e2      	b.n	80004fa <__gesf2+0x32>
 8000534:	42a2      	cmp	r2, r4
 8000536:	dc05      	bgt.n	8000544 <__gesf2+0x7c>
 8000538:	dbea      	blt.n	8000510 <__gesf2+0x48>
 800053a:	42b5      	cmp	r5, r6
 800053c:	d802      	bhi.n	8000544 <__gesf2+0x7c>
 800053e:	d3e7      	bcc.n	8000510 <__gesf2+0x48>
 8000540:	2000      	movs	r0, #0
 8000542:	e7de      	b.n	8000502 <__gesf2+0x3a>
 8000544:	4243      	negs	r3, r0
 8000546:	4158      	adcs	r0, r3
 8000548:	0040      	lsls	r0, r0, #1
 800054a:	3801      	subs	r0, #1
 800054c:	e7d9      	b.n	8000502 <__gesf2+0x3a>
 800054e:	2002      	movs	r0, #2
 8000550:	4240      	negs	r0, r0
 8000552:	e7d6      	b.n	8000502 <__gesf2+0x3a>

08000554 <__lesf2>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	0042      	lsls	r2, r0, #1
 8000558:	0245      	lsls	r5, r0, #9
 800055a:	024e      	lsls	r6, r1, #9
 800055c:	004c      	lsls	r4, r1, #1
 800055e:	0fc3      	lsrs	r3, r0, #31
 8000560:	0a6d      	lsrs	r5, r5, #9
 8000562:	0e12      	lsrs	r2, r2, #24
 8000564:	0a76      	lsrs	r6, r6, #9
 8000566:	0e24      	lsrs	r4, r4, #24
 8000568:	0fc8      	lsrs	r0, r1, #31
 800056a:	2aff      	cmp	r2, #255	; 0xff
 800056c:	d00b      	beq.n	8000586 <__lesf2+0x32>
 800056e:	2cff      	cmp	r4, #255	; 0xff
 8000570:	d00d      	beq.n	800058e <__lesf2+0x3a>
 8000572:	2a00      	cmp	r2, #0
 8000574:	d11f      	bne.n	80005b6 <__lesf2+0x62>
 8000576:	2c00      	cmp	r4, #0
 8000578:	d116      	bne.n	80005a8 <__lesf2+0x54>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d114      	bne.n	80005a8 <__lesf2+0x54>
 800057e:	2000      	movs	r0, #0
 8000580:	2d00      	cmp	r5, #0
 8000582:	d010      	beq.n	80005a6 <__lesf2+0x52>
 8000584:	e009      	b.n	800059a <__lesf2+0x46>
 8000586:	2d00      	cmp	r5, #0
 8000588:	d10c      	bne.n	80005a4 <__lesf2+0x50>
 800058a:	2cff      	cmp	r4, #255	; 0xff
 800058c:	d113      	bne.n	80005b6 <__lesf2+0x62>
 800058e:	2e00      	cmp	r6, #0
 8000590:	d108      	bne.n	80005a4 <__lesf2+0x50>
 8000592:	2a00      	cmp	r2, #0
 8000594:	d008      	beq.n	80005a8 <__lesf2+0x54>
 8000596:	4283      	cmp	r3, r0
 8000598:	d012      	beq.n	80005c0 <__lesf2+0x6c>
 800059a:	2102      	movs	r1, #2
 800059c:	1e58      	subs	r0, r3, #1
 800059e:	4008      	ands	r0, r1
 80005a0:	3801      	subs	r0, #1
 80005a2:	e000      	b.n	80005a6 <__lesf2+0x52>
 80005a4:	2002      	movs	r0, #2
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2d00      	cmp	r5, #0
 80005aa:	d1f4      	bne.n	8000596 <__lesf2+0x42>
 80005ac:	2800      	cmp	r0, #0
 80005ae:	d1fa      	bne.n	80005a6 <__lesf2+0x52>
 80005b0:	2001      	movs	r0, #1
 80005b2:	4240      	negs	r0, r0
 80005b4:	e7f7      	b.n	80005a6 <__lesf2+0x52>
 80005b6:	2c00      	cmp	r4, #0
 80005b8:	d1ed      	bne.n	8000596 <__lesf2+0x42>
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d1eb      	bne.n	8000596 <__lesf2+0x42>
 80005be:	e7ec      	b.n	800059a <__lesf2+0x46>
 80005c0:	42a2      	cmp	r2, r4
 80005c2:	dc05      	bgt.n	80005d0 <__lesf2+0x7c>
 80005c4:	dbf2      	blt.n	80005ac <__lesf2+0x58>
 80005c6:	42b5      	cmp	r5, r6
 80005c8:	d802      	bhi.n	80005d0 <__lesf2+0x7c>
 80005ca:	d3ef      	bcc.n	80005ac <__lesf2+0x58>
 80005cc:	2000      	movs	r0, #0
 80005ce:	e7ea      	b.n	80005a6 <__lesf2+0x52>
 80005d0:	4243      	negs	r3, r0
 80005d2:	4158      	adcs	r0, r3
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	3801      	subs	r0, #1
 80005d8:	e7e5      	b.n	80005a6 <__lesf2+0x52>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__aeabi_i2f>:
 80005dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005de:	2800      	cmp	r0, #0
 80005e0:	d013      	beq.n	800060a <__aeabi_i2f+0x2e>
 80005e2:	17c3      	asrs	r3, r0, #31
 80005e4:	18c6      	adds	r6, r0, r3
 80005e6:	405e      	eors	r6, r3
 80005e8:	0fc4      	lsrs	r4, r0, #31
 80005ea:	0030      	movs	r0, r6
 80005ec:	f000 f844 	bl	8000678 <__clzsi2>
 80005f0:	239e      	movs	r3, #158	; 0x9e
 80005f2:	0005      	movs	r5, r0
 80005f4:	1a1b      	subs	r3, r3, r0
 80005f6:	2b96      	cmp	r3, #150	; 0x96
 80005f8:	dc0f      	bgt.n	800061a <__aeabi_i2f+0x3e>
 80005fa:	2808      	cmp	r0, #8
 80005fc:	dd01      	ble.n	8000602 <__aeabi_i2f+0x26>
 80005fe:	3d08      	subs	r5, #8
 8000600:	40ae      	lsls	r6, r5
 8000602:	0276      	lsls	r6, r6, #9
 8000604:	0a76      	lsrs	r6, r6, #9
 8000606:	b2d8      	uxtb	r0, r3
 8000608:	e002      	b.n	8000610 <__aeabi_i2f+0x34>
 800060a:	2400      	movs	r4, #0
 800060c:	2000      	movs	r0, #0
 800060e:	2600      	movs	r6, #0
 8000610:	05c0      	lsls	r0, r0, #23
 8000612:	4330      	orrs	r0, r6
 8000614:	07e4      	lsls	r4, r4, #31
 8000616:	4320      	orrs	r0, r4
 8000618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800061a:	2b99      	cmp	r3, #153	; 0x99
 800061c:	dd0c      	ble.n	8000638 <__aeabi_i2f+0x5c>
 800061e:	2205      	movs	r2, #5
 8000620:	0031      	movs	r1, r6
 8000622:	1a12      	subs	r2, r2, r0
 8000624:	40d1      	lsrs	r1, r2
 8000626:	000a      	movs	r2, r1
 8000628:	0001      	movs	r1, r0
 800062a:	0030      	movs	r0, r6
 800062c:	311b      	adds	r1, #27
 800062e:	4088      	lsls	r0, r1
 8000630:	1e41      	subs	r1, r0, #1
 8000632:	4188      	sbcs	r0, r1
 8000634:	4302      	orrs	r2, r0
 8000636:	0016      	movs	r6, r2
 8000638:	2d05      	cmp	r5, #5
 800063a:	dc12      	bgt.n	8000662 <__aeabi_i2f+0x86>
 800063c:	0031      	movs	r1, r6
 800063e:	4f0d      	ldr	r7, [pc, #52]	; (8000674 <__aeabi_i2f+0x98>)
 8000640:	4039      	ands	r1, r7
 8000642:	0772      	lsls	r2, r6, #29
 8000644:	d009      	beq.n	800065a <__aeabi_i2f+0x7e>
 8000646:	200f      	movs	r0, #15
 8000648:	4030      	ands	r0, r6
 800064a:	2804      	cmp	r0, #4
 800064c:	d005      	beq.n	800065a <__aeabi_i2f+0x7e>
 800064e:	3104      	adds	r1, #4
 8000650:	014a      	lsls	r2, r1, #5
 8000652:	d502      	bpl.n	800065a <__aeabi_i2f+0x7e>
 8000654:	239f      	movs	r3, #159	; 0x9f
 8000656:	4039      	ands	r1, r7
 8000658:	1b5b      	subs	r3, r3, r5
 800065a:	0189      	lsls	r1, r1, #6
 800065c:	0a4e      	lsrs	r6, r1, #9
 800065e:	b2d8      	uxtb	r0, r3
 8000660:	e7d6      	b.n	8000610 <__aeabi_i2f+0x34>
 8000662:	1f6a      	subs	r2, r5, #5
 8000664:	4096      	lsls	r6, r2
 8000666:	0031      	movs	r1, r6
 8000668:	4f02      	ldr	r7, [pc, #8]	; (8000674 <__aeabi_i2f+0x98>)
 800066a:	4039      	ands	r1, r7
 800066c:	0772      	lsls	r2, r6, #29
 800066e:	d0f4      	beq.n	800065a <__aeabi_i2f+0x7e>
 8000670:	e7e9      	b.n	8000646 <__aeabi_i2f+0x6a>
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	fbffffff 	.word	0xfbffffff

08000678 <__clzsi2>:
 8000678:	211c      	movs	r1, #28
 800067a:	2301      	movs	r3, #1
 800067c:	041b      	lsls	r3, r3, #16
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0xe>
 8000682:	0c00      	lsrs	r0, r0, #16
 8000684:	3910      	subs	r1, #16
 8000686:	0a1b      	lsrs	r3, r3, #8
 8000688:	4298      	cmp	r0, r3
 800068a:	d301      	bcc.n	8000690 <__clzsi2+0x18>
 800068c:	0a00      	lsrs	r0, r0, #8
 800068e:	3908      	subs	r1, #8
 8000690:	091b      	lsrs	r3, r3, #4
 8000692:	4298      	cmp	r0, r3
 8000694:	d301      	bcc.n	800069a <__clzsi2+0x22>
 8000696:	0900      	lsrs	r0, r0, #4
 8000698:	3904      	subs	r1, #4
 800069a:	a202      	add	r2, pc, #8	; (adr r2, 80006a4 <__clzsi2+0x2c>)
 800069c:	5c10      	ldrb	r0, [r2, r0]
 800069e:	1840      	adds	r0, r0, r1
 80006a0:	4770      	bx	lr
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	02020304 	.word	0x02020304
 80006a8:	01010101 	.word	0x01010101
	...

080006b4 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ba:	f000 fd27 	bl	800110c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006be:	f000 f879 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c2:	f000 f967 	bl	8000994 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006c6:	f000 f8d7 	bl	8000878 <MX_I2C1_Init>
  MX_DMA_Init();
 80006ca:	f000 f945 	bl	8000958 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80006ce:	f000 f913 	bl	80008f8 <MX_USART2_UART_Init>

  //TO DO
  //TASK 6

  //setTime(sec, min, hour, dow, dom, month, year)
  setTime(36, 39, 23, 1, 19, 9, 22);
 80006d2:	2316      	movs	r3, #22
 80006d4:	9302      	str	r3, [sp, #8]
 80006d6:	2309      	movs	r3, #9
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	2313      	movs	r3, #19
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	2301      	movs	r3, #1
 80006e0:	2217      	movs	r2, #23
 80006e2:	2127      	movs	r1, #39	; 0x27
 80006e4:	2024      	movs	r0, #36	; 0x24
 80006e6:	f000 fa3d 	bl	8000b64 <setTime>

	//TASK 6

	  //print Current Time, Current Date, and EPOCH time

	  sprintf(buffer, "%s\r\n", "READ RTC");
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <main+0xd8>)
 80006ec:	4928      	ldr	r1, [pc, #160]	; (8000790 <main+0xdc>)
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <main+0xe0>)
 80006f0:	0018      	movs	r0, r3
 80006f2:	f003 fc5b 	bl	8003fac <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 80006f6:	23fa      	movs	r3, #250	; 0xfa
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4926      	ldr	r1, [pc, #152]	; (8000794 <main+0xe0>)
 80006fc:	4826      	ldr	r0, [pc, #152]	; (8000798 <main+0xe4>)
 80006fe:	220e      	movs	r2, #14
 8000700:	f002 fcd8 	bl	80030b4 <HAL_UART_Transmit>

	  getTime();
 8000704:	f000 fa98 	bl	8000c38 <getTime>
	  sprintf (buffer2, "%02d:%02d:%02d \r\n", time.hour, time.minutes, time.seconds);
 8000708:	4b24      	ldr	r3, [pc, #144]	; (800079c <main+0xe8>)
 800070a:	789b      	ldrb	r3, [r3, #2]
 800070c:	001a      	movs	r2, r3
 800070e:	4b23      	ldr	r3, [pc, #140]	; (800079c <main+0xe8>)
 8000710:	785b      	ldrb	r3, [r3, #1]
 8000712:	001c      	movs	r4, r3
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <main+0xe8>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	4921      	ldr	r1, [pc, #132]	; (80007a0 <main+0xec>)
 800071a:	4822      	ldr	r0, [pc, #136]	; (80007a4 <main+0xf0>)
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	0023      	movs	r3, r4
 8000720:	f003 fc44 	bl	8003fac <siprintf>
	  HAL_UART_Transmit(&huart2, buffer2, sizeof(buffer2), 1000);
 8000724:	23fa      	movs	r3, #250	; 0xfa
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	491e      	ldr	r1, [pc, #120]	; (80007a4 <main+0xf0>)
 800072a:	481b      	ldr	r0, [pc, #108]	; (8000798 <main+0xe4>)
 800072c:	220e      	movs	r2, #14
 800072e:	f002 fcc1 	bl	80030b4 <HAL_UART_Transmit>

	  sprintf (buffer2, "%02d-%02d-20%02d ", time.dayofmonth, time.month, time.year);
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <main+0xe8>)
 8000734:	791b      	ldrb	r3, [r3, #4]
 8000736:	001a      	movs	r2, r3
 8000738:	4b18      	ldr	r3, [pc, #96]	; (800079c <main+0xe8>)
 800073a:	795b      	ldrb	r3, [r3, #5]
 800073c:	001c      	movs	r4, r3
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <main+0xe8>)
 8000740:	799b      	ldrb	r3, [r3, #6]
 8000742:	4919      	ldr	r1, [pc, #100]	; (80007a8 <main+0xf4>)
 8000744:	4817      	ldr	r0, [pc, #92]	; (80007a4 <main+0xf0>)
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	0023      	movs	r3, r4
 800074a:	f003 fc2f 	bl	8003fac <siprintf>
	  HAL_UART_Transmit(&huart2, buffer2, sizeof(buffer2), 1000);
 800074e:	23fa      	movs	r3, #250	; 0xfa
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4914      	ldr	r1, [pc, #80]	; (80007a4 <main+0xf0>)
 8000754:	4810      	ldr	r0, [pc, #64]	; (8000798 <main+0xe4>)
 8000756:	220e      	movs	r2, #14
 8000758:	f002 fcac 	bl	80030b4 <HAL_UART_Transmit>

	  sprintf(buffer3, "\r\nEPOCH: %d \r\n\n", epochFromTime(time));
 800075c:	4b0f      	ldr	r3, [pc, #60]	; (800079c <main+0xe8>)
 800075e:	6818      	ldr	r0, [r3, #0]
 8000760:	6859      	ldr	r1, [r3, #4]
 8000762:	f000 fac1 	bl	8000ce8 <epochFromTime>
 8000766:	0002      	movs	r2, r0
 8000768:	4910      	ldr	r1, [pc, #64]	; (80007ac <main+0xf8>)
 800076a:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <main+0xfc>)
 800076c:	0018      	movs	r0, r3
 800076e:	f003 fc1d 	bl	8003fac <siprintf>
	  HAL_UART_Transmit(&huart2, buffer3, sizeof(buffer3), 1000);
 8000772:	23fa      	movs	r3, #250	; 0xfa
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	490e      	ldr	r1, [pc, #56]	; (80007b0 <main+0xfc>)
 8000778:	4807      	ldr	r0, [pc, #28]	; (8000798 <main+0xe4>)
 800077a:	2220      	movs	r2, #32
 800077c:	f002 fc9a 	bl	80030b4 <HAL_UART_Transmit>

	  pause_sec(1);
 8000780:	23fe      	movs	r3, #254	; 0xfe
 8000782:	059b      	lsls	r3, r3, #22
 8000784:	1c18      	adds	r0, r3, #0
 8000786:	f000 f97d 	bl	8000a84 <pause_sec>
	  sprintf(buffer, "%s\r\n", "READ RTC");
 800078a:	e7ae      	b.n	80006ea <main+0x36>
 800078c:	08004898 	.word	0x08004898
 8000790:	080048a4 	.word	0x080048a4
 8000794:	200001a0 	.word	0x200001a0
 8000798:	200000d8 	.word	0x200000d8
 800079c:	200001e0 	.word	0x200001e0
 80007a0:	080048ac 	.word	0x080048ac
 80007a4:	200001b0 	.word	0x200001b0
 80007a8:	080048c0 	.word	0x080048c0
 80007ac:	080048d4 	.word	0x080048d4
 80007b0:	200001c0 	.word	0x200001c0

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b097      	sub	sp, #92	; 0x5c
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	2428      	movs	r4, #40	; 0x28
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	0018      	movs	r0, r3
 80007c0:	2330      	movs	r3, #48	; 0x30
 80007c2:	001a      	movs	r2, r3
 80007c4:	2100      	movs	r1, #0
 80007c6:	f003 fbe9 	bl	8003f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ca:	2318      	movs	r3, #24
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	0018      	movs	r0, r3
 80007d0:	2310      	movs	r3, #16
 80007d2:	001a      	movs	r2, r3
 80007d4:	2100      	movs	r1, #0
 80007d6:	f003 fbe1 	bl	8003f9c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	0018      	movs	r0, r3
 80007de:	2314      	movs	r3, #20
 80007e0:	001a      	movs	r2, r3
 80007e2:	2100      	movs	r1, #0
 80007e4:	f003 fbda 	bl	8003f9c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007e8:	0021      	movs	r1, r4
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2202      	movs	r2, #2
 80007ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2201      	movs	r2, #1
 80007f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2210      	movs	r2, #16
 80007fa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2202      	movs	r2, #2
 8000800:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2200      	movs	r2, #0
 8000806:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	22a0      	movs	r2, #160	; 0xa0
 800080c:	0392      	lsls	r2, r2, #14
 800080e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2200      	movs	r2, #0
 8000814:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000816:	187b      	adds	r3, r7, r1
 8000818:	0018      	movs	r0, r3
 800081a:	f001 fead 	bl	8002578 <HAL_RCC_OscConfig>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000822:	f000 fae7 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000826:	2118      	movs	r1, #24
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2207      	movs	r2, #7
 800082c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2202      	movs	r2, #2
 8000832:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2101      	movs	r1, #1
 8000844:	0018      	movs	r0, r3
 8000846:	f002 f9b1 	bl	8002bac <HAL_RCC_ClockConfig>
 800084a:	1e03      	subs	r3, r0, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800084e:	f000 fad1 	bl	8000df4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	2220      	movs	r2, #32
 8000856:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	0018      	movs	r0, r3
 8000862:	f002 faf5 	bl	8002e50 <HAL_RCCEx_PeriphCLKConfig>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800086a:	f000 fac3 	bl	8000df4 <Error_Handler>
  }
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b017      	add	sp, #92	; 0x5c
 8000874:	bd90      	pop	{r4, r7, pc}
	...

08000878 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800087c:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <MX_I2C1_Init+0x74>)
 800087e:	4a1c      	ldr	r2, [pc, #112]	; (80008f0 <MX_I2C1_Init+0x78>)
 8000880:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000882:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_I2C1_Init+0x74>)
 8000884:	4a1b      	ldr	r2, [pc, #108]	; (80008f4 <MX_I2C1_Init+0x7c>)
 8000886:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000888:	4b18      	ldr	r3, [pc, #96]	; (80008ec <MX_I2C1_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800088e:	4b17      	ldr	r3, [pc, #92]	; (80008ec <MX_I2C1_Init+0x74>)
 8000890:	2201      	movs	r2, #1
 8000892:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000894:	4b15      	ldr	r3, [pc, #84]	; (80008ec <MX_I2C1_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800089a:	4b14      	ldr	r3, [pc, #80]	; (80008ec <MX_I2C1_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <MX_I2C1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_I2C1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <MX_I2C1_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <MX_I2C1_Init+0x74>)
 80008b4:	0018      	movs	r0, r3
 80008b6:	f001 f87d 	bl	80019b4 <HAL_I2C_Init>
 80008ba:	1e03      	subs	r3, r0, #0
 80008bc:	d001      	beq.n	80008c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008be:	f000 fa99 	bl	8000df4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008c2:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <MX_I2C1_Init+0x74>)
 80008c4:	2100      	movs	r1, #0
 80008c6:	0018      	movs	r0, r3
 80008c8:	f001 fdbe 	bl	8002448 <HAL_I2CEx_ConfigAnalogFilter>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008d0:	f000 fa90 	bl	8000df4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008d4:	4b05      	ldr	r3, [pc, #20]	; (80008ec <MX_I2C1_Init+0x74>)
 80008d6:	2100      	movs	r1, #0
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 fe01 	bl	80024e0 <HAL_I2CEx_ConfigDigitalFilter>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008e2:	f000 fa87 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	2000008c 	.word	0x2000008c
 80008f0:	40005400 	.word	0x40005400
 80008f4:	2000090e 	.word	0x2000090e

080008f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008fc:	4b14      	ldr	r3, [pc, #80]	; (8000950 <MX_USART2_UART_Init+0x58>)
 80008fe:	4a15      	ldr	r2, [pc, #84]	; (8000954 <MX_USART2_UART_Init+0x5c>)
 8000900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000902:	4b13      	ldr	r3, [pc, #76]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000904:	2296      	movs	r2, #150	; 0x96
 8000906:	0192      	lsls	r2, r2, #6
 8000908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800090a:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART2_UART_Init+0x58>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART2_UART_Init+0x58>)
 800091e:	220c      	movs	r2, #12
 8000920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART2_UART_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000930:	2200      	movs	r2, #0
 8000932:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART2_UART_Init+0x58>)
 8000936:	2200      	movs	r2, #0
 8000938:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800093a:	4b05      	ldr	r3, [pc, #20]	; (8000950 <MX_USART2_UART_Init+0x58>)
 800093c:	0018      	movs	r0, r3
 800093e:	f002 fb65 	bl	800300c <HAL_UART_Init>
 8000942:	1e03      	subs	r3, r0, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000946:	f000 fa55 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200000d8 	.word	0x200000d8
 8000954:	40004400 	.word	0x40004400

08000958 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_DMA_Init+0x38>)
 8000960:	695a      	ldr	r2, [r3, #20]
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_DMA_Init+0x38>)
 8000964:	2101      	movs	r1, #1
 8000966:	430a      	orrs	r2, r1
 8000968:	615a      	str	r2, [r3, #20]
 800096a:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_DMA_Init+0x38>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	2201      	movs	r2, #1
 8000970:	4013      	ands	r3, r2
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2100      	movs	r1, #0
 800097a:	200b      	movs	r0, #11
 800097c:	f000 fcd6 	bl	800132c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000980:	200b      	movs	r0, #11
 8000982:	f000 fce8 	bl	8001356 <HAL_NVIC_EnableIRQ>

}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	b002      	add	sp, #8
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	40021000 	.word	0x40021000

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b08b      	sub	sp, #44	; 0x2c
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	2414      	movs	r4, #20
 800099c:	193b      	adds	r3, r7, r4
 800099e:	0018      	movs	r0, r3
 80009a0:	2314      	movs	r3, #20
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f003 faf9 	bl	8003f9c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009aa:	4b34      	ldr	r3, [pc, #208]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009ac:	695a      	ldr	r2, [r3, #20]
 80009ae:	4b33      	ldr	r3, [pc, #204]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009b0:	2180      	movs	r1, #128	; 0x80
 80009b2:	03c9      	lsls	r1, r1, #15
 80009b4:	430a      	orrs	r2, r1
 80009b6:	615a      	str	r2, [r3, #20]
 80009b8:	4b30      	ldr	r3, [pc, #192]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009ba:	695a      	ldr	r2, [r3, #20]
 80009bc:	2380      	movs	r3, #128	; 0x80
 80009be:	03db      	lsls	r3, r3, #15
 80009c0:	4013      	ands	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009c8:	695a      	ldr	r2, [r3, #20]
 80009ca:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009cc:	2180      	movs	r1, #128	; 0x80
 80009ce:	0289      	lsls	r1, r1, #10
 80009d0:	430a      	orrs	r2, r1
 80009d2:	615a      	str	r2, [r3, #20]
 80009d4:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009d6:	695a      	ldr	r2, [r3, #20]
 80009d8:	2380      	movs	r3, #128	; 0x80
 80009da:	029b      	lsls	r3, r3, #10
 80009dc:	4013      	ands	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e2:	4b26      	ldr	r3, [pc, #152]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009e4:	695a      	ldr	r2, [r3, #20]
 80009e6:	4b25      	ldr	r3, [pc, #148]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009e8:	2180      	movs	r1, #128	; 0x80
 80009ea:	0309      	lsls	r1, r1, #12
 80009ec:	430a      	orrs	r2, r1
 80009ee:	615a      	str	r2, [r3, #20]
 80009f0:	4b22      	ldr	r3, [pc, #136]	; (8000a7c <MX_GPIO_Init+0xe8>)
 80009f2:	695a      	ldr	r2, [r3, #20]
 80009f4:	2380      	movs	r3, #128	; 0x80
 80009f6:	031b      	lsls	r3, r3, #12
 80009f8:	4013      	ands	r3, r2
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fe:	4b1f      	ldr	r3, [pc, #124]	; (8000a7c <MX_GPIO_Init+0xe8>)
 8000a00:	695a      	ldr	r2, [r3, #20]
 8000a02:	4b1e      	ldr	r3, [pc, #120]	; (8000a7c <MX_GPIO_Init+0xe8>)
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	02c9      	lsls	r1, r1, #11
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	615a      	str	r2, [r3, #20]
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	; (8000a7c <MX_GPIO_Init+0xe8>)
 8000a0e:	695a      	ldr	r2, [r3, #20]
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	02db      	lsls	r3, r3, #11
 8000a14:	4013      	ands	r3, r2
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a1a:	23c0      	movs	r3, #192	; 0xc0
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	4818      	ldr	r0, [pc, #96]	; (8000a80 <MX_GPIO_Init+0xec>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	0019      	movs	r1, r3
 8000a24:	f000 ffa8 	bl	8001978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a2e:	193b      	adds	r3, r7, r4
 8000a30:	2290      	movs	r2, #144	; 0x90
 8000a32:	0352      	lsls	r2, r2, #13
 8000a34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	193a      	adds	r2, r7, r4
 8000a3e:	2390      	movs	r3, #144	; 0x90
 8000a40:	05db      	lsls	r3, r3, #23
 8000a42:	0011      	movs	r1, r2
 8000a44:	0018      	movs	r0, r3
 8000a46:	f000 fe27 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a4a:	0021      	movs	r1, r4
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	22c0      	movs	r2, #192	; 0xc0
 8000a50:	0092      	lsls	r2, r2, #2
 8000a52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	2201      	movs	r2, #1
 8000a58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	4a05      	ldr	r2, [pc, #20]	; (8000a80 <MX_GPIO_Init+0xec>)
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	0010      	movs	r0, r2
 8000a6e:	f000 fe13 	bl	8001698 <HAL_GPIO_Init>

}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b00b      	add	sp, #44	; 0x2c
 8000a78:	bd90      	pop	{r4, r7, pc}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	48000800 	.word	0x48000800

08000a84 <pause_sec>:

/* USER CODE BEGIN 4 */
void pause_sec(float x)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	/* Delay program execution for x seconds */
	//TO DO:
	//TASK 2

	for (int i = 0;i<x;i++)						//this loop runs for however many seconds we want to waste
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	e00c      	b.n	8000aac <pause_sec+0x28>
	{											//i.e. if we want to waste 1 second, the loop runs once
		for (int j =0 ;j<8*DELAY1*DELAY2;j++)	//this loop wastes the right amount of clock cycles to waste 1 second
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	e002      	b.n	8000a9e <pause_sec+0x1a>
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <pause_sec+0x48>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	ddf8      	ble.n	8000a98 <pause_sec+0x14>
	for (int i = 0;i<x;i++)						//this loop runs for however many seconds we want to waste
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68f8      	ldr	r0, [r7, #12]
 8000aae:	f7ff fd95 	bl	80005dc <__aeabi_i2f>
 8000ab2:	1c03      	adds	r3, r0, #0
 8000ab4:	1c19      	adds	r1, r3, #0
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff fccc 	bl	8000454 <__aeabi_fcmpgt>
 8000abc:	1e03      	subs	r3, r0, #0
 8000abe:	d1e8      	bne.n	8000a92 <pause_sec+0xe>
		{
		}
	}

}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	0030ef7f 	.word	0x0030ef7f

08000ad0 <decToBcd>:

uint8_t decToBcd(int val)
{
 8000ad0:	b5b0      	push	{r4, r5, r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	//TASK 3

	uint8_t out;//must be a uint8_t so that it holds all 8bits of the BCD

	//Split up decimal number into digits
	uint8_t dig1 = val/10;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	210a      	movs	r1, #10
 8000adc:	0018      	movs	r0, r3
 8000ade:	f7ff fba7 	bl	8000230 <__divsi3>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	240f      	movs	r4, #15
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	701a      	strb	r2, [r3, #0]
	uint8_t dig0 = val%10;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	210a      	movs	r1, #10
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff fc83 	bl	80003fc <__aeabi_idivmod>
 8000af6:	000b      	movs	r3, r1
 8000af8:	001a      	movs	r2, r3
 8000afa:	200e      	movs	r0, #14
 8000afc:	183b      	adds	r3, r7, r0
 8000afe:	701a      	strb	r2, [r3, #0]

	//Then to format digit 1 into BCD just multiply it by 16
	//This is basically bit shifting the binary left 4 places
	dig1 = dig1*16;
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	193a      	adds	r2, r7, r4
 8000b04:	7812      	ldrb	r2, [r2, #0]
 8000b06:	0112      	lsls	r2, r2, #4
 8000b08:	701a      	strb	r2, [r3, #0]
	//then add the two binary numbers together to get out output
	out = dig1 + dig0;
 8000b0a:	250d      	movs	r5, #13
 8000b0c:	197b      	adds	r3, r7, r5
 8000b0e:	1939      	adds	r1, r7, r4
 8000b10:	183a      	adds	r2, r7, r0
 8000b12:	7809      	ldrb	r1, [r1, #0]
 8000b14:	7812      	ldrb	r2, [r2, #0]
 8000b16:	188a      	adds	r2, r1, r2
 8000b18:	701a      	strb	r2, [r3, #0]
	//return the output
	return out;
 8000b1a:	197b      	adds	r3, r7, r5
 8000b1c:	781b      	ldrb	r3, [r3, #0]
}
 8000b1e:	0018      	movs	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b004      	add	sp, #16
 8000b24:	bdb0      	pop	{r4, r5, r7, pc}

08000b26 <bcdToDec>:

int bcdToDec(uint8_t val)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	0002      	movs	r2, r0
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	701a      	strb	r2, [r3, #0]
	//TO DO:
	//TASK 3

	int out;
	//Split BCD up
	int bcd1 = val/16;
 8000b32:	1dfb      	adds	r3, r7, #7
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	091b      	lsrs	r3, r3, #4
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	617b      	str	r3, [r7, #20]
	int bcd0 = val%16; //gives us the last four binary digits on their own
 8000b3c:	1dfb      	adds	r3, r7, #7
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	220f      	movs	r2, #15
 8000b42:	4013      	ands	r3, r2
 8000b44:	613b      	str	r3, [r7, #16]

	//convert to Decimal
	bcd1 = bcd1*10; //moves the digit to the 10s column
 8000b46:	697a      	ldr	r2, [r7, #20]
 8000b48:	0013      	movs	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	189b      	adds	r3, r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	617b      	str	r3, [r7, #20]

	out = bcd1 + bcd0;
 8000b52:	697a      	ldr	r2, [r7, #20]
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	18d3      	adds	r3, r2, r3
 8000b58:	60fb      	str	r3, [r7, #12]
	//return digit
	return out;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b006      	add	sp, #24
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <setTime>:

void setTime (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8000b64:	b5b0      	push	{r4, r5, r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af04      	add	r7, sp, #16
 8000b6a:	0005      	movs	r5, r0
 8000b6c:	000c      	movs	r4, r1
 8000b6e:	0010      	movs	r0, r2
 8000b70:	0019      	movs	r1, r3
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	1c2a      	adds	r2, r5, #0
 8000b76:	701a      	strb	r2, [r3, #0]
 8000b78:	1dbb      	adds	r3, r7, #6
 8000b7a:	1c22      	adds	r2, r4, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	1d7b      	adds	r3, r7, #5
 8000b80:	1c02      	adds	r2, r0, #0
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	1c0a      	adds	r2, r1, #0
 8000b88:	701a      	strb	r2, [r3, #0]
	//TO DO:
	//TASK 4
	uint8_t set_time[7];

	//write each value to its specific register in the set_time remembering rtc uses bcd
	set_time[0] = decToBcd(sec);
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff ff9e 	bl	8000ad0 <decToBcd>
 8000b94:	0003      	movs	r3, r0
 8000b96:	001a      	movs	r2, r3
 8000b98:	2408      	movs	r4, #8
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	701a      	strb	r2, [r3, #0]
	set_time[1] = decToBcd(min);
 8000b9e:	1dbb      	adds	r3, r7, #6
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f7ff ff94 	bl	8000ad0 <decToBcd>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	001a      	movs	r2, r3
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	705a      	strb	r2, [r3, #1]
	set_time[2] = decToBcd(hour);
 8000bb0:	1d7b      	adds	r3, r7, #5
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f7ff ff8b 	bl	8000ad0 <decToBcd>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	709a      	strb	r2, [r3, #2]
	set_time[3] = decToBcd(dow);
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f7ff ff82 	bl	8000ad0 <decToBcd>
 8000bcc:	0003      	movs	r3, r0
 8000bce:	001a      	movs	r2, r3
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	70da      	strb	r2, [r3, #3]
	set_time[4] = decToBcd(dom);
 8000bd4:	2320      	movs	r3, #32
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f7ff ff78 	bl	8000ad0 <decToBcd>
 8000be0:	0003      	movs	r3, r0
 8000be2:	001a      	movs	r2, r3
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	711a      	strb	r2, [r3, #4]
	set_time[5] = decToBcd(month);
 8000be8:	2324      	movs	r3, #36	; 0x24
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f7ff ff6e 	bl	8000ad0 <decToBcd>
 8000bf4:	0003      	movs	r3, r0
 8000bf6:	001a      	movs	r2, r3
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	715a      	strb	r2, [r3, #5]
	set_time[6] = decToBcd(year);
 8000bfc:	2328      	movs	r3, #40	; 0x28
 8000bfe:	18fb      	adds	r3, r7, r3
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	0018      	movs	r0, r3
 8000c04:	f7ff ff64 	bl	8000ad0 <decToBcd>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	001a      	movs	r2, r3
 8000c0c:	193b      	adds	r3, r7, r4
 8000c0e:	719a      	strb	r2, [r3, #6]

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000); //write the time to the clock
 8000c10:	4808      	ldr	r0, [pc, #32]	; (8000c34 <setTime+0xd0>)
 8000c12:	23fa      	movs	r3, #250	; 0xfa
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	9302      	str	r3, [sp, #8]
 8000c18:	2307      	movs	r3, #7
 8000c1a:	9301      	str	r3, [sp, #4]
 8000c1c:	193b      	adds	r3, r7, r4
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	2301      	movs	r3, #1
 8000c22:	2200      	movs	r2, #0
 8000c24:	21d0      	movs	r1, #208	; 0xd0
 8000c26:	f000 ff5b 	bl	8001ae0 <HAL_I2C_Mem_Write>

}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b004      	add	sp, #16
 8000c30:	bdb0      	pop	{r4, r5, r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	2000008c 	.word	0x2000008c

08000c38 <getTime>:

void getTime (void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af04      	add	r7, sp, #16
	//TO DO:
	//TASK 4
	uint8_t get_time[7];

	//HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, FIRST_REG, REG_SIZE, get_time, 7, 1000);
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000); //read the time from the clock
 8000c3e:	4828      	ldr	r0, [pc, #160]	; (8000ce0 <getTime+0xa8>)
 8000c40:	23fa      	movs	r3, #250	; 0xfa
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	9302      	str	r3, [sp, #8]
 8000c46:	2307      	movs	r3, #7
 8000c48:	9301      	str	r3, [sp, #4]
 8000c4a:	003b      	movs	r3, r7
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2301      	movs	r3, #1
 8000c50:	2200      	movs	r2, #0
 8000c52:	21d0      	movs	r1, #208	; 0xd0
 8000c54:	f001 f872 	bl	8001d3c <HAL_I2C_Mem_Read>

	//write the time read from the RTC and put it into the time structure
	time.seconds 	= 	bcdToDec(get_time[0]);
 8000c58:	003b      	movs	r3, r7
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f7ff ff62 	bl	8000b26 <bcdToDec>
 8000c62:	0003      	movs	r3, r0
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <getTime+0xac>)
 8000c68:	701a      	strb	r2, [r3, #0]
	time.minutes 	= 	bcdToDec(get_time[1]);
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	785b      	ldrb	r3, [r3, #1]
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f7ff ff59 	bl	8000b26 <bcdToDec>
 8000c74:	0003      	movs	r3, r0
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	4b1a      	ldr	r3, [pc, #104]	; (8000ce4 <getTime+0xac>)
 8000c7a:	705a      	strb	r2, [r3, #1]
	time.hour		= 	bcdToDec(get_time[2]);
 8000c7c:	003b      	movs	r3, r7
 8000c7e:	789b      	ldrb	r3, [r3, #2]
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff ff50 	bl	8000b26 <bcdToDec>
 8000c86:	0003      	movs	r3, r0
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <getTime+0xac>)
 8000c8c:	709a      	strb	r2, [r3, #2]
	time.dayofweek 	= 	bcdToDec(get_time[3]);
 8000c8e:	003b      	movs	r3, r7
 8000c90:	78db      	ldrb	r3, [r3, #3]
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff ff47 	bl	8000b26 <bcdToDec>
 8000c98:	0003      	movs	r3, r0
 8000c9a:	b2da      	uxtb	r2, r3
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <getTime+0xac>)
 8000c9e:	70da      	strb	r2, [r3, #3]
	time.dayofmonth	= 	bcdToDec(get_time[4]);
 8000ca0:	003b      	movs	r3, r7
 8000ca2:	791b      	ldrb	r3, [r3, #4]
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f7ff ff3e 	bl	8000b26 <bcdToDec>
 8000caa:	0003      	movs	r3, r0
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <getTime+0xac>)
 8000cb0:	711a      	strb	r2, [r3, #4]
	time.month		= 	bcdToDec(get_time[5]);
 8000cb2:	003b      	movs	r3, r7
 8000cb4:	795b      	ldrb	r3, [r3, #5]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f7ff ff35 	bl	8000b26 <bcdToDec>
 8000cbc:	0003      	movs	r3, r0
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <getTime+0xac>)
 8000cc2:	715a      	strb	r2, [r3, #5]
	time.year		= 	bcdToDec(get_time[6]);
 8000cc4:	003b      	movs	r3, r7
 8000cc6:	799b      	ldrb	r3, [r3, #6]
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f7ff ff2c 	bl	8000b26 <bcdToDec>
 8000cce:	0003      	movs	r3, r0
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <getTime+0xac>)
 8000cd4:	719a      	strb	r2, [r3, #6]
}
 8000cd6:	46c0      	nop			; (mov r8, r8)
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	b002      	add	sp, #8
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	2000008c 	.word	0x2000008c
 8000ce4:	200001e0 	.word	0x200001e0

08000ce8 <epochFromTime>:

int epochFromTime(TIME time){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	003b      	movs	r3, r7
 8000cf0:	6018      	str	r0, [r3, #0]
 8000cf2:	6059      	str	r1, [r3, #4]
	//TO DO:
	//TASK 5
	int day;
	int months;

	day 	= time.dayofmonth-1; 	//set the number of days to the current date - 1
 8000cf4:	003b      	movs	r3, r7
 8000cf6:	791b      	ldrb	r3, [r3, #4]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
									//this stops us from counting the seconds from todays date
	months	= time.month -1;		//do the same to the months as the days
 8000cfc:	003b      	movs	r3, r7
 8000cfe:	795b      	ldrb	r3, [r3, #5]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
	//add the number of days in the previous months to the days variable
	switch(months){
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	2b0b      	cmp	r3, #11
 8000d08:	d834      	bhi.n	8000d74 <epochFromTime+0x8c>
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	009a      	lsls	r2, r3, #2
 8000d0e:	4b37      	ldr	r3, [pc, #220]	; (8000dec <epochFromTime+0x104>)
 8000d10:	18d3      	adds	r3, r2, r3
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	469f      	mov	pc, r3
	case 1:
		day += 31;
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	331f      	adds	r3, #31
 8000d1a:	617b      	str	r3, [r7, #20]
		break;
 8000d1c:	e02b      	b.n	8000d76 <epochFromTime+0x8e>
	case 2:
		day += 59;
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	333b      	adds	r3, #59	; 0x3b
 8000d22:	617b      	str	r3, [r7, #20]
		break;
 8000d24:	e027      	b.n	8000d76 <epochFromTime+0x8e>
	case 3:
		day += 90;
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	335a      	adds	r3, #90	; 0x5a
 8000d2a:	617b      	str	r3, [r7, #20]
		break;
 8000d2c:	e023      	b.n	8000d76 <epochFromTime+0x8e>
	case 4:
		day += 120;
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3378      	adds	r3, #120	; 0x78
 8000d32:	617b      	str	r3, [r7, #20]
		break;
 8000d34:	e01f      	b.n	8000d76 <epochFromTime+0x8e>
	case 5:
		day += 151;
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3397      	adds	r3, #151	; 0x97
 8000d3a:	617b      	str	r3, [r7, #20]
		break;
 8000d3c:	e01b      	b.n	8000d76 <epochFromTime+0x8e>
	case 6:
		day += 181;
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	33b5      	adds	r3, #181	; 0xb5
 8000d42:	617b      	str	r3, [r7, #20]
		break;
 8000d44:	e017      	b.n	8000d76 <epochFromTime+0x8e>
	case 7:
		day += 212;
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	33d4      	adds	r3, #212	; 0xd4
 8000d4a:	617b      	str	r3, [r7, #20]
		break;
 8000d4c:	e013      	b.n	8000d76 <epochFromTime+0x8e>
	case 8:
		day += 243;
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	33f3      	adds	r3, #243	; 0xf3
 8000d52:	617b      	str	r3, [r7, #20]
		break;
 8000d54:	e00f      	b.n	8000d76 <epochFromTime+0x8e>
	case 9:
		day += 273;
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	3312      	adds	r3, #18
 8000d5a:	33ff      	adds	r3, #255	; 0xff
 8000d5c:	617b      	str	r3, [r7, #20]
		break;
 8000d5e:	e00a      	b.n	8000d76 <epochFromTime+0x8e>
	case 10:
		day += 304;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	3331      	adds	r3, #49	; 0x31
 8000d64:	33ff      	adds	r3, #255	; 0xff
 8000d66:	617b      	str	r3, [r7, #20]
		break;
 8000d68:	e005      	b.n	8000d76 <epochFromTime+0x8e>
	case 11:
		day += 334;
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	334f      	adds	r3, #79	; 0x4f
 8000d6e:	33ff      	adds	r3, #255	; 0xff
 8000d70:	617b      	str	r3, [r7, #20]
		break;
 8000d72:	e000      	b.n	8000d76 <epochFromTime+0x8e>
	default:
		day = day;
		break;
 8000d74:	46c0      	nop			; (mov r8, r8)
	}
	int year = time.year;
 8000d76:	003b      	movs	r3, r7
 8000d78:	799b      	ldrb	r3, [r3, #6]
 8000d7a:	60fb      	str	r3, [r7, #12]
	year = year - 22;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	3b16      	subs	r3, #22
 8000d80:	60fb      	str	r3, [r7, #12]
	//return epoch time
	return EPOCH_2022 + (year*365*24*60*60) + (day*24*60*60) + (time.hour*60*60) + (time.minutes*60) + time.seconds;
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	0013      	movs	r3, r2
 8000d86:	025b      	lsls	r3, r3, #9
 8000d88:	189b      	adds	r3, r3, r2
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	189b      	adds	r3, r3, r2
 8000d8e:	00db      	lsls	r3, r3, #3
 8000d90:	189b      	adds	r3, r3, r2
 8000d92:	011a      	lsls	r2, r3, #4
 8000d94:	1ad2      	subs	r2, r2, r3
 8000d96:	01d3      	lsls	r3, r2, #7
 8000d98:	001a      	movs	r2, r3
 8000d9a:	0013      	movs	r3, r2
 8000d9c:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <epochFromTime+0x108>)
 8000d9e:	1899      	adds	r1, r3, r2
 8000da0:	697a      	ldr	r2, [r7, #20]
 8000da2:	0013      	movs	r3, r2
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	189b      	adds	r3, r3, r2
 8000da8:	011a      	lsls	r2, r3, #4
 8000daa:	1ad2      	subs	r2, r2, r3
 8000dac:	0113      	lsls	r3, r2, #4
 8000dae:	1a9b      	subs	r3, r3, r2
 8000db0:	01db      	lsls	r3, r3, #7
 8000db2:	18c9      	adds	r1, r1, r3
 8000db4:	003b      	movs	r3, r7
 8000db6:	789b      	ldrb	r3, [r3, #2]
 8000db8:	001a      	movs	r2, r3
 8000dba:	0013      	movs	r3, r2
 8000dbc:	011b      	lsls	r3, r3, #4
 8000dbe:	1a9b      	subs	r3, r3, r2
 8000dc0:	011a      	lsls	r2, r3, #4
 8000dc2:	1ad2      	subs	r2, r2, r3
 8000dc4:	0113      	lsls	r3, r2, #4
 8000dc6:	001a      	movs	r2, r3
 8000dc8:	0013      	movs	r3, r2
 8000dca:	18ca      	adds	r2, r1, r3
 8000dcc:	003b      	movs	r3, r7
 8000dce:	785b      	ldrb	r3, [r3, #1]
 8000dd0:	0019      	movs	r1, r3
 8000dd2:	000b      	movs	r3, r1
 8000dd4:	011b      	lsls	r3, r3, #4
 8000dd6:	1a5b      	subs	r3, r3, r1
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	18d3      	adds	r3, r2, r3
 8000ddc:	003a      	movs	r2, r7
 8000dde:	7812      	ldrb	r2, [r2, #0]
 8000de0:	189b      	adds	r3, r3, r2
}
 8000de2:	0018      	movs	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b006      	add	sp, #24
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	08004904 	.word	0x08004904
 8000df0:	61cf7d60 	.word	0x61cf7d60

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <Error_Handler+0x8>
	...

08000e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <HAL_MspInit+0x44>)
 8000e08:	699a      	ldr	r2, [r3, #24]
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <HAL_MspInit+0x44>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	619a      	str	r2, [r3, #24]
 8000e12:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <HAL_MspInit+0x44>)
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	2201      	movs	r2, #1
 8000e18:	4013      	ands	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_MspInit+0x44>)
 8000e20:	69da      	ldr	r2, [r3, #28]
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <HAL_MspInit+0x44>)
 8000e24:	2180      	movs	r1, #128	; 0x80
 8000e26:	0549      	lsls	r1, r1, #21
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	61da      	str	r2, [r3, #28]
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <HAL_MspInit+0x44>)
 8000e2e:	69da      	ldr	r2, [r3, #28]
 8000e30:	2380      	movs	r3, #128	; 0x80
 8000e32:	055b      	lsls	r3, r3, #21
 8000e34:	4013      	ands	r3, r2
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	40021000 	.word	0x40021000

08000e48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b08b      	sub	sp, #44	; 0x2c
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	2414      	movs	r4, #20
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	0018      	movs	r0, r3
 8000e56:	2314      	movs	r3, #20
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f003 f89e 	bl	8003f9c <memset>
  if(hi2c->Instance==I2C1)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <HAL_I2C_MspInit+0x90>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d131      	bne.n	8000ece <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000e6c:	695a      	ldr	r2, [r3, #20]
 8000e6e:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	02c9      	lsls	r1, r1, #11
 8000e74:	430a      	orrs	r2, r1
 8000e76:	615a      	str	r2, [r3, #20]
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000e7a:	695a      	ldr	r2, [r3, #20]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	02db      	lsls	r3, r3, #11
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e86:	0021      	movs	r1, r4
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	22c0      	movs	r2, #192	; 0xc0
 8000e8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	2212      	movs	r2, #18
 8000e92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	187b      	adds	r3, r7, r1
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	; (8000ee0 <HAL_I2C_MspInit+0x98>)
 8000eaa:	0019      	movs	r1, r3
 8000eac:	0010      	movs	r0, r2
 8000eae:	f000 fbf3 	bl	8001698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000eb4:	69da      	ldr	r2, [r3, #28]
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000eb8:	2180      	movs	r1, #128	; 0x80
 8000eba:	0389      	lsls	r1, r1, #14
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	61da      	str	r2, [r3, #28]
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_I2C_MspInit+0x94>)
 8000ec2:	69da      	ldr	r2, [r3, #28]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	039b      	lsls	r3, r3, #14
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b00b      	add	sp, #44	; 0x2c
 8000ed4:	bd90      	pop	{r4, r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	40005400 	.word	0x40005400
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	48000400 	.word	0x48000400

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b590      	push	{r4, r7, lr}
 8000ee6:	b08b      	sub	sp, #44	; 0x2c
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	2414      	movs	r4, #20
 8000eee:	193b      	adds	r3, r7, r4
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	2314      	movs	r3, #20
 8000ef4:	001a      	movs	r2, r3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	f003 f850 	bl	8003f9c <memset>
  if(huart->Instance==USART2)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a33      	ldr	r2, [pc, #204]	; (8000fd0 <HAL_UART_MspInit+0xec>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d160      	bne.n	8000fc8 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f06:	4b33      	ldr	r3, [pc, #204]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f08:	69da      	ldr	r2, [r3, #28]
 8000f0a:	4b32      	ldr	r3, [pc, #200]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f0c:	2180      	movs	r1, #128	; 0x80
 8000f0e:	0289      	lsls	r1, r1, #10
 8000f10:	430a      	orrs	r2, r1
 8000f12:	61da      	str	r2, [r3, #28]
 8000f14:	4b2f      	ldr	r3, [pc, #188]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f16:	69da      	ldr	r2, [r3, #28]
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	029b      	lsls	r3, r3, #10
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f24:	695a      	ldr	r2, [r3, #20]
 8000f26:	4b2b      	ldr	r3, [pc, #172]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f28:	2180      	movs	r1, #128	; 0x80
 8000f2a:	0289      	lsls	r1, r1, #10
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	615a      	str	r2, [r3, #20]
 8000f30:	4b28      	ldr	r3, [pc, #160]	; (8000fd4 <HAL_UART_MspInit+0xf0>)
 8000f32:	695a      	ldr	r2, [r3, #20]
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	029b      	lsls	r3, r3, #10
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f3e:	0021      	movs	r1, r4
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	220c      	movs	r2, #12
 8000f44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	187b      	adds	r3, r7, r1
 8000f48:	2202      	movs	r2, #2
 8000f4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	2203      	movs	r2, #3
 8000f56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5e:	187a      	adds	r2, r7, r1
 8000f60:	2390      	movs	r3, #144	; 0x90
 8000f62:	05db      	lsls	r3, r3, #23
 8000f64:	0011      	movs	r1, r2
 8000f66:	0018      	movs	r0, r3
 8000f68:	f000 fb96 	bl	8001698 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f6e:	4a1b      	ldr	r2, [pc, #108]	; (8000fdc <HAL_UART_MspInit+0xf8>)
 8000f70:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f72:	4b19      	ldr	r3, [pc, #100]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f74:	2210      	movs	r2, #16
 8000f76:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f78:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f7e:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f80:	2280      	movs	r2, #128	; 0x80
 8000f82:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f000 f9f6 	bl	8001390 <HAL_DMA_Init>
 8000fa4:	1e03      	subs	r3, r0, #0
 8000fa6:	d001      	beq.n	8000fac <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000fa8:	f7ff ff24 	bl	8000df4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000fb0:	66da      	str	r2, [r3, #108]	; 0x6c
 8000fb2:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <HAL_UART_MspInit+0xf4>)
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2100      	movs	r1, #0
 8000fbc:	201c      	movs	r0, #28
 8000fbe:	f000 f9b5 	bl	800132c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fc2:	201c      	movs	r0, #28
 8000fc4:	f000 f9c7 	bl	8001356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b00b      	add	sp, #44	; 0x2c
 8000fce:	bd90      	pop	{r4, r7, pc}
 8000fd0:	40004400 	.word	0x40004400
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	2000015c 	.word	0x2000015c
 8000fdc:	40020044 	.word	0x40020044

08000fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <NMI_Handler+0x4>

08000fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fea:	e7fe      	b.n	8000fea <HardFault_Handler+0x4>

08000fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ff0:	46c0      	nop			; (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001004:	f000 f8ca 	bl	800119c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001014:	4b03      	ldr	r3, [pc, #12]	; (8001024 <DMA1_Channel4_5_IRQHandler+0x14>)
 8001016:	0018      	movs	r0, r3
 8001018:	f000 fa7f 	bl	800151a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800101c:	46c0      	nop			; (mov r8, r8)
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	2000015c 	.word	0x2000015c

08001028 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <USART2_IRQHandler+0x14>)
 800102e:	0018      	movs	r0, r3
 8001030:	f002 f8ea 	bl	8003208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001034:	46c0      	nop			; (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	200000d8 	.word	0x200000d8

08001040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001048:	4a14      	ldr	r2, [pc, #80]	; (800109c <_sbrk+0x5c>)
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <_sbrk+0x60>)
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <_sbrk+0x64>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <_sbrk+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <_sbrk+0x64>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	18d3      	adds	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	429a      	cmp	r2, r3
 800106e:	d207      	bcs.n	8001080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001070:	f002 ff6a 	bl	8003f48 <__errno>
 8001074:	0003      	movs	r3, r0
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107a:	2301      	movs	r3, #1
 800107c:	425b      	negs	r3, r3
 800107e:	e009      	b.n	8001094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	18d2      	adds	r2, r2, r3
 800108e:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <_sbrk+0x64>)
 8001090:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b006      	add	sp, #24
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20002000 	.word	0x20002000
 80010a0:	00000400 	.word	0x00000400
 80010a4:	200001e8 	.word	0x200001e8
 80010a8:	20000200 	.word	0x20000200

080010ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80010b0:	46c0      	nop			; (mov r8, r8)
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010b8:	480d      	ldr	r0, [pc, #52]	; (80010f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010bc:	480d      	ldr	r0, [pc, #52]	; (80010f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010be:	490e      	ldr	r1, [pc, #56]	; (80010f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010c0:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <LoopForever+0xe>)
  movs r3, #0
 80010c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c4:	e002      	b.n	80010cc <LoopCopyDataInit>

080010c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ca:	3304      	adds	r3, #4

080010cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d0:	d3f9      	bcc.n	80010c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d2:	4a0b      	ldr	r2, [pc, #44]	; (8001100 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d4:	4c0b      	ldr	r4, [pc, #44]	; (8001104 <LoopForever+0x16>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d8:	e001      	b.n	80010de <LoopFillZerobss>

080010da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010dc:	3204      	adds	r2, #4

080010de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e0:	d3fb      	bcc.n	80010da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80010e2:	f7ff ffe3 	bl	80010ac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80010e6:	f002 ff35 	bl	8003f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ea:	f7ff fae3 	bl	80006b4 <main>

080010ee <LoopForever>:

LoopForever:
    b LoopForever
 80010ee:	e7fe      	b.n	80010ee <LoopForever>
  ldr   r0, =_estack
 80010f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80010fc:	08004988 	.word	0x08004988
  ldr r2, =_sbss
 8001100:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001104:	20000200 	.word	0x20000200

08001108 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001108:	e7fe      	b.n	8001108 <ADC1_COMP_IRQHandler>
	...

0800110c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <HAL_Init+0x24>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_Init+0x24>)
 8001116:	2110      	movs	r1, #16
 8001118:	430a      	orrs	r2, r1
 800111a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800111c:	2000      	movs	r0, #0
 800111e:	f000 f809 	bl	8001134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001122:	f7ff fe6d 	bl	8000e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
}
 8001128:	0018      	movs	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	40022000 	.word	0x40022000

08001134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <HAL_InitTick+0x5c>)
 800113e:	681c      	ldr	r4, [r3, #0]
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <HAL_InitTick+0x60>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	0019      	movs	r1, r3
 8001146:	23fa      	movs	r3, #250	; 0xfa
 8001148:	0098      	lsls	r0, r3, #2
 800114a:	f7fe ffe7 	bl	800011c <__udivsi3>
 800114e:	0003      	movs	r3, r0
 8001150:	0019      	movs	r1, r3
 8001152:	0020      	movs	r0, r4
 8001154:	f7fe ffe2 	bl	800011c <__udivsi3>
 8001158:	0003      	movs	r3, r0
 800115a:	0018      	movs	r0, r3
 800115c:	f000 f90b 	bl	8001376 <HAL_SYSTICK_Config>
 8001160:	1e03      	subs	r3, r0, #0
 8001162:	d001      	beq.n	8001168 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e00f      	b.n	8001188 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b03      	cmp	r3, #3
 800116c:	d80b      	bhi.n	8001186 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	2301      	movs	r3, #1
 8001172:	425b      	negs	r3, r3
 8001174:	2200      	movs	r2, #0
 8001176:	0018      	movs	r0, r3
 8001178:	f000 f8d8 	bl	800132c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_InitTick+0x64>)
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001182:	2300      	movs	r3, #0
 8001184:	e000      	b.n	8001188 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	b003      	add	sp, #12
 800118e:	bd90      	pop	{r4, r7, pc}
 8001190:	20000000 	.word	0x20000000
 8001194:	20000008 	.word	0x20000008
 8001198:	20000004 	.word	0x20000004

0800119c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a0:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <HAL_IncTick+0x1c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	001a      	movs	r2, r3
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_IncTick+0x20>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	18d2      	adds	r2, r2, r3
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <HAL_IncTick+0x20>)
 80011ae:	601a      	str	r2, [r3, #0]
}
 80011b0:	46c0      	nop			; (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	20000008 	.word	0x20000008
 80011bc:	200001ec 	.word	0x200001ec

080011c0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  return uwTick;
 80011c4:	4b02      	ldr	r3, [pc, #8]	; (80011d0 <HAL_GetTick+0x10>)
 80011c6:	681b      	ldr	r3, [r3, #0]
}
 80011c8:	0018      	movs	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	200001ec 	.word	0x200001ec

080011d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	0002      	movs	r2, r0
 80011dc:	1dfb      	adds	r3, r7, #7
 80011de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b7f      	cmp	r3, #127	; 0x7f
 80011e6:	d809      	bhi.n	80011fc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	001a      	movs	r2, r3
 80011ee:	231f      	movs	r3, #31
 80011f0:	401a      	ands	r2, r3
 80011f2:	4b04      	ldr	r3, [pc, #16]	; (8001204 <__NVIC_EnableIRQ+0x30>)
 80011f4:	2101      	movs	r1, #1
 80011f6:	4091      	lsls	r1, r2
 80011f8:	000a      	movs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
  }
}
 80011fc:	46c0      	nop			; (mov r8, r8)
 80011fe:	46bd      	mov	sp, r7
 8001200:	b002      	add	sp, #8
 8001202:	bd80      	pop	{r7, pc}
 8001204:	e000e100 	.word	0xe000e100

08001208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	0002      	movs	r2, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	1dfb      	adds	r3, r7, #7
 8001214:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b7f      	cmp	r3, #127	; 0x7f
 800121c:	d828      	bhi.n	8001270 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800121e:	4a2f      	ldr	r2, [pc, #188]	; (80012dc <__NVIC_SetPriority+0xd4>)
 8001220:	1dfb      	adds	r3, r7, #7
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b25b      	sxtb	r3, r3
 8001226:	089b      	lsrs	r3, r3, #2
 8001228:	33c0      	adds	r3, #192	; 0xc0
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	589b      	ldr	r3, [r3, r2]
 800122e:	1dfa      	adds	r2, r7, #7
 8001230:	7812      	ldrb	r2, [r2, #0]
 8001232:	0011      	movs	r1, r2
 8001234:	2203      	movs	r2, #3
 8001236:	400a      	ands	r2, r1
 8001238:	00d2      	lsls	r2, r2, #3
 800123a:	21ff      	movs	r1, #255	; 0xff
 800123c:	4091      	lsls	r1, r2
 800123e:	000a      	movs	r2, r1
 8001240:	43d2      	mvns	r2, r2
 8001242:	401a      	ands	r2, r3
 8001244:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	019b      	lsls	r3, r3, #6
 800124a:	22ff      	movs	r2, #255	; 0xff
 800124c:	401a      	ands	r2, r3
 800124e:	1dfb      	adds	r3, r7, #7
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	0018      	movs	r0, r3
 8001254:	2303      	movs	r3, #3
 8001256:	4003      	ands	r3, r0
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800125c:	481f      	ldr	r0, [pc, #124]	; (80012dc <__NVIC_SetPriority+0xd4>)
 800125e:	1dfb      	adds	r3, r7, #7
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b25b      	sxtb	r3, r3
 8001264:	089b      	lsrs	r3, r3, #2
 8001266:	430a      	orrs	r2, r1
 8001268:	33c0      	adds	r3, #192	; 0xc0
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800126e:	e031      	b.n	80012d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001270:	4a1b      	ldr	r2, [pc, #108]	; (80012e0 <__NVIC_SetPriority+0xd8>)
 8001272:	1dfb      	adds	r3, r7, #7
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	0019      	movs	r1, r3
 8001278:	230f      	movs	r3, #15
 800127a:	400b      	ands	r3, r1
 800127c:	3b08      	subs	r3, #8
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	3306      	adds	r3, #6
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	18d3      	adds	r3, r2, r3
 8001286:	3304      	adds	r3, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	1dfa      	adds	r2, r7, #7
 800128c:	7812      	ldrb	r2, [r2, #0]
 800128e:	0011      	movs	r1, r2
 8001290:	2203      	movs	r2, #3
 8001292:	400a      	ands	r2, r1
 8001294:	00d2      	lsls	r2, r2, #3
 8001296:	21ff      	movs	r1, #255	; 0xff
 8001298:	4091      	lsls	r1, r2
 800129a:	000a      	movs	r2, r1
 800129c:	43d2      	mvns	r2, r2
 800129e:	401a      	ands	r2, r3
 80012a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	019b      	lsls	r3, r3, #6
 80012a6:	22ff      	movs	r2, #255	; 0xff
 80012a8:	401a      	ands	r2, r3
 80012aa:	1dfb      	adds	r3, r7, #7
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	0018      	movs	r0, r3
 80012b0:	2303      	movs	r3, #3
 80012b2:	4003      	ands	r3, r0
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b8:	4809      	ldr	r0, [pc, #36]	; (80012e0 <__NVIC_SetPriority+0xd8>)
 80012ba:	1dfb      	adds	r3, r7, #7
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	001c      	movs	r4, r3
 80012c0:	230f      	movs	r3, #15
 80012c2:	4023      	ands	r3, r4
 80012c4:	3b08      	subs	r3, #8
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	430a      	orrs	r2, r1
 80012ca:	3306      	adds	r3, #6
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	18c3      	adds	r3, r0, r3
 80012d0:	3304      	adds	r3, #4
 80012d2:	601a      	str	r2, [r3, #0]
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b003      	add	sp, #12
 80012da:	bd90      	pop	{r4, r7, pc}
 80012dc:	e000e100 	.word	0xe000e100
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	1e5a      	subs	r2, r3, #1
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	045b      	lsls	r3, r3, #17
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d301      	bcc.n	80012fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f8:	2301      	movs	r3, #1
 80012fa:	e010      	b.n	800131e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <SysTick_Config+0x44>)
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	3a01      	subs	r2, #1
 8001302:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001304:	2301      	movs	r3, #1
 8001306:	425b      	negs	r3, r3
 8001308:	2103      	movs	r1, #3
 800130a:	0018      	movs	r0, r3
 800130c:	f7ff ff7c 	bl	8001208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x44>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x44>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	b002      	add	sp, #8
 8001324:	bd80      	pop	{r7, pc}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	60b9      	str	r1, [r7, #8]
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	210f      	movs	r1, #15
 8001338:	187b      	adds	r3, r7, r1
 800133a:	1c02      	adds	r2, r0, #0
 800133c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	187b      	adds	r3, r7, r1
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b25b      	sxtb	r3, r3
 8001346:	0011      	movs	r1, r2
 8001348:	0018      	movs	r0, r3
 800134a:	f7ff ff5d 	bl	8001208 <__NVIC_SetPriority>
}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	46bd      	mov	sp, r7
 8001352:	b004      	add	sp, #16
 8001354:	bd80      	pop	{r7, pc}

08001356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	0002      	movs	r2, r0
 800135e:	1dfb      	adds	r3, r7, #7
 8001360:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b25b      	sxtb	r3, r3
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff ff33 	bl	80011d4 <__NVIC_EnableIRQ>
}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	46bd      	mov	sp, r7
 8001372:	b002      	add	sp, #8
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	0018      	movs	r0, r3
 8001382:	f7ff ffaf 	bl	80012e4 <SysTick_Config>
 8001386:	0003      	movs	r3, r0
}
 8001388:	0018      	movs	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	b002      	add	sp, #8
 800138e:	bd80      	pop	{r7, pc}

08001390 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e036      	b.n	8001414 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2221      	movs	r2, #33	; 0x21
 80013aa:	2102      	movs	r1, #2
 80013ac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4a18      	ldr	r2, [pc, #96]	; (800141c <HAL_DMA_Init+0x8c>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	695b      	ldr	r3, [r3, #20]
 80013d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	0018      	movs	r0, r3
 80013f8:	f000 f932 	bl	8001660 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2221      	movs	r2, #33	; 0x21
 8001406:	2101      	movs	r1, #1
 8001408:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2220      	movs	r2, #32
 800140e:	2100      	movs	r1, #0
 8001410:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001412:	2300      	movs	r3, #0
}  
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b004      	add	sp, #16
 800141a:	bd80      	pop	{r7, pc}
 800141c:	ffffc00f 	.word	0xffffc00f

08001420 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2221      	movs	r2, #33	; 0x21
 800142c:	5c9b      	ldrb	r3, [r3, r2]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d008      	beq.n	8001446 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2204      	movs	r2, #4
 8001438:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2220      	movs	r2, #32
 800143e:	2100      	movs	r1, #0
 8001440:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e020      	b.n	8001488 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	210e      	movs	r1, #14
 8001452:	438a      	bics	r2, r1
 8001454:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2101      	movs	r1, #1
 8001462:	438a      	bics	r2, r1
 8001464:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800146e:	2101      	movs	r1, #1
 8001470:	4091      	lsls	r1, r2
 8001472:	000a      	movs	r2, r1
 8001474:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2221      	movs	r2, #33	; 0x21
 800147a:	2101      	movs	r1, #1
 800147c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2220      	movs	r2, #32
 8001482:	2100      	movs	r1, #0
 8001484:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	0018      	movs	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	b002      	add	sp, #8
 800148e:	bd80      	pop	{r7, pc}

08001490 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001498:	210f      	movs	r1, #15
 800149a:	187b      	adds	r3, r7, r1
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2221      	movs	r2, #33	; 0x21
 80014a4:	5c9b      	ldrb	r3, [r3, r2]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d006      	beq.n	80014ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2204      	movs	r2, #4
 80014b0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80014b2:	187b      	adds	r3, r7, r1
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
 80014b8:	e028      	b.n	800150c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	210e      	movs	r1, #14
 80014c6:	438a      	bics	r2, r1
 80014c8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2101      	movs	r1, #1
 80014d6:	438a      	bics	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014e2:	2101      	movs	r1, #1
 80014e4:	4091      	lsls	r1, r2
 80014e6:	000a      	movs	r2, r1
 80014e8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2221      	movs	r2, #33	; 0x21
 80014ee:	2101      	movs	r1, #1
 80014f0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2220      	movs	r2, #32
 80014f6:	2100      	movs	r1, #0
 80014f8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d004      	beq.n	800150c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	0010      	movs	r0, r2
 800150a:	4798      	blx	r3
    } 
  }
  return status;
 800150c:	230f      	movs	r3, #15
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b004      	add	sp, #16
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	2204      	movs	r2, #4
 8001538:	409a      	lsls	r2, r3
 800153a:	0013      	movs	r3, r2
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	4013      	ands	r3, r2
 8001540:	d024      	beq.n	800158c <HAL_DMA_IRQHandler+0x72>
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	2204      	movs	r2, #4
 8001546:	4013      	ands	r3, r2
 8001548:	d020      	beq.n	800158c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2220      	movs	r2, #32
 8001552:	4013      	ands	r3, r2
 8001554:	d107      	bne.n	8001566 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2104      	movs	r1, #4
 8001562:	438a      	bics	r2, r1
 8001564:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800156e:	2104      	movs	r1, #4
 8001570:	4091      	lsls	r1, r2
 8001572:	000a      	movs	r2, r1
 8001574:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800157a:	2b00      	cmp	r3, #0
 800157c:	d100      	bne.n	8001580 <HAL_DMA_IRQHandler+0x66>
 800157e:	e06a      	b.n	8001656 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	0010      	movs	r0, r2
 8001588:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800158a:	e064      	b.n	8001656 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001590:	2202      	movs	r2, #2
 8001592:	409a      	lsls	r2, r3
 8001594:	0013      	movs	r3, r2
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	4013      	ands	r3, r2
 800159a:	d02b      	beq.n	80015f4 <HAL_DMA_IRQHandler+0xda>
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	2202      	movs	r2, #2
 80015a0:	4013      	ands	r3, r2
 80015a2:	d027      	beq.n	80015f4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2220      	movs	r2, #32
 80015ac:	4013      	ands	r3, r2
 80015ae:	d10b      	bne.n	80015c8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	210a      	movs	r1, #10
 80015bc:	438a      	bics	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2221      	movs	r2, #33	; 0x21
 80015c4:	2101      	movs	r1, #1
 80015c6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d0:	2102      	movs	r1, #2
 80015d2:	4091      	lsls	r1, r2
 80015d4:	000a      	movs	r2, r1
 80015d6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2220      	movs	r2, #32
 80015dc:	2100      	movs	r1, #0
 80015de:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d036      	beq.n	8001656 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	0010      	movs	r0, r2
 80015f0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80015f2:	e030      	b.n	8001656 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f8:	2208      	movs	r2, #8
 80015fa:	409a      	lsls	r2, r3
 80015fc:	0013      	movs	r3, r2
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	4013      	ands	r3, r2
 8001602:	d028      	beq.n	8001656 <HAL_DMA_IRQHandler+0x13c>
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2208      	movs	r2, #8
 8001608:	4013      	ands	r3, r2
 800160a:	d024      	beq.n	8001656 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	210e      	movs	r1, #14
 8001618:	438a      	bics	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001624:	2101      	movs	r1, #1
 8001626:	4091      	lsls	r1, r2
 8001628:	000a      	movs	r2, r1
 800162a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2221      	movs	r2, #33	; 0x21
 8001636:	2101      	movs	r1, #1
 8001638:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2220      	movs	r2, #32
 800163e:	2100      	movs	r1, #0
 8001640:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	2b00      	cmp	r3, #0
 8001648:	d005      	beq.n	8001656 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	0010      	movs	r0, r2
 8001652:	4798      	blx	r3
    }
   }
}  
 8001654:	e7ff      	b.n	8001656 <HAL_DMA_IRQHandler+0x13c>
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b004      	add	sp, #16
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a08      	ldr	r2, [pc, #32]	; (8001690 <DMA_CalcBaseAndBitshift+0x30>)
 800166e:	4694      	mov	ip, r2
 8001670:	4463      	add	r3, ip
 8001672:	2114      	movs	r1, #20
 8001674:	0018      	movs	r0, r3
 8001676:	f7fe fd51 	bl	800011c <__udivsi3>
 800167a:	0003      	movs	r3, r0
 800167c:	009a      	lsls	r2, r3, #2
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a03      	ldr	r2, [pc, #12]	; (8001694 <DMA_CalcBaseAndBitshift+0x34>)
 8001686:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	b002      	add	sp, #8
 800168e:	bd80      	pop	{r7, pc}
 8001690:	bffdfff8 	.word	0xbffdfff8
 8001694:	40020000 	.word	0x40020000

08001698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a6:	e14f      	b.n	8001948 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2101      	movs	r1, #1
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	4091      	lsls	r1, r2
 80016b2:	000a      	movs	r2, r1
 80016b4:	4013      	ands	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d100      	bne.n	80016c0 <HAL_GPIO_Init+0x28>
 80016be:	e140      	b.n	8001942 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2203      	movs	r2, #3
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d005      	beq.n	80016d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	2203      	movs	r2, #3
 80016d2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d130      	bne.n	800173a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	409a      	lsls	r2, r3
 80016e6:	0013      	movs	r3, r2
 80016e8:	43da      	mvns	r2, r3
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	409a      	lsls	r2, r3
 80016fa:	0013      	movs	r3, r2
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800170e:	2201      	movs	r2, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
 8001714:	0013      	movs	r3, r2
 8001716:	43da      	mvns	r2, r3
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	4013      	ands	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	2201      	movs	r2, #1
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
 800172c:	0013      	movs	r3, r2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2203      	movs	r2, #3
 8001740:	4013      	ands	r3, r2
 8001742:	2b03      	cmp	r3, #3
 8001744:	d017      	beq.n	8001776 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	2203      	movs	r2, #3
 8001752:	409a      	lsls	r2, r3
 8001754:	0013      	movs	r3, r2
 8001756:	43da      	mvns	r2, r3
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	4013      	ands	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	409a      	lsls	r2, r3
 8001768:	0013      	movs	r3, r2
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	4313      	orrs	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2203      	movs	r2, #3
 800177c:	4013      	ands	r3, r2
 800177e:	2b02      	cmp	r3, #2
 8001780:	d123      	bne.n	80017ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	08da      	lsrs	r2, r3, #3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	3208      	adds	r2, #8
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	58d3      	ldr	r3, [r2, r3]
 800178e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2207      	movs	r2, #7
 8001794:	4013      	ands	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	220f      	movs	r2, #15
 800179a:	409a      	lsls	r2, r3
 800179c:	0013      	movs	r3, r2
 800179e:	43da      	mvns	r2, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	691a      	ldr	r2, [r3, #16]
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2107      	movs	r1, #7
 80017ae:	400b      	ands	r3, r1
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	409a      	lsls	r2, r3
 80017b4:	0013      	movs	r3, r2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	08da      	lsrs	r2, r3, #3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3208      	adds	r2, #8
 80017c4:	0092      	lsls	r2, r2, #2
 80017c6:	6939      	ldr	r1, [r7, #16]
 80017c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	409a      	lsls	r2, r3
 80017d8:	0013      	movs	r3, r2
 80017da:	43da      	mvns	r2, r3
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	4013      	ands	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2203      	movs	r2, #3
 80017e8:	401a      	ands	r2, r3
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	409a      	lsls	r2, r3
 80017f0:	0013      	movs	r3, r2
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	23c0      	movs	r3, #192	; 0xc0
 8001804:	029b      	lsls	r3, r3, #10
 8001806:	4013      	ands	r3, r2
 8001808:	d100      	bne.n	800180c <HAL_GPIO_Init+0x174>
 800180a:	e09a      	b.n	8001942 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180c:	4b54      	ldr	r3, [pc, #336]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 800180e:	699a      	ldr	r2, [r3, #24]
 8001810:	4b53      	ldr	r3, [pc, #332]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 8001812:	2101      	movs	r1, #1
 8001814:	430a      	orrs	r2, r1
 8001816:	619a      	str	r2, [r3, #24]
 8001818:	4b51      	ldr	r3, [pc, #324]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	2201      	movs	r2, #1
 800181e:	4013      	ands	r3, r2
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001824:	4a4f      	ldr	r2, [pc, #316]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	3302      	adds	r3, #2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	589b      	ldr	r3, [r3, r2]
 8001830:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2203      	movs	r2, #3
 8001836:	4013      	ands	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	220f      	movs	r2, #15
 800183c:	409a      	lsls	r2, r3
 800183e:	0013      	movs	r3, r2
 8001840:	43da      	mvns	r2, r3
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4013      	ands	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	2390      	movs	r3, #144	; 0x90
 800184c:	05db      	lsls	r3, r3, #23
 800184e:	429a      	cmp	r2, r3
 8001850:	d013      	beq.n	800187a <HAL_GPIO_Init+0x1e2>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a44      	ldr	r2, [pc, #272]	; (8001968 <HAL_GPIO_Init+0x2d0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d00d      	beq.n	8001876 <HAL_GPIO_Init+0x1de>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a43      	ldr	r2, [pc, #268]	; (800196c <HAL_GPIO_Init+0x2d4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d007      	beq.n	8001872 <HAL_GPIO_Init+0x1da>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a42      	ldr	r2, [pc, #264]	; (8001970 <HAL_GPIO_Init+0x2d8>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d101      	bne.n	800186e <HAL_GPIO_Init+0x1d6>
 800186a:	2303      	movs	r3, #3
 800186c:	e006      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 800186e:	2305      	movs	r3, #5
 8001870:	e004      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 8001872:	2302      	movs	r3, #2
 8001874:	e002      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 8001876:	2301      	movs	r3, #1
 8001878:	e000      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 800187a:	2300      	movs	r3, #0
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	2103      	movs	r1, #3
 8001880:	400a      	ands	r2, r1
 8001882:	0092      	lsls	r2, r2, #2
 8001884:	4093      	lsls	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800188c:	4935      	ldr	r1, [pc, #212]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	089b      	lsrs	r3, r3, #2
 8001892:	3302      	adds	r3, #2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800189a:	4b36      	ldr	r3, [pc, #216]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	43da      	mvns	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	025b      	lsls	r3, r3, #9
 80018b2:	4013      	ands	r3, r2
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018be:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80018c4:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	43da      	mvns	r2, r3
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	029b      	lsls	r3, r3, #10
 80018dc:	4013      	ands	r3, r2
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018e8:	4b22      	ldr	r3, [pc, #136]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ee:	4b21      	ldr	r3, [pc, #132]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	43da      	mvns	r2, r3
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4013      	ands	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	2380      	movs	r3, #128	; 0x80
 8001904:	035b      	lsls	r3, r3, #13
 8001906:	4013      	ands	r3, r2
 8001908:	d003      	beq.n	8001912 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001912:	4b18      	ldr	r3, [pc, #96]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	43da      	mvns	r2, r3
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	039b      	lsls	r3, r3, #14
 8001930:	4013      	ands	r3, r2
 8001932:	d003      	beq.n	800193c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800193c:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	3301      	adds	r3, #1
 8001946:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	40da      	lsrs	r2, r3
 8001950:	1e13      	subs	r3, r2, #0
 8001952:	d000      	beq.n	8001956 <HAL_GPIO_Init+0x2be>
 8001954:	e6a8      	b.n	80016a8 <HAL_GPIO_Init+0x10>
  } 
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46c0      	nop			; (mov r8, r8)
 800195a:	46bd      	mov	sp, r7
 800195c:	b006      	add	sp, #24
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	48000400 	.word	0x48000400
 800196c:	48000800 	.word	0x48000800
 8001970:	48000c00 	.word	0x48000c00
 8001974:	40010400 	.word	0x40010400

08001978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	0008      	movs	r0, r1
 8001982:	0011      	movs	r1, r2
 8001984:	1cbb      	adds	r3, r7, #2
 8001986:	1c02      	adds	r2, r0, #0
 8001988:	801a      	strh	r2, [r3, #0]
 800198a:	1c7b      	adds	r3, r7, #1
 800198c:	1c0a      	adds	r2, r1, #0
 800198e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001990:	1c7b      	adds	r3, r7, #1
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d004      	beq.n	80019a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001998:	1cbb      	adds	r3, r7, #2
 800199a:	881a      	ldrh	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019a0:	e003      	b.n	80019aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019a2:	1cbb      	adds	r3, r7, #2
 80019a4:	881a      	ldrh	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019aa:	46c0      	nop			; (mov r8, r8)
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}
	...

080019b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e082      	b.n	8001acc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2241      	movs	r2, #65	; 0x41
 80019ca:	5c9b      	ldrb	r3, [r3, r2]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d107      	bne.n	80019e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2240      	movs	r2, #64	; 0x40
 80019d6:	2100      	movs	r1, #0
 80019d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	0018      	movs	r0, r3
 80019de:	f7ff fa33 	bl	8000e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2241      	movs	r2, #65	; 0x41
 80019e6:	2124      	movs	r1, #36	; 0x24
 80019e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2101      	movs	r1, #1
 80019f6:	438a      	bics	r2, r1
 80019f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4934      	ldr	r1, [pc, #208]	; (8001ad4 <HAL_I2C_Init+0x120>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4931      	ldr	r1, [pc, #196]	; (8001ad8 <HAL_I2C_Init+0x124>)
 8001a14:	400a      	ands	r2, r1
 8001a16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d108      	bne.n	8001a32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0209      	lsls	r1, r1, #8
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	e007      	b.n	8001a42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2184      	movs	r1, #132	; 0x84
 8001a3c:	0209      	lsls	r1, r1, #8
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d104      	bne.n	8001a54 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2280      	movs	r2, #128	; 0x80
 8001a50:	0112      	lsls	r2, r2, #4
 8001a52:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	491f      	ldr	r1, [pc, #124]	; (8001adc <HAL_I2C_Init+0x128>)
 8001a60:	430a      	orrs	r2, r1
 8001a62:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	491a      	ldr	r1, [pc, #104]	; (8001ad8 <HAL_I2C_Init+0x124>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	695b      	ldr	r3, [r3, #20]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69d9      	ldr	r1, [r3, #28]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1a      	ldr	r2, [r3, #32]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2241      	movs	r2, #65	; 0x41
 8001ab8:	2120      	movs	r1, #32
 8001aba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2242      	movs	r2, #66	; 0x42
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	0018      	movs	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b002      	add	sp, #8
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	f0ffffff 	.word	0xf0ffffff
 8001ad8:	ffff7fff 	.word	0xffff7fff
 8001adc:	02008000 	.word	0x02008000

08001ae0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ae0:	b590      	push	{r4, r7, lr}
 8001ae2:	b089      	sub	sp, #36	; 0x24
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	000c      	movs	r4, r1
 8001aea:	0010      	movs	r0, r2
 8001aec:	0019      	movs	r1, r3
 8001aee:	230a      	movs	r3, #10
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	1c22      	adds	r2, r4, #0
 8001af4:	801a      	strh	r2, [r3, #0]
 8001af6:	2308      	movs	r3, #8
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	1c02      	adds	r2, r0, #0
 8001afc:	801a      	strh	r2, [r3, #0]
 8001afe:	1dbb      	adds	r3, r7, #6
 8001b00:	1c0a      	adds	r2, r1, #0
 8001b02:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2241      	movs	r2, #65	; 0x41
 8001b08:	5c9b      	ldrb	r3, [r3, r2]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b20      	cmp	r3, #32
 8001b0e:	d000      	beq.n	8001b12 <HAL_I2C_Mem_Write+0x32>
 8001b10:	e10c      	b.n	8001d2c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d004      	beq.n	8001b22 <HAL_I2C_Mem_Write+0x42>
 8001b18:	232c      	movs	r3, #44	; 0x2c
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d105      	bne.n	8001b2e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2280      	movs	r2, #128	; 0x80
 8001b26:	0092      	lsls	r2, r2, #2
 8001b28:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e0ff      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2240      	movs	r2, #64	; 0x40
 8001b32:	5c9b      	ldrb	r3, [r3, r2]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_I2C_Mem_Write+0x5c>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e0f8      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2240      	movs	r2, #64	; 0x40
 8001b40:	2101      	movs	r1, #1
 8001b42:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b44:	f7ff fb3c 	bl	80011c0 <HAL_GetTick>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	0219      	lsls	r1, r3, #8
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2319      	movs	r3, #25
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f000 fb0b 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001b5e:	1e03      	subs	r3, r0, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e0e3      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2241      	movs	r2, #65	; 0x41
 8001b6a:	2121      	movs	r1, #33	; 0x21
 8001b6c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2242      	movs	r2, #66	; 0x42
 8001b72:	2140      	movs	r1, #64	; 0x40
 8001b74:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	222c      	movs	r2, #44	; 0x2c
 8001b86:	18ba      	adds	r2, r7, r2
 8001b88:	8812      	ldrh	r2, [r2, #0]
 8001b8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b92:	1dbb      	adds	r3, r7, #6
 8001b94:	881c      	ldrh	r4, [r3, #0]
 8001b96:	2308      	movs	r3, #8
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	881a      	ldrh	r2, [r3, #0]
 8001b9c:	230a      	movs	r3, #10
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	8819      	ldrh	r1, [r3, #0]
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	0023      	movs	r3, r4
 8001bae:	f000 f9f9 	bl	8001fa4 <I2C_RequestMemoryWrite>
 8001bb2:	1e03      	subs	r3, r0, #0
 8001bb4:	d005      	beq.n	8001bc2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2240      	movs	r2, #64	; 0x40
 8001bba:	2100      	movs	r1, #0
 8001bbc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0b5      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	2bff      	cmp	r3, #255	; 0xff
 8001bca:	d911      	bls.n	8001bf0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	22ff      	movs	r2, #255	; 0xff
 8001bd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	045c      	lsls	r4, r3, #17
 8001bdc:	230a      	movs	r3, #10
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	8819      	ldrh	r1, [r3, #0]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	2300      	movs	r3, #0
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	0023      	movs	r3, r4
 8001bea:	f000 fbf7 	bl	80023dc <I2C_TransferConfig>
 8001bee:	e012      	b.n	8001c16 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	049c      	lsls	r4, r3, #18
 8001c04:	230a      	movs	r3, #10
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	8819      	ldrh	r1, [r3, #0]
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	0023      	movs	r3, r4
 8001c12:	f000 fbe3 	bl	80023dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f000 fae8 	bl	80021f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c22:	1e03      	subs	r3, r0, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e081      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2e:	781a      	ldrb	r2, [r3, #0]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	3b01      	subs	r3, #1
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c52:	3b01      	subs	r3, #1
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d03a      	beq.n	8001cda <HAL_I2C_Mem_Write+0x1fa>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d136      	bne.n	8001cda <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	0013      	movs	r3, r2
 8001c76:	2200      	movs	r2, #0
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	f000 fa7b 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001c7e:	1e03      	subs	r3, r0, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e053      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	2bff      	cmp	r3, #255	; 0xff
 8001c8e:	d911      	bls.n	8001cb4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	22ff      	movs	r2, #255	; 0xff
 8001c94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	045c      	lsls	r4, r3, #17
 8001ca0:	230a      	movs	r3, #10
 8001ca2:	18fb      	adds	r3, r7, r3
 8001ca4:	8819      	ldrh	r1, [r3, #0]
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	0023      	movs	r3, r4
 8001cae:	f000 fb95 	bl	80023dc <I2C_TransferConfig>
 8001cb2:	e012      	b.n	8001cda <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	049c      	lsls	r4, r3, #18
 8001cc8:	230a      	movs	r3, #10
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	8819      	ldrh	r1, [r3, #0]
 8001cce:	68f8      	ldr	r0, [r7, #12]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	0023      	movs	r3, r4
 8001cd6:	f000 fb81 	bl	80023dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d198      	bne.n	8001c16 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	0018      	movs	r0, r3
 8001cec:	f000 fac0 	bl	8002270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cf0:	1e03      	subs	r3, r0, #0
 8001cf2:	d001      	beq.n	8001cf8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e01a      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2220      	movs	r2, #32
 8001cfe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	490b      	ldr	r1, [pc, #44]	; (8001d38 <HAL_I2C_Mem_Write+0x258>)
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2241      	movs	r2, #65	; 0x41
 8001d14:	2120      	movs	r1, #32
 8001d16:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2242      	movs	r2, #66	; 0x42
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2240      	movs	r2, #64	; 0x40
 8001d24:	2100      	movs	r1, #0
 8001d26:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e000      	b.n	8001d2e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001d2c:	2302      	movs	r3, #2
  }
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b007      	add	sp, #28
 8001d34:	bd90      	pop	{r4, r7, pc}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	fe00e800 	.word	0xfe00e800

08001d3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d3c:	b590      	push	{r4, r7, lr}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	000c      	movs	r4, r1
 8001d46:	0010      	movs	r0, r2
 8001d48:	0019      	movs	r1, r3
 8001d4a:	230a      	movs	r3, #10
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	1c22      	adds	r2, r4, #0
 8001d50:	801a      	strh	r2, [r3, #0]
 8001d52:	2308      	movs	r3, #8
 8001d54:	18fb      	adds	r3, r7, r3
 8001d56:	1c02      	adds	r2, r0, #0
 8001d58:	801a      	strh	r2, [r3, #0]
 8001d5a:	1dbb      	adds	r3, r7, #6
 8001d5c:	1c0a      	adds	r2, r1, #0
 8001d5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2241      	movs	r2, #65	; 0x41
 8001d64:	5c9b      	ldrb	r3, [r3, r2]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b20      	cmp	r3, #32
 8001d6a:	d000      	beq.n	8001d6e <HAL_I2C_Mem_Read+0x32>
 8001d6c:	e110      	b.n	8001f90 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d004      	beq.n	8001d7e <HAL_I2C_Mem_Read+0x42>
 8001d74:	232c      	movs	r3, #44	; 0x2c
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d105      	bne.n	8001d8a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2280      	movs	r2, #128	; 0x80
 8001d82:	0092      	lsls	r2, r2, #2
 8001d84:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e103      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2240      	movs	r2, #64	; 0x40
 8001d8e:	5c9b      	ldrb	r3, [r3, r2]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d101      	bne.n	8001d98 <HAL_I2C_Mem_Read+0x5c>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e0fc      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2240      	movs	r2, #64	; 0x40
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001da0:	f7ff fa0e 	bl	80011c0 <HAL_GetTick>
 8001da4:	0003      	movs	r3, r0
 8001da6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	0219      	lsls	r1, r3, #8
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2319      	movs	r3, #25
 8001db4:	2201      	movs	r2, #1
 8001db6:	f000 f9dd 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001dba:	1e03      	subs	r3, r0, #0
 8001dbc:	d001      	beq.n	8001dc2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e0e7      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2241      	movs	r2, #65	; 0x41
 8001dc6:	2122      	movs	r1, #34	; 0x22
 8001dc8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2242      	movs	r2, #66	; 0x42
 8001dce:	2140      	movs	r1, #64	; 0x40
 8001dd0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ddc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	222c      	movs	r2, #44	; 0x2c
 8001de2:	18ba      	adds	r2, r7, r2
 8001de4:	8812      	ldrh	r2, [r2, #0]
 8001de6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001dee:	1dbb      	adds	r3, r7, #6
 8001df0:	881c      	ldrh	r4, [r3, #0]
 8001df2:	2308      	movs	r3, #8
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	881a      	ldrh	r2, [r3, #0]
 8001df8:	230a      	movs	r3, #10
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	8819      	ldrh	r1, [r3, #0]
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	9301      	str	r3, [sp, #4]
 8001e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	0023      	movs	r3, r4
 8001e0a:	f000 f92f 	bl	800206c <I2C_RequestMemoryRead>
 8001e0e:	1e03      	subs	r3, r0, #0
 8001e10:	d005      	beq.n	8001e1e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2240      	movs	r2, #64	; 0x40
 8001e16:	2100      	movs	r1, #0
 8001e18:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e0b9      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2bff      	cmp	r3, #255	; 0xff
 8001e26:	d911      	bls.n	8001e4c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	22ff      	movs	r2, #255	; 0xff
 8001e2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	045c      	lsls	r4, r3, #17
 8001e38:	230a      	movs	r3, #10
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	8819      	ldrh	r1, [r3, #0]
 8001e3e:	68f8      	ldr	r0, [r7, #12]
 8001e40:	4b56      	ldr	r3, [pc, #344]	; (8001f9c <HAL_I2C_Mem_Read+0x260>)
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	0023      	movs	r3, r4
 8001e46:	f000 fac9 	bl	80023dc <I2C_TransferConfig>
 8001e4a:	e012      	b.n	8001e72 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	2380      	movs	r3, #128	; 0x80
 8001e5e:	049c      	lsls	r4, r3, #18
 8001e60:	230a      	movs	r3, #10
 8001e62:	18fb      	adds	r3, r7, r3
 8001e64:	8819      	ldrh	r1, [r3, #0]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	4b4c      	ldr	r3, [pc, #304]	; (8001f9c <HAL_I2C_Mem_Read+0x260>)
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	0023      	movs	r3, r4
 8001e6e:	f000 fab5 	bl	80023dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	0013      	movs	r3, r2
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2104      	movs	r1, #4
 8001e80:	f000 f978 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001e84:	1e03      	subs	r3, r0, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e082      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9e:	1c5a      	adds	r2, r3, #1
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d03a      	beq.n	8001f3e <HAL_I2C_Mem_Read+0x202>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d136      	bne.n	8001f3e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	0013      	movs	r3, r2
 8001eda:	2200      	movs	r2, #0
 8001edc:	2180      	movs	r1, #128	; 0x80
 8001ede:	f000 f949 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001ee2:	1e03      	subs	r3, r0, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e053      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	2bff      	cmp	r3, #255	; 0xff
 8001ef2:	d911      	bls.n	8001f18 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	22ff      	movs	r2, #255	; 0xff
 8001ef8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efe:	b2da      	uxtb	r2, r3
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	045c      	lsls	r4, r3, #17
 8001f04:	230a      	movs	r3, #10
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	8819      	ldrh	r1, [r3, #0]
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	0023      	movs	r3, r4
 8001f12:	f000 fa63 	bl	80023dc <I2C_TransferConfig>
 8001f16:	e012      	b.n	8001f3e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	049c      	lsls	r4, r3, #18
 8001f2c:	230a      	movs	r3, #10
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	8819      	ldrh	r1, [r3, #0]
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	2300      	movs	r3, #0
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	0023      	movs	r3, r4
 8001f3a:	f000 fa4f 	bl	80023dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d194      	bne.n	8001e72 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f000 f98e 	bl	8002270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f54:	1e03      	subs	r3, r0, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e01a      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2220      	movs	r2, #32
 8001f62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	490c      	ldr	r1, [pc, #48]	; (8001fa0 <HAL_I2C_Mem_Read+0x264>)
 8001f70:	400a      	ands	r2, r1
 8001f72:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2241      	movs	r2, #65	; 0x41
 8001f78:	2120      	movs	r1, #32
 8001f7a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2242      	movs	r2, #66	; 0x42
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2240      	movs	r2, #64	; 0x40
 8001f88:	2100      	movs	r1, #0
 8001f8a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e000      	b.n	8001f92 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001f90:	2302      	movs	r3, #2
  }
}
 8001f92:	0018      	movs	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b007      	add	sp, #28
 8001f98:	bd90      	pop	{r4, r7, pc}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	80002400 	.word	0x80002400
 8001fa0:	fe00e800 	.word	0xfe00e800

08001fa4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001fa4:	b5b0      	push	{r4, r5, r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	000c      	movs	r4, r1
 8001fae:	0010      	movs	r0, r2
 8001fb0:	0019      	movs	r1, r3
 8001fb2:	250a      	movs	r5, #10
 8001fb4:	197b      	adds	r3, r7, r5
 8001fb6:	1c22      	adds	r2, r4, #0
 8001fb8:	801a      	strh	r2, [r3, #0]
 8001fba:	2308      	movs	r3, #8
 8001fbc:	18fb      	adds	r3, r7, r3
 8001fbe:	1c02      	adds	r2, r0, #0
 8001fc0:	801a      	strh	r2, [r3, #0]
 8001fc2:	1dbb      	adds	r3, r7, #6
 8001fc4:	1c0a      	adds	r2, r1, #0
 8001fc6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001fc8:	1dbb      	adds	r3, r7, #6
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	045c      	lsls	r4, r3, #17
 8001fd2:	197b      	adds	r3, r7, r5
 8001fd4:	8819      	ldrh	r1, [r3, #0]
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	4b23      	ldr	r3, [pc, #140]	; (8002068 <I2C_RequestMemoryWrite+0xc4>)
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	0023      	movs	r3, r4
 8001fde:	f000 f9fd 	bl	80023dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fe4:	6a39      	ldr	r1, [r7, #32]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f000 f902 	bl	80021f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fee:	1e03      	subs	r3, r0, #0
 8001ff0:	d001      	beq.n	8001ff6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e033      	b.n	800205e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ff6:	1dbb      	adds	r3, r7, #6
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d107      	bne.n	800200e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ffe:	2308      	movs	r3, #8
 8002000:	18fb      	adds	r3, r7, r3
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
 800200c:	e019      	b.n	8002042 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800200e:	2308      	movs	r3, #8
 8002010:	18fb      	adds	r3, r7, r3
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	b29b      	uxth	r3, r3
 8002018:	b2da      	uxtb	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002022:	6a39      	ldr	r1, [r7, #32]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	0018      	movs	r0, r3
 8002028:	f000 f8e3 	bl	80021f2 <I2C_WaitOnTXISFlagUntilTimeout>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d001      	beq.n	8002034 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e014      	b.n	800205e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002034:	2308      	movs	r3, #8
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002042:	6a3a      	ldr	r2, [r7, #32]
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	0013      	movs	r3, r2
 800204c:	2200      	movs	r2, #0
 800204e:	2180      	movs	r1, #128	; 0x80
 8002050:	f000 f890 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8002054:	1e03      	subs	r3, r0, #0
 8002056:	d001      	beq.n	800205c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e000      	b.n	800205e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	0018      	movs	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	b004      	add	sp, #16
 8002064:	bdb0      	pop	{r4, r5, r7, pc}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	80002000 	.word	0x80002000

0800206c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800206c:	b5b0      	push	{r4, r5, r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af02      	add	r7, sp, #8
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	000c      	movs	r4, r1
 8002076:	0010      	movs	r0, r2
 8002078:	0019      	movs	r1, r3
 800207a:	250a      	movs	r5, #10
 800207c:	197b      	adds	r3, r7, r5
 800207e:	1c22      	adds	r2, r4, #0
 8002080:	801a      	strh	r2, [r3, #0]
 8002082:	2308      	movs	r3, #8
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	1c02      	adds	r2, r0, #0
 8002088:	801a      	strh	r2, [r3, #0]
 800208a:	1dbb      	adds	r3, r7, #6
 800208c:	1c0a      	adds	r2, r1, #0
 800208e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002090:	1dbb      	adds	r3, r7, #6
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	197b      	adds	r3, r7, r5
 8002098:	8819      	ldrh	r1, [r3, #0]
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	4b23      	ldr	r3, [pc, #140]	; (800212c <I2C_RequestMemoryRead+0xc0>)
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	2300      	movs	r3, #0
 80020a2:	f000 f99b 	bl	80023dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020a8:	6a39      	ldr	r1, [r7, #32]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f000 f8a0 	bl	80021f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80020b2:	1e03      	subs	r3, r0, #0
 80020b4:	d001      	beq.n	80020ba <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e033      	b.n	8002122 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80020ba:	1dbb      	adds	r3, r7, #6
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d107      	bne.n	80020d2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020c2:	2308      	movs	r3, #8
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	629a      	str	r2, [r3, #40]	; 0x28
 80020d0:	e019      	b.n	8002106 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80020d2:	2308      	movs	r3, #8
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	b29b      	uxth	r3, r3
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020e6:	6a39      	ldr	r1, [r7, #32]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 f881 	bl	80021f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d001      	beq.n	80020f8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e014      	b.n	8002122 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020f8:	2308      	movs	r3, #8
 80020fa:	18fb      	adds	r3, r7, r3
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002106:	6a3a      	ldr	r2, [r7, #32]
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	0013      	movs	r3, r2
 8002110:	2200      	movs	r2, #0
 8002112:	2140      	movs	r1, #64	; 0x40
 8002114:	f000 f82e 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8002118:	1e03      	subs	r3, r0, #0
 800211a:	d001      	beq.n	8002120 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b004      	add	sp, #16
 8002128:	bdb0      	pop	{r4, r5, r7, pc}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	80002000 	.word	0x80002000

08002130 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2202      	movs	r2, #2
 8002140:	4013      	ands	r3, r2
 8002142:	2b02      	cmp	r3, #2
 8002144:	d103      	bne.n	800214e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2200      	movs	r2, #0
 800214c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2201      	movs	r2, #1
 8002156:	4013      	ands	r3, r2
 8002158:	2b01      	cmp	r3, #1
 800215a:	d007      	beq.n	800216c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	699a      	ldr	r2, [r3, #24]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2101      	movs	r1, #1
 8002168:	430a      	orrs	r2, r1
 800216a:	619a      	str	r2, [r3, #24]
  }
}
 800216c:	46c0      	nop			; (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	b002      	add	sp, #8
 8002172:	bd80      	pop	{r7, pc}

08002174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	1dfb      	adds	r3, r7, #7
 8002182:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002184:	e021      	b.n	80021ca <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	3301      	adds	r3, #1
 800218a:	d01e      	beq.n	80021ca <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800218c:	f7ff f818 	bl	80011c0 <HAL_GetTick>
 8002190:	0002      	movs	r2, r0
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	429a      	cmp	r2, r3
 800219a:	d302      	bcc.n	80021a2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d113      	bne.n	80021ca <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	2220      	movs	r2, #32
 80021a8:	431a      	orrs	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2241      	movs	r2, #65	; 0x41
 80021b2:	2120      	movs	r1, #32
 80021b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2242      	movs	r2, #66	; 0x42
 80021ba:	2100      	movs	r1, #0
 80021bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2240      	movs	r2, #64	; 0x40
 80021c2:	2100      	movs	r1, #0
 80021c4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e00f      	b.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	68ba      	ldr	r2, [r7, #8]
 80021d2:	4013      	ands	r3, r2
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	425a      	negs	r2, r3
 80021da:	4153      	adcs	r3, r2
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	001a      	movs	r2, r3
 80021e0:	1dfb      	adds	r3, r7, #7
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d0ce      	beq.n	8002186 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	0018      	movs	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b004      	add	sp, #16
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b084      	sub	sp, #16
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021fe:	e02b      	b.n	8002258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	68b9      	ldr	r1, [r7, #8]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 f86e 	bl	80022e8 <I2C_IsAcknowledgeFailed>
 800220c:	1e03      	subs	r3, r0, #0
 800220e:	d001      	beq.n	8002214 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e029      	b.n	8002268 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	3301      	adds	r3, #1
 8002218:	d01e      	beq.n	8002258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800221a:	f7fe ffd1 	bl	80011c0 <HAL_GetTick>
 800221e:	0002      	movs	r2, r0
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	429a      	cmp	r2, r3
 8002228:	d302      	bcc.n	8002230 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d113      	bne.n	8002258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002234:	2220      	movs	r2, #32
 8002236:	431a      	orrs	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2241      	movs	r2, #65	; 0x41
 8002240:	2120      	movs	r1, #32
 8002242:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2242      	movs	r2, #66	; 0x42
 8002248:	2100      	movs	r1, #0
 800224a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2240      	movs	r2, #64	; 0x40
 8002250:	2100      	movs	r1, #0
 8002252:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e007      	b.n	8002268 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	2202      	movs	r2, #2
 8002260:	4013      	ands	r3, r2
 8002262:	2b02      	cmp	r3, #2
 8002264:	d1cc      	bne.n	8002200 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	0018      	movs	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	b004      	add	sp, #16
 800226e:	bd80      	pop	{r7, pc}

08002270 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800227c:	e028      	b.n	80022d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	0018      	movs	r0, r3
 8002286:	f000 f82f 	bl	80022e8 <I2C_IsAcknowledgeFailed>
 800228a:	1e03      	subs	r3, r0, #0
 800228c:	d001      	beq.n	8002292 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e026      	b.n	80022e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002292:	f7fe ff95 	bl	80011c0 <HAL_GetTick>
 8002296:	0002      	movs	r2, r0
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d302      	bcc.n	80022a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d113      	bne.n	80022d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ac:	2220      	movs	r2, #32
 80022ae:	431a      	orrs	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2241      	movs	r2, #65	; 0x41
 80022b8:	2120      	movs	r1, #32
 80022ba:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2242      	movs	r2, #66	; 0x42
 80022c0:	2100      	movs	r1, #0
 80022c2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2240      	movs	r2, #64	; 0x40
 80022c8:	2100      	movs	r1, #0
 80022ca:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e007      	b.n	80022e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	2220      	movs	r2, #32
 80022d8:	4013      	ands	r3, r2
 80022da:	2b20      	cmp	r3, #32
 80022dc:	d1cf      	bne.n	800227e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	0018      	movs	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b004      	add	sp, #16
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2210      	movs	r2, #16
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b10      	cmp	r3, #16
 8002300:	d164      	bne.n	80023cc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	2380      	movs	r3, #128	; 0x80
 800230a:	049b      	lsls	r3, r3, #18
 800230c:	401a      	ands	r2, r3
 800230e:	2380      	movs	r3, #128	; 0x80
 8002310:	049b      	lsls	r3, r3, #18
 8002312:	429a      	cmp	r2, r3
 8002314:	d02b      	beq.n	800236e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2180      	movs	r1, #128	; 0x80
 8002322:	01c9      	lsls	r1, r1, #7
 8002324:	430a      	orrs	r2, r1
 8002326:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002328:	e021      	b.n	800236e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	3301      	adds	r3, #1
 800232e:	d01e      	beq.n	800236e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002330:	f7fe ff46 	bl	80011c0 <HAL_GetTick>
 8002334:	0002      	movs	r2, r0
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	429a      	cmp	r2, r3
 800233e:	d302      	bcc.n	8002346 <I2C_IsAcknowledgeFailed+0x5e>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d113      	bne.n	800236e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	2220      	movs	r2, #32
 800234c:	431a      	orrs	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2241      	movs	r2, #65	; 0x41
 8002356:	2120      	movs	r1, #32
 8002358:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2242      	movs	r2, #66	; 0x42
 800235e:	2100      	movs	r1, #0
 8002360:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2240      	movs	r2, #64	; 0x40
 8002366:	2100      	movs	r1, #0
 8002368:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e02f      	b.n	80023ce <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	2220      	movs	r2, #32
 8002376:	4013      	ands	r3, r2
 8002378:	2b20      	cmp	r3, #32
 800237a:	d1d6      	bne.n	800232a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2210      	movs	r2, #16
 8002382:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2220      	movs	r2, #32
 800238a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	0018      	movs	r0, r3
 8002390:	f7ff fece 	bl	8002130 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	490e      	ldr	r1, [pc, #56]	; (80023d8 <I2C_IsAcknowledgeFailed+0xf0>)
 80023a0:	400a      	ands	r2, r1
 80023a2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	2204      	movs	r2, #4
 80023aa:	431a      	orrs	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2241      	movs	r2, #65	; 0x41
 80023b4:	2120      	movs	r1, #32
 80023b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2242      	movs	r2, #66	; 0x42
 80023bc:	2100      	movs	r1, #0
 80023be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2240      	movs	r2, #64	; 0x40
 80023c4:	2100      	movs	r1, #0
 80023c6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	0018      	movs	r0, r3
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b004      	add	sp, #16
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	fe00e800 	.word	0xfe00e800

080023dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	0008      	movs	r0, r1
 80023e6:	0011      	movs	r1, r2
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	240a      	movs	r4, #10
 80023ec:	193b      	adds	r3, r7, r4
 80023ee:	1c02      	adds	r2, r0, #0
 80023f0:	801a      	strh	r2, [r3, #0]
 80023f2:	2009      	movs	r0, #9
 80023f4:	183b      	adds	r3, r7, r0
 80023f6:	1c0a      	adds	r2, r1, #0
 80023f8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	6a3a      	ldr	r2, [r7, #32]
 8002402:	0d51      	lsrs	r1, r2, #21
 8002404:	2280      	movs	r2, #128	; 0x80
 8002406:	00d2      	lsls	r2, r2, #3
 8002408:	400a      	ands	r2, r1
 800240a:	490e      	ldr	r1, [pc, #56]	; (8002444 <I2C_TransferConfig+0x68>)
 800240c:	430a      	orrs	r2, r1
 800240e:	43d2      	mvns	r2, r2
 8002410:	401a      	ands	r2, r3
 8002412:	0011      	movs	r1, r2
 8002414:	193b      	adds	r3, r7, r4
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	059b      	lsls	r3, r3, #22
 800241a:	0d9a      	lsrs	r2, r3, #22
 800241c:	183b      	adds	r3, r7, r0
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	0418      	lsls	r0, r3, #16
 8002422:	23ff      	movs	r3, #255	; 0xff
 8002424:	041b      	lsls	r3, r3, #16
 8002426:	4003      	ands	r3, r0
 8002428:	431a      	orrs	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	431a      	orrs	r2, r3
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	431a      	orrs	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	46bd      	mov	sp, r7
 800243e:	b005      	add	sp, #20
 8002440:	bd90      	pop	{r4, r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	03ff63ff 	.word	0x03ff63ff

08002448 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2241      	movs	r2, #65	; 0x41
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b20      	cmp	r3, #32
 800245c:	d138      	bne.n	80024d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2240      	movs	r2, #64	; 0x40
 8002462:	5c9b      	ldrb	r3, [r3, r2]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002468:	2302      	movs	r3, #2
 800246a:	e032      	b.n	80024d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2240      	movs	r2, #64	; 0x40
 8002470:	2101      	movs	r1, #1
 8002472:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2241      	movs	r2, #65	; 0x41
 8002478:	2124      	movs	r1, #36	; 0x24
 800247a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2101      	movs	r1, #1
 8002488:	438a      	bics	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4911      	ldr	r1, [pc, #68]	; (80024dc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002498:	400a      	ands	r2, r1
 800249a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6819      	ldr	r1, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2101      	movs	r1, #1
 80024b8:	430a      	orrs	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2241      	movs	r2, #65	; 0x41
 80024c0:	2120      	movs	r1, #32
 80024c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2240      	movs	r2, #64	; 0x40
 80024c8:	2100      	movs	r1, #0
 80024ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	e000      	b.n	80024d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024d0:	2302      	movs	r3, #2
  }
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b002      	add	sp, #8
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	ffffefff 	.word	0xffffefff

080024e0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2241      	movs	r2, #65	; 0x41
 80024ee:	5c9b      	ldrb	r3, [r3, r2]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d139      	bne.n	800256a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2240      	movs	r2, #64	; 0x40
 80024fa:	5c9b      	ldrb	r3, [r3, r2]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002500:	2302      	movs	r3, #2
 8002502:	e033      	b.n	800256c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2240      	movs	r2, #64	; 0x40
 8002508:	2101      	movs	r1, #1
 800250a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2241      	movs	r2, #65	; 0x41
 8002510:	2124      	movs	r1, #36	; 0x24
 8002512:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2101      	movs	r1, #1
 8002520:	438a      	bics	r2, r1
 8002522:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4a11      	ldr	r2, [pc, #68]	; (8002574 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002530:	4013      	ands	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2101      	movs	r1, #1
 8002552:	430a      	orrs	r2, r1
 8002554:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2241      	movs	r2, #65	; 0x41
 800255a:	2120      	movs	r1, #32
 800255c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2240      	movs	r2, #64	; 0x40
 8002562:	2100      	movs	r1, #0
 8002564:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	e000      	b.n	800256c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800256a:	2302      	movs	r3, #2
  }
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	b004      	add	sp, #16
 8002572:	bd80      	pop	{r7, pc}
 8002574:	fffff0ff 	.word	0xfffff0ff

08002578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e301      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2201      	movs	r2, #1
 8002590:	4013      	ands	r3, r2
 8002592:	d100      	bne.n	8002596 <HAL_RCC_OscConfig+0x1e>
 8002594:	e08d      	b.n	80026b2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002596:	4bc3      	ldr	r3, [pc, #780]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	220c      	movs	r2, #12
 800259c:	4013      	ands	r3, r2
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d00e      	beq.n	80025c0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025a2:	4bc0      	ldr	r3, [pc, #768]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	220c      	movs	r2, #12
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d116      	bne.n	80025dc <HAL_RCC_OscConfig+0x64>
 80025ae:	4bbd      	ldr	r3, [pc, #756]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	401a      	ands	r2, r3
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	025b      	lsls	r3, r3, #9
 80025bc:	429a      	cmp	r2, r3
 80025be:	d10d      	bne.n	80025dc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c0:	4bb8      	ldr	r3, [pc, #736]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	2380      	movs	r3, #128	; 0x80
 80025c6:	029b      	lsls	r3, r3, #10
 80025c8:	4013      	ands	r3, r2
 80025ca:	d100      	bne.n	80025ce <HAL_RCC_OscConfig+0x56>
 80025cc:	e070      	b.n	80026b0 <HAL_RCC_OscConfig+0x138>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d000      	beq.n	80025d8 <HAL_RCC_OscConfig+0x60>
 80025d6:	e06b      	b.n	80026b0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e2d8      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d107      	bne.n	80025f4 <HAL_RCC_OscConfig+0x7c>
 80025e4:	4baf      	ldr	r3, [pc, #700]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4bae      	ldr	r3, [pc, #696]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025ea:	2180      	movs	r1, #128	; 0x80
 80025ec:	0249      	lsls	r1, r1, #9
 80025ee:	430a      	orrs	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	e02f      	b.n	8002654 <HAL_RCC_OscConfig+0xdc>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10c      	bne.n	8002616 <HAL_RCC_OscConfig+0x9e>
 80025fc:	4ba9      	ldr	r3, [pc, #676]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4ba8      	ldr	r3, [pc, #672]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002602:	49a9      	ldr	r1, [pc, #676]	; (80028a8 <HAL_RCC_OscConfig+0x330>)
 8002604:	400a      	ands	r2, r1
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	4ba6      	ldr	r3, [pc, #664]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4ba5      	ldr	r3, [pc, #660]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800260e:	49a7      	ldr	r1, [pc, #668]	; (80028ac <HAL_RCC_OscConfig+0x334>)
 8002610:	400a      	ands	r2, r1
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	e01e      	b.n	8002654 <HAL_RCC_OscConfig+0xdc>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b05      	cmp	r3, #5
 800261c:	d10e      	bne.n	800263c <HAL_RCC_OscConfig+0xc4>
 800261e:	4ba1      	ldr	r3, [pc, #644]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	4ba0      	ldr	r3, [pc, #640]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	02c9      	lsls	r1, r1, #11
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	4b9d      	ldr	r3, [pc, #628]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4b9c      	ldr	r3, [pc, #624]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	0249      	lsls	r1, r1, #9
 8002636:	430a      	orrs	r2, r1
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	e00b      	b.n	8002654 <HAL_RCC_OscConfig+0xdc>
 800263c:	4b99      	ldr	r3, [pc, #612]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4b98      	ldr	r3, [pc, #608]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002642:	4999      	ldr	r1, [pc, #612]	; (80028a8 <HAL_RCC_OscConfig+0x330>)
 8002644:	400a      	ands	r2, r1
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	4b96      	ldr	r3, [pc, #600]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4b95      	ldr	r3, [pc, #596]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800264e:	4997      	ldr	r1, [pc, #604]	; (80028ac <HAL_RCC_OscConfig+0x334>)
 8002650:	400a      	ands	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d014      	beq.n	8002686 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265c:	f7fe fdb0 	bl	80011c0 <HAL_GetTick>
 8002660:	0003      	movs	r3, r0
 8002662:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002666:	f7fe fdab 	bl	80011c0 <HAL_GetTick>
 800266a:	0002      	movs	r2, r0
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b64      	cmp	r3, #100	; 0x64
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e28a      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002678:	4b8a      	ldr	r3, [pc, #552]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	029b      	lsls	r3, r3, #10
 8002680:	4013      	ands	r3, r2
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0xee>
 8002684:	e015      	b.n	80026b2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7fe fd9b 	bl	80011c0 <HAL_GetTick>
 800268a:	0003      	movs	r3, r0
 800268c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002690:	f7fe fd96 	bl	80011c0 <HAL_GetTick>
 8002694:	0002      	movs	r2, r0
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	; 0x64
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e275      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a2:	4b80      	ldr	r3, [pc, #512]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	029b      	lsls	r3, r3, #10
 80026aa:	4013      	ands	r3, r2
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0x118>
 80026ae:	e000      	b.n	80026b2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2202      	movs	r2, #2
 80026b8:	4013      	ands	r3, r2
 80026ba:	d100      	bne.n	80026be <HAL_RCC_OscConfig+0x146>
 80026bc:	e069      	b.n	8002792 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026be:	4b79      	ldr	r3, [pc, #484]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	220c      	movs	r2, #12
 80026c4:	4013      	ands	r3, r2
 80026c6:	d00b      	beq.n	80026e0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026c8:	4b76      	ldr	r3, [pc, #472]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	220c      	movs	r2, #12
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d11c      	bne.n	800270e <HAL_RCC_OscConfig+0x196>
 80026d4:	4b73      	ldr	r3, [pc, #460]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	025b      	lsls	r3, r3, #9
 80026dc:	4013      	ands	r3, r2
 80026de:	d116      	bne.n	800270e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026e0:	4b70      	ldr	r3, [pc, #448]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2202      	movs	r2, #2
 80026e6:	4013      	ands	r3, r2
 80026e8:	d005      	beq.n	80026f6 <HAL_RCC_OscConfig+0x17e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d001      	beq.n	80026f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e24b      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f6:	4b6b      	ldr	r3, [pc, #428]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	22f8      	movs	r2, #248	; 0xf8
 80026fc:	4393      	bics	r3, r2
 80026fe:	0019      	movs	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	00da      	lsls	r2, r3, #3
 8002706:	4b67      	ldr	r3, [pc, #412]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002708:	430a      	orrs	r2, r1
 800270a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270c:	e041      	b.n	8002792 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d024      	beq.n	8002760 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002716:	4b63      	ldr	r3, [pc, #396]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b62      	ldr	r3, [pc, #392]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800271c:	2101      	movs	r1, #1
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002722:	f7fe fd4d 	bl	80011c0 <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800272c:	f7fe fd48 	bl	80011c0 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e227      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273e:	4b59      	ldr	r3, [pc, #356]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2202      	movs	r2, #2
 8002744:	4013      	ands	r3, r2
 8002746:	d0f1      	beq.n	800272c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002748:	4b56      	ldr	r3, [pc, #344]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	22f8      	movs	r2, #248	; 0xf8
 800274e:	4393      	bics	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	00da      	lsls	r2, r3, #3
 8002758:	4b52      	ldr	r3, [pc, #328]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800275a:	430a      	orrs	r2, r1
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	e018      	b.n	8002792 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002760:	4b50      	ldr	r3, [pc, #320]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4b4f      	ldr	r3, [pc, #316]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002766:	2101      	movs	r1, #1
 8002768:	438a      	bics	r2, r1
 800276a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7fe fd28 	bl	80011c0 <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002776:	f7fe fd23 	bl	80011c0 <HAL_GetTick>
 800277a:	0002      	movs	r2, r0
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e202      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002788:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2202      	movs	r2, #2
 800278e:	4013      	ands	r3, r2
 8002790:	d1f1      	bne.n	8002776 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2208      	movs	r2, #8
 8002798:	4013      	ands	r3, r2
 800279a:	d036      	beq.n	800280a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d019      	beq.n	80027d8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a4:	4b3f      	ldr	r3, [pc, #252]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80027a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027a8:	4b3e      	ldr	r3, [pc, #248]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80027aa:	2101      	movs	r1, #1
 80027ac:	430a      	orrs	r2, r1
 80027ae:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7fe fd06 	bl	80011c0 <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ba:	f7fe fd01 	bl	80011c0 <HAL_GetTick>
 80027be:	0002      	movs	r2, r0
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e1e0      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027cc:	4b35      	ldr	r3, [pc, #212]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80027ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d0:	2202      	movs	r2, #2
 80027d2:	4013      	ands	r3, r2
 80027d4:	d0f1      	beq.n	80027ba <HAL_RCC_OscConfig+0x242>
 80027d6:	e018      	b.n	800280a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d8:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80027da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027dc:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 80027de:	2101      	movs	r1, #1
 80027e0:	438a      	bics	r2, r1
 80027e2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e4:	f7fe fcec 	bl	80011c0 <HAL_GetTick>
 80027e8:	0003      	movs	r3, r0
 80027ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ee:	f7fe fce7 	bl	80011c0 <HAL_GetTick>
 80027f2:	0002      	movs	r2, r0
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e1c6      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002800:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	2202      	movs	r2, #2
 8002806:	4013      	ands	r3, r2
 8002808:	d1f1      	bne.n	80027ee <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2204      	movs	r2, #4
 8002810:	4013      	ands	r3, r2
 8002812:	d100      	bne.n	8002816 <HAL_RCC_OscConfig+0x29e>
 8002814:	e0b4      	b.n	8002980 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002816:	201f      	movs	r0, #31
 8002818:	183b      	adds	r3, r7, r0
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800281e:	4b21      	ldr	r3, [pc, #132]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002820:	69da      	ldr	r2, [r3, #28]
 8002822:	2380      	movs	r3, #128	; 0x80
 8002824:	055b      	lsls	r3, r3, #21
 8002826:	4013      	ands	r3, r2
 8002828:	d110      	bne.n	800284c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800282a:	4b1e      	ldr	r3, [pc, #120]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800282c:	69da      	ldr	r2, [r3, #28]
 800282e:	4b1d      	ldr	r3, [pc, #116]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002830:	2180      	movs	r1, #128	; 0x80
 8002832:	0549      	lsls	r1, r1, #21
 8002834:	430a      	orrs	r2, r1
 8002836:	61da      	str	r2, [r3, #28]
 8002838:	4b1a      	ldr	r3, [pc, #104]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800283a:	69da      	ldr	r2, [r3, #28]
 800283c:	2380      	movs	r3, #128	; 0x80
 800283e:	055b      	lsls	r3, r3, #21
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002846:	183b      	adds	r3, r7, r0
 8002848:	2201      	movs	r2, #1
 800284a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284c:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_RCC_OscConfig+0x338>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	2380      	movs	r3, #128	; 0x80
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4013      	ands	r3, r2
 8002856:	d11a      	bne.n	800288e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002858:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_RCC_OscConfig+0x338>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <HAL_RCC_OscConfig+0x338>)
 800285e:	2180      	movs	r1, #128	; 0x80
 8002860:	0049      	lsls	r1, r1, #1
 8002862:	430a      	orrs	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002866:	f7fe fcab 	bl	80011c0 <HAL_GetTick>
 800286a:	0003      	movs	r3, r0
 800286c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002870:	f7fe fca6 	bl	80011c0 <HAL_GetTick>
 8002874:	0002      	movs	r2, r0
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	; 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e185      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <HAL_RCC_OscConfig+0x338>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	4013      	ands	r3, r2
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d10e      	bne.n	80028b4 <HAL_RCC_OscConfig+0x33c>
 8002896:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 8002898:	6a1a      	ldr	r2, [r3, #32]
 800289a:	4b02      	ldr	r3, [pc, #8]	; (80028a4 <HAL_RCC_OscConfig+0x32c>)
 800289c:	2101      	movs	r1, #1
 800289e:	430a      	orrs	r2, r1
 80028a0:	621a      	str	r2, [r3, #32]
 80028a2:	e035      	b.n	8002910 <HAL_RCC_OscConfig+0x398>
 80028a4:	40021000 	.word	0x40021000
 80028a8:	fffeffff 	.word	0xfffeffff
 80028ac:	fffbffff 	.word	0xfffbffff
 80028b0:	40007000 	.word	0x40007000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10c      	bne.n	80028d6 <HAL_RCC_OscConfig+0x35e>
 80028bc:	4bb6      	ldr	r3, [pc, #728]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028be:	6a1a      	ldr	r2, [r3, #32]
 80028c0:	4bb5      	ldr	r3, [pc, #724]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028c2:	2101      	movs	r1, #1
 80028c4:	438a      	bics	r2, r1
 80028c6:	621a      	str	r2, [r3, #32]
 80028c8:	4bb3      	ldr	r3, [pc, #716]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028ca:	6a1a      	ldr	r2, [r3, #32]
 80028cc:	4bb2      	ldr	r3, [pc, #712]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028ce:	2104      	movs	r1, #4
 80028d0:	438a      	bics	r2, r1
 80028d2:	621a      	str	r2, [r3, #32]
 80028d4:	e01c      	b.n	8002910 <HAL_RCC_OscConfig+0x398>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	2b05      	cmp	r3, #5
 80028dc:	d10c      	bne.n	80028f8 <HAL_RCC_OscConfig+0x380>
 80028de:	4bae      	ldr	r3, [pc, #696]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028e0:	6a1a      	ldr	r2, [r3, #32]
 80028e2:	4bad      	ldr	r3, [pc, #692]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028e4:	2104      	movs	r1, #4
 80028e6:	430a      	orrs	r2, r1
 80028e8:	621a      	str	r2, [r3, #32]
 80028ea:	4bab      	ldr	r3, [pc, #684]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028ec:	6a1a      	ldr	r2, [r3, #32]
 80028ee:	4baa      	ldr	r3, [pc, #680]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028f0:	2101      	movs	r1, #1
 80028f2:	430a      	orrs	r2, r1
 80028f4:	621a      	str	r2, [r3, #32]
 80028f6:	e00b      	b.n	8002910 <HAL_RCC_OscConfig+0x398>
 80028f8:	4ba7      	ldr	r3, [pc, #668]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028fa:	6a1a      	ldr	r2, [r3, #32]
 80028fc:	4ba6      	ldr	r3, [pc, #664]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80028fe:	2101      	movs	r1, #1
 8002900:	438a      	bics	r2, r1
 8002902:	621a      	str	r2, [r3, #32]
 8002904:	4ba4      	ldr	r3, [pc, #656]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002906:	6a1a      	ldr	r2, [r3, #32]
 8002908:	4ba3      	ldr	r3, [pc, #652]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 800290a:	2104      	movs	r1, #4
 800290c:	438a      	bics	r2, r1
 800290e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d014      	beq.n	8002942 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002918:	f7fe fc52 	bl	80011c0 <HAL_GetTick>
 800291c:	0003      	movs	r3, r0
 800291e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002920:	e009      	b.n	8002936 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002922:	f7fe fc4d 	bl	80011c0 <HAL_GetTick>
 8002926:	0002      	movs	r2, r0
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	4a9b      	ldr	r2, [pc, #620]	; (8002b9c <HAL_RCC_OscConfig+0x624>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e12b      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002936:	4b98      	ldr	r3, [pc, #608]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	2202      	movs	r2, #2
 800293c:	4013      	ands	r3, r2
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x3aa>
 8002940:	e013      	b.n	800296a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002942:	f7fe fc3d 	bl	80011c0 <HAL_GetTick>
 8002946:	0003      	movs	r3, r0
 8002948:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294a:	e009      	b.n	8002960 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800294c:	f7fe fc38 	bl	80011c0 <HAL_GetTick>
 8002950:	0002      	movs	r2, r0
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	4a91      	ldr	r2, [pc, #580]	; (8002b9c <HAL_RCC_OscConfig+0x624>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e116      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002960:	4b8d      	ldr	r3, [pc, #564]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	2202      	movs	r2, #2
 8002966:	4013      	ands	r3, r2
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800296a:	231f      	movs	r3, #31
 800296c:	18fb      	adds	r3, r7, r3
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d105      	bne.n	8002980 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002974:	4b88      	ldr	r3, [pc, #544]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002976:	69da      	ldr	r2, [r3, #28]
 8002978:	4b87      	ldr	r3, [pc, #540]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 800297a:	4989      	ldr	r1, [pc, #548]	; (8002ba0 <HAL_RCC_OscConfig+0x628>)
 800297c:	400a      	ands	r2, r1
 800297e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2210      	movs	r2, #16
 8002986:	4013      	ands	r3, r2
 8002988:	d063      	beq.n	8002a52 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d12a      	bne.n	80029e8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002992:	4b81      	ldr	r3, [pc, #516]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002996:	4b80      	ldr	r3, [pc, #512]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002998:	2104      	movs	r1, #4
 800299a:	430a      	orrs	r2, r1
 800299c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800299e:	4b7e      	ldr	r3, [pc, #504]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029a2:	4b7d      	ldr	r3, [pc, #500]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029a4:	2101      	movs	r1, #1
 80029a6:	430a      	orrs	r2, r1
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029aa:	f7fe fc09 	bl	80011c0 <HAL_GetTick>
 80029ae:	0003      	movs	r3, r0
 80029b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80029b4:	f7fe fc04 	bl	80011c0 <HAL_GetTick>
 80029b8:	0002      	movs	r2, r0
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e0e3      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029c6:	4b74      	ldr	r3, [pc, #464]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ca:	2202      	movs	r2, #2
 80029cc:	4013      	ands	r3, r2
 80029ce:	d0f1      	beq.n	80029b4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029d0:	4b71      	ldr	r3, [pc, #452]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d4:	22f8      	movs	r2, #248	; 0xf8
 80029d6:	4393      	bics	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	00da      	lsls	r2, r3, #3
 80029e0:	4b6d      	ldr	r3, [pc, #436]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029e2:	430a      	orrs	r2, r1
 80029e4:	635a      	str	r2, [r3, #52]	; 0x34
 80029e6:	e034      	b.n	8002a52 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	3305      	adds	r3, #5
 80029ee:	d111      	bne.n	8002a14 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80029f0:	4b69      	ldr	r3, [pc, #420]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029f4:	4b68      	ldr	r3, [pc, #416]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029f6:	2104      	movs	r1, #4
 80029f8:	438a      	bics	r2, r1
 80029fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029fc:	4b66      	ldr	r3, [pc, #408]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 80029fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a00:	22f8      	movs	r2, #248	; 0xf8
 8002a02:	4393      	bics	r3, r2
 8002a04:	0019      	movs	r1, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	00da      	lsls	r2, r3, #3
 8002a0c:	4b62      	ldr	r3, [pc, #392]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	635a      	str	r2, [r3, #52]	; 0x34
 8002a12:	e01e      	b.n	8002a52 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a14:	4b60      	ldr	r3, [pc, #384]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a18:	4b5f      	ldr	r3, [pc, #380]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a1a:	2104      	movs	r1, #4
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002a20:	4b5d      	ldr	r3, [pc, #372]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a24:	4b5c      	ldr	r3, [pc, #368]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a26:	2101      	movs	r1, #1
 8002a28:	438a      	bics	r2, r1
 8002a2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fbc8 	bl	80011c0 <HAL_GetTick>
 8002a30:	0003      	movs	r3, r0
 8002a32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a34:	e008      	b.n	8002a48 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a36:	f7fe fbc3 	bl	80011c0 <HAL_GetTick>
 8002a3a:	0002      	movs	r2, r0
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0a2      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a48:	4b53      	ldr	r3, [pc, #332]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d1f1      	bne.n	8002a36 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d100      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4e4>
 8002a5a:	e097      	b.n	8002b8c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a5c:	4b4e      	ldr	r3, [pc, #312]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	220c      	movs	r2, #12
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d100      	bne.n	8002a6a <HAL_RCC_OscConfig+0x4f2>
 8002a68:	e06b      	b.n	8002b42 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d14c      	bne.n	8002b0c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a72:	4b49      	ldr	r3, [pc, #292]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	4b48      	ldr	r3, [pc, #288]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a78:	494a      	ldr	r1, [pc, #296]	; (8002ba4 <HAL_RCC_OscConfig+0x62c>)
 8002a7a:	400a      	ands	r2, r1
 8002a7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fb9f 	bl	80011c0 <HAL_GetTick>
 8002a82:	0003      	movs	r3, r0
 8002a84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe fb9a 	bl	80011c0 <HAL_GetTick>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e079      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9a:	4b3f      	ldr	r3, [pc, #252]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	049b      	lsls	r3, r3, #18
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa6:	4b3c      	ldr	r3, [pc, #240]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	220f      	movs	r2, #15
 8002aac:	4393      	bics	r3, r2
 8002aae:	0019      	movs	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab4:	4b38      	ldr	r3, [pc, #224]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aba:	4b37      	ldr	r3, [pc, #220]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	4a3a      	ldr	r2, [pc, #232]	; (8002ba8 <HAL_RCC_OscConfig+0x630>)
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	0019      	movs	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	431a      	orrs	r2, r3
 8002ace:	4b32      	ldr	r3, [pc, #200]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b30      	ldr	r3, [pc, #192]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	4b2f      	ldr	r3, [pc, #188]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002ada:	2180      	movs	r1, #128	; 0x80
 8002adc:	0449      	lsls	r1, r1, #17
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fb6d 	bl	80011c0 <HAL_GetTick>
 8002ae6:	0003      	movs	r3, r0
 8002ae8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aec:	f7fe fb68 	bl	80011c0 <HAL_GetTick>
 8002af0:	0002      	movs	r2, r0
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e047      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002afe:	4b26      	ldr	r3, [pc, #152]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	2380      	movs	r3, #128	; 0x80
 8002b04:	049b      	lsls	r3, r3, #18
 8002b06:	4013      	ands	r3, r2
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x574>
 8002b0a:	e03f      	b.n	8002b8c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0c:	4b22      	ldr	r3, [pc, #136]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b21      	ldr	r3, [pc, #132]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b12:	4924      	ldr	r1, [pc, #144]	; (8002ba4 <HAL_RCC_OscConfig+0x62c>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7fe fb52 	bl	80011c0 <HAL_GetTick>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b22:	f7fe fb4d 	bl	80011c0 <HAL_GetTick>
 8002b26:	0002      	movs	r2, r0
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e02c      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b34:	4b18      	ldr	r3, [pc, #96]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	2380      	movs	r3, #128	; 0x80
 8002b3a:	049b      	lsls	r3, r3, #18
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d1f0      	bne.n	8002b22 <HAL_RCC_OscConfig+0x5aa>
 8002b40:	e024      	b.n	8002b8c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e01f      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b4e:	4b12      	ldr	r3, [pc, #72]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b54:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <HAL_RCC_OscConfig+0x620>)
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	025b      	lsls	r3, r3, #9
 8002b60:	401a      	ands	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d10e      	bne.n	8002b88 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	220f      	movs	r2, #15
 8002b6e:	401a      	ands	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d107      	bne.n	8002b88 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	23f0      	movs	r3, #240	; 0xf0
 8002b7c:	039b      	lsls	r3, r3, #14
 8002b7e:	401a      	ands	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	0018      	movs	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b008      	add	sp, #32
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	00001388 	.word	0x00001388
 8002ba0:	efffffff 	.word	0xefffffff
 8002ba4:	feffffff 	.word	0xfeffffff
 8002ba8:	ffc2ffff 	.word	0xffc2ffff

08002bac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e0b3      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bc0:	4b5b      	ldr	r3, [pc, #364]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d911      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bce:	4b58      	ldr	r3, [pc, #352]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	4393      	bics	r3, r2
 8002bd6:	0019      	movs	r1, r3
 8002bd8:	4b55      	ldr	r3, [pc, #340]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be0:	4b53      	ldr	r3, [pc, #332]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2201      	movs	r2, #1
 8002be6:	4013      	ands	r3, r2
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d001      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e09a      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	d015      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2204      	movs	r2, #4
 8002c02:	4013      	ands	r3, r2
 8002c04:	d006      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c06:	4b4b      	ldr	r3, [pc, #300]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	4b4a      	ldr	r3, [pc, #296]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c0c:	21e0      	movs	r1, #224	; 0xe0
 8002c0e:	00c9      	lsls	r1, r1, #3
 8002c10:	430a      	orrs	r2, r1
 8002c12:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c14:	4b47      	ldr	r3, [pc, #284]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	22f0      	movs	r2, #240	; 0xf0
 8002c1a:	4393      	bics	r3, r2
 8002c1c:	0019      	movs	r1, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	4b44      	ldr	r3, [pc, #272]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c24:	430a      	orrs	r2, r1
 8002c26:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d040      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d107      	bne.n	8002c4a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3a:	4b3e      	ldr	r3, [pc, #248]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	2380      	movs	r3, #128	; 0x80
 8002c40:	029b      	lsls	r3, r3, #10
 8002c42:	4013      	ands	r3, r2
 8002c44:	d114      	bne.n	8002c70 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06e      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d107      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c52:	4b38      	ldr	r3, [pc, #224]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	049b      	lsls	r3, r3, #18
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d108      	bne.n	8002c70 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e062      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	4b34      	ldr	r3, [pc, #208]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2202      	movs	r2, #2
 8002c68:	4013      	ands	r3, r2
 8002c6a:	d101      	bne.n	8002c70 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e05b      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c70:	4b30      	ldr	r3, [pc, #192]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2203      	movs	r2, #3
 8002c76:	4393      	bics	r3, r2
 8002c78:	0019      	movs	r1, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4b2d      	ldr	r3, [pc, #180]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002c80:	430a      	orrs	r2, r1
 8002c82:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c84:	f7fe fa9c 	bl	80011c0 <HAL_GetTick>
 8002c88:	0003      	movs	r3, r0
 8002c8a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8c:	e009      	b.n	8002ca2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c8e:	f7fe fa97 	bl	80011c0 <HAL_GetTick>
 8002c92:	0002      	movs	r2, r0
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	4a27      	ldr	r2, [pc, #156]	; (8002d38 <HAL_RCC_ClockConfig+0x18c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e042      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca2:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	220c      	movs	r2, #12
 8002ca8:	401a      	ands	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d1ec      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b1e      	ldr	r3, [pc, #120]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	4013      	ands	r3, r2
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d211      	bcs.n	8002ce6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b1b      	ldr	r3, [pc, #108]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4393      	bics	r3, r2
 8002cca:	0019      	movs	r1, r3
 8002ccc:	4b18      	ldr	r3, [pc, #96]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd4:	4b16      	ldr	r3, [pc, #88]	; (8002d30 <HAL_RCC_ClockConfig+0x184>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	4013      	ands	r3, r2
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e020      	b.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2204      	movs	r2, #4
 8002cec:	4013      	ands	r3, r2
 8002cee:	d009      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002cf0:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	4a11      	ldr	r2, [pc, #68]	; (8002d3c <HAL_RCC_ClockConfig+0x190>)
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	0019      	movs	r1, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002d00:	430a      	orrs	r2, r1
 8002d02:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d04:	f000 f820 	bl	8002d48 <HAL_RCC_GetSysClockFreq>
 8002d08:	0001      	movs	r1, r0
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <HAL_RCC_ClockConfig+0x188>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	091b      	lsrs	r3, r3, #4
 8002d10:	220f      	movs	r2, #15
 8002d12:	4013      	ands	r3, r2
 8002d14:	4a0a      	ldr	r2, [pc, #40]	; (8002d40 <HAL_RCC_ClockConfig+0x194>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	000a      	movs	r2, r1
 8002d1a:	40da      	lsrs	r2, r3
 8002d1c:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_RCC_ClockConfig+0x198>)
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d20:	2000      	movs	r0, #0
 8002d22:	f7fe fa07 	bl	8001134 <HAL_InitTick>
  
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b004      	add	sp, #16
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40022000 	.word	0x40022000
 8002d34:	40021000 	.word	0x40021000
 8002d38:	00001388 	.word	0x00001388
 8002d3c:	fffff8ff 	.word	0xfffff8ff
 8002d40:	08004934 	.word	0x08004934
 8002d44:	20000000 	.word	0x20000000

08002d48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d48:	b590      	push	{r4, r7, lr}
 8002d4a:	b08f      	sub	sp, #60	; 0x3c
 8002d4c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002d4e:	2314      	movs	r3, #20
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	4a2b      	ldr	r2, [pc, #172]	; (8002e00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d54:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d56:	c313      	stmia	r3!, {r0, r1, r4}
 8002d58:	6812      	ldr	r2, [r2, #0]
 8002d5a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002d5c:	1d3b      	adds	r3, r7, #4
 8002d5e:	4a29      	ldr	r2, [pc, #164]	; (8002e04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d60:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d62:	c313      	stmia	r3!, {r0, r1, r4}
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d70:	2300      	movs	r3, #0
 8002d72:	637b      	str	r3, [r7, #52]	; 0x34
 8002d74:	2300      	movs	r3, #0
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002d7c:	4b22      	ldr	r3, [pc, #136]	; (8002e08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d84:	220c      	movs	r2, #12
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d002      	beq.n	8002d92 <HAL_RCC_GetSysClockFreq+0x4a>
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d003      	beq.n	8002d98 <HAL_RCC_GetSysClockFreq+0x50>
 8002d90:	e02d      	b.n	8002dee <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d92:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d94:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d96:	e02d      	b.n	8002df4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9a:	0c9b      	lsrs	r3, r3, #18
 8002d9c:	220f      	movs	r2, #15
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2214      	movs	r2, #20
 8002da2:	18ba      	adds	r2, r7, r2
 8002da4:	5cd3      	ldrb	r3, [r2, r3]
 8002da6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002da8:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	220f      	movs	r2, #15
 8002dae:	4013      	ands	r3, r2
 8002db0:	1d3a      	adds	r2, r7, #4
 8002db2:	5cd3      	ldrb	r3, [r2, r3]
 8002db4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002db8:	2380      	movs	r3, #128	; 0x80
 8002dba:	025b      	lsls	r3, r3, #9
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d009      	beq.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dc2:	4812      	ldr	r0, [pc, #72]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002dc4:	f7fd f9aa 	bl	800011c <__udivsi3>
 8002dc8:	0003      	movs	r3, r0
 8002dca:	001a      	movs	r2, r3
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	4353      	muls	r3, r2
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
 8002dd2:	e009      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002dd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dd6:	000a      	movs	r2, r1
 8002dd8:	0152      	lsls	r2, r2, #5
 8002dda:	1a52      	subs	r2, r2, r1
 8002ddc:	0193      	lsls	r3, r2, #6
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	185b      	adds	r3, r3, r1
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002dec:	e002      	b.n	8002df4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dee:	4b07      	ldr	r3, [pc, #28]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002df0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002df2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b00f      	add	sp, #60	; 0x3c
 8002dfc:	bd90      	pop	{r4, r7, pc}
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	080048e4 	.word	0x080048e4
 8002e04:	080048f4 	.word	0x080048f4
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	007a1200 	.word	0x007a1200

08002e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e14:	4b02      	ldr	r3, [pc, #8]	; (8002e20 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	0018      	movs	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	20000000 	.word	0x20000000

08002e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002e28:	f7ff fff2 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e2c:	0001      	movs	r1, r0
 8002e2e:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	2207      	movs	r2, #7
 8002e36:	4013      	ands	r3, r2
 8002e38:	4a04      	ldr	r2, [pc, #16]	; (8002e4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e3a:	5cd3      	ldrb	r3, [r2, r3]
 8002e3c:	40d9      	lsrs	r1, r3
 8002e3e:	000b      	movs	r3, r1
}    
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	08004944 	.word	0x08004944

08002e50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	025b      	lsls	r3, r3, #9
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d100      	bne.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e6c:	e08e      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e6e:	2017      	movs	r0, #23
 8002e70:	183b      	adds	r3, r7, r0
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e76:	4b5f      	ldr	r3, [pc, #380]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e78:	69da      	ldr	r2, [r3, #28]
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	055b      	lsls	r3, r3, #21
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d110      	bne.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e82:	4b5c      	ldr	r3, [pc, #368]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e84:	69da      	ldr	r2, [r3, #28]
 8002e86:	4b5b      	ldr	r3, [pc, #364]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e88:	2180      	movs	r1, #128	; 0x80
 8002e8a:	0549      	lsls	r1, r1, #21
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	61da      	str	r2, [r3, #28]
 8002e90:	4b58      	ldr	r3, [pc, #352]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e92:	69da      	ldr	r2, [r3, #28]
 8002e94:	2380      	movs	r3, #128	; 0x80
 8002e96:	055b      	lsls	r3, r3, #21
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e9e:	183b      	adds	r3, r7, r0
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea4:	4b54      	ldr	r3, [pc, #336]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	2380      	movs	r3, #128	; 0x80
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	4013      	ands	r3, r2
 8002eae:	d11a      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb0:	4b51      	ldr	r3, [pc, #324]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b50      	ldr	r3, [pc, #320]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002eb6:	2180      	movs	r1, #128	; 0x80
 8002eb8:	0049      	lsls	r1, r1, #1
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe f97f 	bl	80011c0 <HAL_GetTick>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec6:	e008      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec8:	f7fe f97a 	bl	80011c0 <HAL_GetTick>
 8002ecc:	0002      	movs	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e087      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eda:	4b47      	ldr	r3, [pc, #284]	; (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	2380      	movs	r3, #128	; 0x80
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ee6:	4b43      	ldr	r3, [pc, #268]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ee8:	6a1a      	ldr	r2, [r3, #32]
 8002eea:	23c0      	movs	r3, #192	; 0xc0
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4013      	ands	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d034      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	23c0      	movs	r3, #192	; 0xc0
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4013      	ands	r3, r2
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d02c      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f08:	4b3a      	ldr	r3, [pc, #232]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	4a3b      	ldr	r2, [pc, #236]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f12:	4b38      	ldr	r3, [pc, #224]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f14:	6a1a      	ldr	r2, [r3, #32]
 8002f16:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f18:	2180      	movs	r1, #128	; 0x80
 8002f1a:	0249      	lsls	r1, r1, #9
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f20:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f22:	6a1a      	ldr	r2, [r3, #32]
 8002f24:	4b33      	ldr	r3, [pc, #204]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f26:	4936      	ldr	r1, [pc, #216]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f28:	400a      	ands	r2, r1
 8002f2a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f2c:	4b31      	ldr	r3, [pc, #196]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2201      	movs	r2, #1
 8002f36:	4013      	ands	r3, r2
 8002f38:	d013      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3a:	f7fe f941 	bl	80011c0 <HAL_GetTick>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f42:	e009      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7fe f93c 	bl	80011c0 <HAL_GetTick>
 8002f48:	0002      	movs	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	4a2d      	ldr	r2, [pc, #180]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e048      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f58:	4b26      	ldr	r3, [pc, #152]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4a25      	ldr	r2, [pc, #148]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4b20      	ldr	r3, [pc, #128]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f72:	430a      	orrs	r2, r1
 8002f74:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f76:	2317      	movs	r3, #23
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d105      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f80:	4b1c      	ldr	r3, [pc, #112]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f82:	69da      	ldr	r2, [r3, #28]
 8002f84:	4b1b      	ldr	r3, [pc, #108]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f86:	4920      	ldr	r1, [pc, #128]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f88:	400a      	ands	r2, r1
 8002f8a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2201      	movs	r2, #1
 8002f92:	4013      	ands	r3, r2
 8002f94:	d009      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f96:	4b17      	ldr	r3, [pc, #92]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	4393      	bics	r3, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	4b13      	ldr	r3, [pc, #76]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d009      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb8:	2210      	movs	r2, #16
 8002fba:	4393      	bics	r3, r2
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	4b0c      	ldr	r3, [pc, #48]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	2380      	movs	r3, #128	; 0x80
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d009      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fd4:	4b07      	ldr	r3, [pc, #28]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	2240      	movs	r2, #64	; 0x40
 8002fda:	4393      	bics	r3, r2
 8002fdc:	0019      	movs	r1, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691a      	ldr	r2, [r3, #16]
 8002fe2:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b006      	add	sp, #24
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40007000 	.word	0x40007000
 8002ffc:	fffffcff 	.word	0xfffffcff
 8003000:	fffeffff 	.word	0xfffeffff
 8003004:	00001388 	.word	0x00001388
 8003008:	efffffff 	.word	0xefffffff

0800300c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e044      	b.n	80030a8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003022:	2b00      	cmp	r3, #0
 8003024:	d107      	bne.n	8003036 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2274      	movs	r2, #116	; 0x74
 800302a:	2100      	movs	r1, #0
 800302c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	0018      	movs	r0, r3
 8003032:	f7fd ff57 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2224      	movs	r2, #36	; 0x24
 800303a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2101      	movs	r1, #1
 8003048:	438a      	bics	r2, r1
 800304a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	0018      	movs	r0, r3
 8003050:	f000 fbce 	bl	80037f0 <UART_SetConfig>
 8003054:	0003      	movs	r3, r0
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e024      	b.n	80030a8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	0018      	movs	r0, r3
 800306a:	f000 fd01 	bl	8003a70 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	490d      	ldr	r1, [pc, #52]	; (80030b0 <HAL_UART_Init+0xa4>)
 800307a:	400a      	ands	r2, r1
 800307c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	212a      	movs	r1, #42	; 0x2a
 800308a:	438a      	bics	r2, r1
 800308c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2101      	movs	r1, #1
 800309a:	430a      	orrs	r2, r1
 800309c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	0018      	movs	r0, r3
 80030a2:	f000 fd99 	bl	8003bd8 <UART_CheckIdleState>
 80030a6:	0003      	movs	r3, r0
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b002      	add	sp, #8
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	ffffb7ff 	.word	0xffffb7ff

080030b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b08a      	sub	sp, #40	; 0x28
 80030b8:	af02      	add	r7, sp, #8
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	603b      	str	r3, [r7, #0]
 80030c0:	1dbb      	adds	r3, r7, #6
 80030c2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	d000      	beq.n	80030ce <HAL_UART_Transmit+0x1a>
 80030cc:	e096      	b.n	80031fc <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_UART_Transmit+0x28>
 80030d4:	1dbb      	adds	r3, r7, #6
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e08e      	b.n	80031fe <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	2380      	movs	r3, #128	; 0x80
 80030e6:	015b      	lsls	r3, r3, #5
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d109      	bne.n	8003100 <HAL_UART_Transmit+0x4c>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2201      	movs	r2, #1
 80030f8:	4013      	ands	r3, r2
 80030fa:	d001      	beq.n	8003100 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e07e      	b.n	80031fe <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2274      	movs	r2, #116	; 0x74
 8003104:	5c9b      	ldrb	r3, [r3, r2]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_UART_Transmit+0x5a>
 800310a:	2302      	movs	r3, #2
 800310c:	e077      	b.n	80031fe <HAL_UART_Transmit+0x14a>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2274      	movs	r2, #116	; 0x74
 8003112:	2101      	movs	r1, #1
 8003114:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2280      	movs	r2, #128	; 0x80
 800311a:	2100      	movs	r1, #0
 800311c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2221      	movs	r2, #33	; 0x21
 8003122:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003124:	f7fe f84c 	bl	80011c0 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1dba      	adds	r2, r7, #6
 8003130:	2150      	movs	r1, #80	; 0x50
 8003132:	8812      	ldrh	r2, [r2, #0]
 8003134:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	1dba      	adds	r2, r7, #6
 800313a:	2152      	movs	r1, #82	; 0x52
 800313c:	8812      	ldrh	r2, [r2, #0]
 800313e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	015b      	lsls	r3, r3, #5
 8003148:	429a      	cmp	r2, r3
 800314a:	d108      	bne.n	800315e <HAL_UART_Transmit+0xaa>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d104      	bne.n	800315e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003154:	2300      	movs	r3, #0
 8003156:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	61bb      	str	r3, [r7, #24]
 800315c:	e003      	b.n	8003166 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2274      	movs	r2, #116	; 0x74
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800316e:	e02d      	b.n	80031cc <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	0013      	movs	r3, r2
 800317a:	2200      	movs	r2, #0
 800317c:	2180      	movs	r1, #128	; 0x80
 800317e:	f000 fd73 	bl	8003c68 <UART_WaitOnFlagUntilTimeout>
 8003182:	1e03      	subs	r3, r0, #0
 8003184:	d001      	beq.n	800318a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e039      	b.n	80031fe <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10b      	bne.n	80031a8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	881a      	ldrh	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	05d2      	lsls	r2, r2, #23
 800319a:	0dd2      	lsrs	r2, r2, #23
 800319c:	b292      	uxth	r2, r2
 800319e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	3302      	adds	r3, #2
 80031a4:	61bb      	str	r3, [r7, #24]
 80031a6:	e008      	b.n	80031ba <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	781a      	ldrb	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	b292      	uxth	r2, r2
 80031b2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	3301      	adds	r3, #1
 80031b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2252      	movs	r2, #82	; 0x52
 80031be:	5a9b      	ldrh	r3, [r3, r2]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b299      	uxth	r1, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2252      	movs	r2, #82	; 0x52
 80031ca:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2252      	movs	r2, #82	; 0x52
 80031d0:	5a9b      	ldrh	r3, [r3, r2]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1cb      	bne.n	8003170 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	0013      	movs	r3, r2
 80031e2:	2200      	movs	r2, #0
 80031e4:	2140      	movs	r1, #64	; 0x40
 80031e6:	f000 fd3f 	bl	8003c68 <UART_WaitOnFlagUntilTimeout>
 80031ea:	1e03      	subs	r3, r0, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e005      	b.n	80031fe <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e000      	b.n	80031fe <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
  }
}
 80031fe:	0018      	movs	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	b008      	add	sp, #32
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003208:	b590      	push	{r4, r7, lr}
 800320a:	b0ab      	sub	sp, #172	; 0xac
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	69db      	ldr	r3, [r3, #28]
 8003216:	22a4      	movs	r2, #164	; 0xa4
 8003218:	18b9      	adds	r1, r7, r2
 800321a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	20a0      	movs	r0, #160	; 0xa0
 8003224:	1839      	adds	r1, r7, r0
 8003226:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	219c      	movs	r1, #156	; 0x9c
 8003230:	1879      	adds	r1, r7, r1
 8003232:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003234:	0011      	movs	r1, r2
 8003236:	18bb      	adds	r3, r7, r2
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a99      	ldr	r2, [pc, #612]	; (80034a0 <HAL_UART_IRQHandler+0x298>)
 800323c:	4013      	ands	r3, r2
 800323e:	2298      	movs	r2, #152	; 0x98
 8003240:	18bc      	adds	r4, r7, r2
 8003242:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003244:	18bb      	adds	r3, r7, r2
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d114      	bne.n	8003276 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800324c:	187b      	adds	r3, r7, r1
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2220      	movs	r2, #32
 8003252:	4013      	ands	r3, r2
 8003254:	d00f      	beq.n	8003276 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003256:	183b      	adds	r3, r7, r0
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2220      	movs	r2, #32
 800325c:	4013      	ands	r3, r2
 800325e:	d00a      	beq.n	8003276 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003264:	2b00      	cmp	r3, #0
 8003266:	d100      	bne.n	800326a <HAL_UART_IRQHandler+0x62>
 8003268:	e296      	b.n	8003798 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	0010      	movs	r0, r2
 8003272:	4798      	blx	r3
      }
      return;
 8003274:	e290      	b.n	8003798 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003276:	2398      	movs	r3, #152	; 0x98
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d100      	bne.n	8003282 <HAL_UART_IRQHandler+0x7a>
 8003280:	e114      	b.n	80034ac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003282:	239c      	movs	r3, #156	; 0x9c
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2201      	movs	r2, #1
 800328a:	4013      	ands	r3, r2
 800328c:	d106      	bne.n	800329c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800328e:	23a0      	movs	r3, #160	; 0xa0
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a83      	ldr	r2, [pc, #524]	; (80034a4 <HAL_UART_IRQHandler+0x29c>)
 8003296:	4013      	ands	r3, r2
 8003298:	d100      	bne.n	800329c <HAL_UART_IRQHandler+0x94>
 800329a:	e107      	b.n	80034ac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800329c:	23a4      	movs	r3, #164	; 0xa4
 800329e:	18fb      	adds	r3, r7, r3
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2201      	movs	r2, #1
 80032a4:	4013      	ands	r3, r2
 80032a6:	d012      	beq.n	80032ce <HAL_UART_IRQHandler+0xc6>
 80032a8:	23a0      	movs	r3, #160	; 0xa0
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	2380      	movs	r3, #128	; 0x80
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	4013      	ands	r3, r2
 80032b4:	d00b      	beq.n	80032ce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2201      	movs	r2, #1
 80032bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2280      	movs	r2, #128	; 0x80
 80032c2:	589b      	ldr	r3, [r3, r2]
 80032c4:	2201      	movs	r2, #1
 80032c6:	431a      	orrs	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2180      	movs	r1, #128	; 0x80
 80032cc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80032ce:	23a4      	movs	r3, #164	; 0xa4
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2202      	movs	r2, #2
 80032d6:	4013      	ands	r3, r2
 80032d8:	d011      	beq.n	80032fe <HAL_UART_IRQHandler+0xf6>
 80032da:	239c      	movs	r3, #156	; 0x9c
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2201      	movs	r2, #1
 80032e2:	4013      	ands	r3, r2
 80032e4:	d00b      	beq.n	80032fe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2202      	movs	r2, #2
 80032ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2280      	movs	r2, #128	; 0x80
 80032f2:	589b      	ldr	r3, [r3, r2]
 80032f4:	2204      	movs	r2, #4
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2180      	movs	r1, #128	; 0x80
 80032fc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80032fe:	23a4      	movs	r3, #164	; 0xa4
 8003300:	18fb      	adds	r3, r7, r3
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2204      	movs	r2, #4
 8003306:	4013      	ands	r3, r2
 8003308:	d011      	beq.n	800332e <HAL_UART_IRQHandler+0x126>
 800330a:	239c      	movs	r3, #156	; 0x9c
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2201      	movs	r2, #1
 8003312:	4013      	ands	r3, r2
 8003314:	d00b      	beq.n	800332e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2204      	movs	r2, #4
 800331c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2280      	movs	r2, #128	; 0x80
 8003322:	589b      	ldr	r3, [r3, r2]
 8003324:	2202      	movs	r2, #2
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2180      	movs	r1, #128	; 0x80
 800332c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800332e:	23a4      	movs	r3, #164	; 0xa4
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2208      	movs	r2, #8
 8003336:	4013      	ands	r3, r2
 8003338:	d017      	beq.n	800336a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800333a:	23a0      	movs	r3, #160	; 0xa0
 800333c:	18fb      	adds	r3, r7, r3
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2220      	movs	r2, #32
 8003342:	4013      	ands	r3, r2
 8003344:	d105      	bne.n	8003352 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003346:	239c      	movs	r3, #156	; 0x9c
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2201      	movs	r2, #1
 800334e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003350:	d00b      	beq.n	800336a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2208      	movs	r2, #8
 8003358:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2280      	movs	r2, #128	; 0x80
 800335e:	589b      	ldr	r3, [r3, r2]
 8003360:	2208      	movs	r2, #8
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2180      	movs	r1, #128	; 0x80
 8003368:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800336a:	23a4      	movs	r3, #164	; 0xa4
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	2380      	movs	r3, #128	; 0x80
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	4013      	ands	r3, r2
 8003376:	d013      	beq.n	80033a0 <HAL_UART_IRQHandler+0x198>
 8003378:	23a0      	movs	r3, #160	; 0xa0
 800337a:	18fb      	adds	r3, r7, r3
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	2380      	movs	r3, #128	; 0x80
 8003380:	04db      	lsls	r3, r3, #19
 8003382:	4013      	ands	r3, r2
 8003384:	d00c      	beq.n	80033a0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2280      	movs	r2, #128	; 0x80
 800338c:	0112      	lsls	r2, r2, #4
 800338e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2280      	movs	r2, #128	; 0x80
 8003394:	589b      	ldr	r3, [r3, r2]
 8003396:	2220      	movs	r2, #32
 8003398:	431a      	orrs	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2180      	movs	r1, #128	; 0x80
 800339e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2280      	movs	r2, #128	; 0x80
 80033a4:	589b      	ldr	r3, [r3, r2]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d100      	bne.n	80033ac <HAL_UART_IRQHandler+0x1a4>
 80033aa:	e1f7      	b.n	800379c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80033ac:	23a4      	movs	r3, #164	; 0xa4
 80033ae:	18fb      	adds	r3, r7, r3
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2220      	movs	r2, #32
 80033b4:	4013      	ands	r3, r2
 80033b6:	d00e      	beq.n	80033d6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80033b8:	23a0      	movs	r3, #160	; 0xa0
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2220      	movs	r2, #32
 80033c0:	4013      	ands	r3, r2
 80033c2:	d008      	beq.n	80033d6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	0010      	movs	r0, r2
 80033d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2280      	movs	r2, #128	; 0x80
 80033da:	589b      	ldr	r3, [r3, r2]
 80033dc:	2194      	movs	r1, #148	; 0x94
 80033de:	187a      	adds	r2, r7, r1
 80033e0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2240      	movs	r2, #64	; 0x40
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b40      	cmp	r3, #64	; 0x40
 80033ee:	d004      	beq.n	80033fa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80033f0:	187b      	adds	r3, r7, r1
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2228      	movs	r2, #40	; 0x28
 80033f6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80033f8:	d047      	beq.n	800348a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 fcf7 	bl	8003df0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	2240      	movs	r2, #64	; 0x40
 800340a:	4013      	ands	r3, r2
 800340c:	2b40      	cmp	r3, #64	; 0x40
 800340e:	d137      	bne.n	8003480 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003410:	f3ef 8310 	mrs	r3, PRIMASK
 8003414:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003416:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003418:	2090      	movs	r0, #144	; 0x90
 800341a:	183a      	adds	r2, r7, r0
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	2301      	movs	r3, #1
 8003420:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003422:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003424:	f383 8810 	msr	PRIMASK, r3
}
 8003428:	46c0      	nop			; (mov r8, r8)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2140      	movs	r1, #64	; 0x40
 8003436:	438a      	bics	r2, r1
 8003438:	609a      	str	r2, [r3, #8]
 800343a:	183b      	adds	r3, r7, r0
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003440:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003442:	f383 8810 	msr	PRIMASK, r3
}
 8003446:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344c:	2b00      	cmp	r3, #0
 800344e:	d012      	beq.n	8003476 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003454:	4a14      	ldr	r2, [pc, #80]	; (80034a8 <HAL_UART_IRQHandler+0x2a0>)
 8003456:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345c:	0018      	movs	r0, r3
 800345e:	f7fe f817 	bl	8001490 <HAL_DMA_Abort_IT>
 8003462:	1e03      	subs	r3, r0, #0
 8003464:	d01a      	beq.n	800349c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003470:	0018      	movs	r0, r3
 8003472:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003474:	e012      	b.n	800349c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0018      	movs	r0, r3
 800347a:	f000 f9a5 	bl	80037c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800347e:	e00d      	b.n	800349c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	0018      	movs	r0, r3
 8003484:	f000 f9a0 	bl	80037c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003488:	e008      	b.n	800349c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	0018      	movs	r0, r3
 800348e:	f000 f99b 	bl	80037c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2280      	movs	r2, #128	; 0x80
 8003496:	2100      	movs	r1, #0
 8003498:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800349a:	e17f      	b.n	800379c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800349c:	46c0      	nop			; (mov r8, r8)
    return;
 800349e:	e17d      	b.n	800379c <HAL_UART_IRQHandler+0x594>
 80034a0:	0000080f 	.word	0x0000080f
 80034a4:	04000120 	.word	0x04000120
 80034a8:	08003eb5 	.word	0x08003eb5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d000      	beq.n	80034b6 <HAL_UART_IRQHandler+0x2ae>
 80034b4:	e131      	b.n	800371a <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80034b6:	23a4      	movs	r3, #164	; 0xa4
 80034b8:	18fb      	adds	r3, r7, r3
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2210      	movs	r2, #16
 80034be:	4013      	ands	r3, r2
 80034c0:	d100      	bne.n	80034c4 <HAL_UART_IRQHandler+0x2bc>
 80034c2:	e12a      	b.n	800371a <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80034c4:	23a0      	movs	r3, #160	; 0xa0
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2210      	movs	r2, #16
 80034cc:	4013      	ands	r3, r2
 80034ce:	d100      	bne.n	80034d2 <HAL_UART_IRQHandler+0x2ca>
 80034d0:	e123      	b.n	800371a <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2210      	movs	r2, #16
 80034d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2240      	movs	r2, #64	; 0x40
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b40      	cmp	r3, #64	; 0x40
 80034e6:	d000      	beq.n	80034ea <HAL_UART_IRQHandler+0x2e2>
 80034e8:	e09b      	b.n	8003622 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	217e      	movs	r1, #126	; 0x7e
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80034f8:	187b      	adds	r3, r7, r1
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d100      	bne.n	8003502 <HAL_UART_IRQHandler+0x2fa>
 8003500:	e14e      	b.n	80037a0 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2258      	movs	r2, #88	; 0x58
 8003506:	5a9b      	ldrh	r3, [r3, r2]
 8003508:	187a      	adds	r2, r7, r1
 800350a:	8812      	ldrh	r2, [r2, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d300      	bcc.n	8003512 <HAL_UART_IRQHandler+0x30a>
 8003510:	e146      	b.n	80037a0 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	187a      	adds	r2, r7, r1
 8003516:	215a      	movs	r1, #90	; 0x5a
 8003518:	8812      	ldrh	r2, [r2, #0]
 800351a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	2b20      	cmp	r3, #32
 8003524:	d06e      	beq.n	8003604 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003526:	f3ef 8310 	mrs	r3, PRIMASK
 800352a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800352c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800352e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003530:	2301      	movs	r3, #1
 8003532:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003534:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003536:	f383 8810 	msr	PRIMASK, r3
}
 800353a:	46c0      	nop			; (mov r8, r8)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	499a      	ldr	r1, [pc, #616]	; (80037b0 <HAL_UART_IRQHandler+0x5a8>)
 8003548:	400a      	ands	r2, r1
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800354e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003552:	f383 8810 	msr	PRIMASK, r3
}
 8003556:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003558:	f3ef 8310 	mrs	r3, PRIMASK
 800355c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800355e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003560:	677b      	str	r3, [r7, #116]	; 0x74
 8003562:	2301      	movs	r3, #1
 8003564:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003566:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003568:	f383 8810 	msr	PRIMASK, r3
}
 800356c:	46c0      	nop			; (mov r8, r8)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2101      	movs	r1, #1
 800357a:	438a      	bics	r2, r1
 800357c:	609a      	str	r2, [r3, #8]
 800357e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003580:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003582:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003584:	f383 8810 	msr	PRIMASK, r3
}
 8003588:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800358a:	f3ef 8310 	mrs	r3, PRIMASK
 800358e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003590:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003592:	673b      	str	r3, [r7, #112]	; 0x70
 8003594:	2301      	movs	r3, #1
 8003596:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003598:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800359a:	f383 8810 	msr	PRIMASK, r3
}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2140      	movs	r1, #64	; 0x40
 80035ac:	438a      	bics	r2, r1
 80035ae:	609a      	str	r2, [r3, #8]
 80035b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035b2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035b6:	f383 8810 	msr	PRIMASK, r3
}
 80035ba:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c8:	f3ef 8310 	mrs	r3, PRIMASK
 80035cc:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80035ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035d2:	2301      	movs	r3, #1
 80035d4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d8:	f383 8810 	msr	PRIMASK, r3
}
 80035dc:	46c0      	nop			; (mov r8, r8)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2110      	movs	r1, #16
 80035ea:	438a      	bics	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035f4:	f383 8810 	msr	PRIMASK, r3
}
 80035f8:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fe:	0018      	movs	r0, r3
 8003600:	f7fd ff0e 	bl	8001420 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2258      	movs	r2, #88	; 0x58
 8003608:	5a9a      	ldrh	r2, [r3, r2]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	215a      	movs	r1, #90	; 0x5a
 800360e:	5a5b      	ldrh	r3, [r3, r1]
 8003610:	b29b      	uxth	r3, r3
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	b29a      	uxth	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	0011      	movs	r1, r2
 800361a:	0018      	movs	r0, r3
 800361c:	f000 f8dc 	bl	80037d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003620:	e0be      	b.n	80037a0 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2258      	movs	r2, #88	; 0x58
 8003626:	5a99      	ldrh	r1, [r3, r2]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	225a      	movs	r2, #90	; 0x5a
 800362c:	5a9b      	ldrh	r3, [r3, r2]
 800362e:	b29a      	uxth	r2, r3
 8003630:	208e      	movs	r0, #142	; 0x8e
 8003632:	183b      	adds	r3, r7, r0
 8003634:	1a8a      	subs	r2, r1, r2
 8003636:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	225a      	movs	r2, #90	; 0x5a
 800363c:	5a9b      	ldrh	r3, [r3, r2]
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d100      	bne.n	8003646 <HAL_UART_IRQHandler+0x43e>
 8003644:	e0ae      	b.n	80037a4 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8003646:	183b      	adds	r3, r7, r0
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d100      	bne.n	8003650 <HAL_UART_IRQHandler+0x448>
 800364e:	e0a9      	b.n	80037a4 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003650:	f3ef 8310 	mrs	r3, PRIMASK
 8003654:	60fb      	str	r3, [r7, #12]
  return(result);
 8003656:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003658:	2488      	movs	r4, #136	; 0x88
 800365a:	193a      	adds	r2, r7, r4
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	2301      	movs	r3, #1
 8003660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f383 8810 	msr	PRIMASK, r3
}
 8003668:	46c0      	nop			; (mov r8, r8)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	494f      	ldr	r1, [pc, #316]	; (80037b4 <HAL_UART_IRQHandler+0x5ac>)
 8003676:	400a      	ands	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	193b      	adds	r3, r7, r4
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f383 8810 	msr	PRIMASK, r3
}
 8003686:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003688:	f3ef 8310 	mrs	r3, PRIMASK
 800368c:	61bb      	str	r3, [r7, #24]
  return(result);
 800368e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003690:	2484      	movs	r4, #132	; 0x84
 8003692:	193a      	adds	r2, r7, r4
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	2301      	movs	r3, #1
 8003698:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	f383 8810 	msr	PRIMASK, r3
}
 80036a0:	46c0      	nop			; (mov r8, r8)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	438a      	bics	r2, r1
 80036b0:	609a      	str	r2, [r3, #8]
 80036b2:	193b      	adds	r3, r7, r4
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	f383 8810 	msr	PRIMASK, r3
}
 80036be:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d2:	f3ef 8310 	mrs	r3, PRIMASK
 80036d6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80036d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036da:	2480      	movs	r4, #128	; 0x80
 80036dc:	193a      	adds	r2, r7, r4
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	2301      	movs	r3, #1
 80036e2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e6:	f383 8810 	msr	PRIMASK, r3
}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2110      	movs	r1, #16
 80036f8:	438a      	bics	r2, r1
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	193b      	adds	r3, r7, r4
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003704:	f383 8810 	msr	PRIMASK, r3
}
 8003708:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800370a:	183b      	adds	r3, r7, r0
 800370c:	881a      	ldrh	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	0011      	movs	r1, r2
 8003712:	0018      	movs	r0, r3
 8003714:	f000 f860 	bl	80037d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003718:	e044      	b.n	80037a4 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800371a:	23a4      	movs	r3, #164	; 0xa4
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	035b      	lsls	r3, r3, #13
 8003724:	4013      	ands	r3, r2
 8003726:	d010      	beq.n	800374a <HAL_UART_IRQHandler+0x542>
 8003728:	239c      	movs	r3, #156	; 0x9c
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	03db      	lsls	r3, r3, #15
 8003732:	4013      	ands	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2280      	movs	r2, #128	; 0x80
 800373c:	0352      	lsls	r2, r2, #13
 800373e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	0018      	movs	r0, r3
 8003744:	f000 fbf8 	bl	8003f38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003748:	e02f      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800374a:	23a4      	movs	r3, #164	; 0xa4
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2280      	movs	r2, #128	; 0x80
 8003752:	4013      	ands	r3, r2
 8003754:	d00f      	beq.n	8003776 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003756:	23a0      	movs	r3, #160	; 0xa0
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2280      	movs	r2, #128	; 0x80
 800375e:	4013      	ands	r3, r2
 8003760:	d009      	beq.n	8003776 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003766:	2b00      	cmp	r3, #0
 8003768:	d01e      	beq.n	80037a8 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	0010      	movs	r0, r2
 8003772:	4798      	blx	r3
    }
    return;
 8003774:	e018      	b.n	80037a8 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003776:	23a4      	movs	r3, #164	; 0xa4
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2240      	movs	r2, #64	; 0x40
 800377e:	4013      	ands	r3, r2
 8003780:	d013      	beq.n	80037aa <HAL_UART_IRQHandler+0x5a2>
 8003782:	23a0      	movs	r3, #160	; 0xa0
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2240      	movs	r2, #64	; 0x40
 800378a:	4013      	ands	r3, r2
 800378c:	d00d      	beq.n	80037aa <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	0018      	movs	r0, r3
 8003792:	f000 fba6 	bl	8003ee2 <UART_EndTransmit_IT>
    return;
 8003796:	e008      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
      return;
 8003798:	46c0      	nop			; (mov r8, r8)
 800379a:	e006      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
    return;
 800379c:	46c0      	nop			; (mov r8, r8)
 800379e:	e004      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
      return;
 80037a0:	46c0      	nop			; (mov r8, r8)
 80037a2:	e002      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
      return;
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	e000      	b.n	80037aa <HAL_UART_IRQHandler+0x5a2>
    return;
 80037a8:	46c0      	nop			; (mov r8, r8)
  }

}
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b02b      	add	sp, #172	; 0xac
 80037ae:	bd90      	pop	{r4, r7, pc}
 80037b0:	fffffeff 	.word	0xfffffeff
 80037b4:	fffffedf 	.word	0xfffffedf

080037b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	46bd      	mov	sp, r7
 80037c4:	b002      	add	sp, #8
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80037d0:	46c0      	nop			; (mov r8, r8)
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b002      	add	sp, #8
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	000a      	movs	r2, r1
 80037e2:	1cbb      	adds	r3, r7, #2
 80037e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b088      	sub	sp, #32
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037f8:	231e      	movs	r3, #30
 80037fa:	18fb      	adds	r3, r7, r3
 80037fc:	2200      	movs	r2, #0
 80037fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	4313      	orrs	r3, r2
 8003816:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a8d      	ldr	r2, [pc, #564]	; (8003a54 <UART_SetConfig+0x264>)
 8003820:	4013      	ands	r3, r2
 8003822:	0019      	movs	r1, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	430a      	orrs	r2, r1
 800382c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	4a88      	ldr	r2, [pc, #544]	; (8003a58 <UART_SetConfig+0x268>)
 8003836:	4013      	ands	r3, r2
 8003838:	0019      	movs	r1, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	4313      	orrs	r3, r2
 8003854:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a7f      	ldr	r2, [pc, #508]	; (8003a5c <UART_SetConfig+0x26c>)
 800385e:	4013      	ands	r3, r2
 8003860:	0019      	movs	r1, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	430a      	orrs	r2, r1
 800386a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a7b      	ldr	r2, [pc, #492]	; (8003a60 <UART_SetConfig+0x270>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d127      	bne.n	80038c6 <UART_SetConfig+0xd6>
 8003876:	4b7b      	ldr	r3, [pc, #492]	; (8003a64 <UART_SetConfig+0x274>)
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	2203      	movs	r2, #3
 800387c:	4013      	ands	r3, r2
 800387e:	2b03      	cmp	r3, #3
 8003880:	d00d      	beq.n	800389e <UART_SetConfig+0xae>
 8003882:	d81b      	bhi.n	80038bc <UART_SetConfig+0xcc>
 8003884:	2b02      	cmp	r3, #2
 8003886:	d014      	beq.n	80038b2 <UART_SetConfig+0xc2>
 8003888:	d818      	bhi.n	80038bc <UART_SetConfig+0xcc>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <UART_SetConfig+0xa4>
 800388e:	2b01      	cmp	r3, #1
 8003890:	d00a      	beq.n	80038a8 <UART_SetConfig+0xb8>
 8003892:	e013      	b.n	80038bc <UART_SetConfig+0xcc>
 8003894:	231f      	movs	r3, #31
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
 800389c:	e021      	b.n	80038e2 <UART_SetConfig+0xf2>
 800389e:	231f      	movs	r3, #31
 80038a0:	18fb      	adds	r3, r7, r3
 80038a2:	2202      	movs	r2, #2
 80038a4:	701a      	strb	r2, [r3, #0]
 80038a6:	e01c      	b.n	80038e2 <UART_SetConfig+0xf2>
 80038a8:	231f      	movs	r3, #31
 80038aa:	18fb      	adds	r3, r7, r3
 80038ac:	2204      	movs	r2, #4
 80038ae:	701a      	strb	r2, [r3, #0]
 80038b0:	e017      	b.n	80038e2 <UART_SetConfig+0xf2>
 80038b2:	231f      	movs	r3, #31
 80038b4:	18fb      	adds	r3, r7, r3
 80038b6:	2208      	movs	r2, #8
 80038b8:	701a      	strb	r2, [r3, #0]
 80038ba:	e012      	b.n	80038e2 <UART_SetConfig+0xf2>
 80038bc:	231f      	movs	r3, #31
 80038be:	18fb      	adds	r3, r7, r3
 80038c0:	2210      	movs	r2, #16
 80038c2:	701a      	strb	r2, [r3, #0]
 80038c4:	e00d      	b.n	80038e2 <UART_SetConfig+0xf2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a67      	ldr	r2, [pc, #412]	; (8003a68 <UART_SetConfig+0x278>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d104      	bne.n	80038da <UART_SetConfig+0xea>
 80038d0:	231f      	movs	r3, #31
 80038d2:	18fb      	adds	r3, r7, r3
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]
 80038d8:	e003      	b.n	80038e2 <UART_SetConfig+0xf2>
 80038da:	231f      	movs	r3, #31
 80038dc:	18fb      	adds	r3, r7, r3
 80038de:	2210      	movs	r2, #16
 80038e0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	2380      	movs	r3, #128	; 0x80
 80038e8:	021b      	lsls	r3, r3, #8
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d15d      	bne.n	80039aa <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 80038ee:	231f      	movs	r3, #31
 80038f0:	18fb      	adds	r3, r7, r3
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b08      	cmp	r3, #8
 80038f6:	d015      	beq.n	8003924 <UART_SetConfig+0x134>
 80038f8:	dc18      	bgt.n	800392c <UART_SetConfig+0x13c>
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d00d      	beq.n	800391a <UART_SetConfig+0x12a>
 80038fe:	dc15      	bgt.n	800392c <UART_SetConfig+0x13c>
 8003900:	2b00      	cmp	r3, #0
 8003902:	d002      	beq.n	800390a <UART_SetConfig+0x11a>
 8003904:	2b02      	cmp	r3, #2
 8003906:	d005      	beq.n	8003914 <UART_SetConfig+0x124>
 8003908:	e010      	b.n	800392c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800390a:	f7ff fa8b 	bl	8002e24 <HAL_RCC_GetPCLK1Freq>
 800390e:	0003      	movs	r3, r0
 8003910:	61bb      	str	r3, [r7, #24]
        break;
 8003912:	e012      	b.n	800393a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003914:	4b55      	ldr	r3, [pc, #340]	; (8003a6c <UART_SetConfig+0x27c>)
 8003916:	61bb      	str	r3, [r7, #24]
        break;
 8003918:	e00f      	b.n	800393a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800391a:	f7ff fa15 	bl	8002d48 <HAL_RCC_GetSysClockFreq>
 800391e:	0003      	movs	r3, r0
 8003920:	61bb      	str	r3, [r7, #24]
        break;
 8003922:	e00a      	b.n	800393a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003924:	2380      	movs	r3, #128	; 0x80
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	61bb      	str	r3, [r7, #24]
        break;
 800392a:	e006      	b.n	800393a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003930:	231e      	movs	r3, #30
 8003932:	18fb      	adds	r3, r7, r3
 8003934:	2201      	movs	r2, #1
 8003936:	701a      	strb	r2, [r3, #0]
        break;
 8003938:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d100      	bne.n	8003942 <UART_SetConfig+0x152>
 8003940:	e07b      	b.n	8003a3a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	005a      	lsls	r2, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	085b      	lsrs	r3, r3, #1
 800394c:	18d2      	adds	r2, r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	0019      	movs	r1, r3
 8003954:	0010      	movs	r0, r2
 8003956:	f7fc fbe1 	bl	800011c <__udivsi3>
 800395a:	0003      	movs	r3, r0
 800395c:	b29b      	uxth	r3, r3
 800395e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b0f      	cmp	r3, #15
 8003964:	d91c      	bls.n	80039a0 <UART_SetConfig+0x1b0>
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	2380      	movs	r3, #128	; 0x80
 800396a:	025b      	lsls	r3, r3, #9
 800396c:	429a      	cmp	r2, r3
 800396e:	d217      	bcs.n	80039a0 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	b29a      	uxth	r2, r3
 8003974:	200e      	movs	r0, #14
 8003976:	183b      	adds	r3, r7, r0
 8003978:	210f      	movs	r1, #15
 800397a:	438a      	bics	r2, r1
 800397c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	085b      	lsrs	r3, r3, #1
 8003982:	b29b      	uxth	r3, r3
 8003984:	2207      	movs	r2, #7
 8003986:	4013      	ands	r3, r2
 8003988:	b299      	uxth	r1, r3
 800398a:	183b      	adds	r3, r7, r0
 800398c:	183a      	adds	r2, r7, r0
 800398e:	8812      	ldrh	r2, [r2, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	183a      	adds	r2, r7, r0
 800399a:	8812      	ldrh	r2, [r2, #0]
 800399c:	60da      	str	r2, [r3, #12]
 800399e:	e04c      	b.n	8003a3a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80039a0:	231e      	movs	r3, #30
 80039a2:	18fb      	adds	r3, r7, r3
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
 80039a8:	e047      	b.n	8003a3a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039aa:	231f      	movs	r3, #31
 80039ac:	18fb      	adds	r3, r7, r3
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d015      	beq.n	80039e0 <UART_SetConfig+0x1f0>
 80039b4:	dc18      	bgt.n	80039e8 <UART_SetConfig+0x1f8>
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d00d      	beq.n	80039d6 <UART_SetConfig+0x1e6>
 80039ba:	dc15      	bgt.n	80039e8 <UART_SetConfig+0x1f8>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <UART_SetConfig+0x1d6>
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d005      	beq.n	80039d0 <UART_SetConfig+0x1e0>
 80039c4:	e010      	b.n	80039e8 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039c6:	f7ff fa2d 	bl	8002e24 <HAL_RCC_GetPCLK1Freq>
 80039ca:	0003      	movs	r3, r0
 80039cc:	61bb      	str	r3, [r7, #24]
        break;
 80039ce:	e012      	b.n	80039f6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039d0:	4b26      	ldr	r3, [pc, #152]	; (8003a6c <UART_SetConfig+0x27c>)
 80039d2:	61bb      	str	r3, [r7, #24]
        break;
 80039d4:	e00f      	b.n	80039f6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039d6:	f7ff f9b7 	bl	8002d48 <HAL_RCC_GetSysClockFreq>
 80039da:	0003      	movs	r3, r0
 80039dc:	61bb      	str	r3, [r7, #24]
        break;
 80039de:	e00a      	b.n	80039f6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	61bb      	str	r3, [r7, #24]
        break;
 80039e6:	e006      	b.n	80039f6 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039ec:	231e      	movs	r3, #30
 80039ee:	18fb      	adds	r3, r7, r3
 80039f0:	2201      	movs	r2, #1
 80039f2:	701a      	strb	r2, [r3, #0]
        break;
 80039f4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01e      	beq.n	8003a3a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	085a      	lsrs	r2, r3, #1
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	18d2      	adds	r2, r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	0019      	movs	r1, r3
 8003a0c:	0010      	movs	r0, r2
 8003a0e:	f7fc fb85 	bl	800011c <__udivsi3>
 8003a12:	0003      	movs	r3, r0
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	2b0f      	cmp	r3, #15
 8003a1c:	d909      	bls.n	8003a32 <UART_SetConfig+0x242>
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	025b      	lsls	r3, r3, #9
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d204      	bcs.n	8003a32 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	60da      	str	r2, [r3, #12]
 8003a30:	e003      	b.n	8003a3a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003a32:	231e      	movs	r3, #30
 8003a34:	18fb      	adds	r3, r7, r3
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a46:	231e      	movs	r3, #30
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	781b      	ldrb	r3, [r3, #0]
}
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b008      	add	sp, #32
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	ffff69f3 	.word	0xffff69f3
 8003a58:	ffffcfff 	.word	0xffffcfff
 8003a5c:	fffff4ff 	.word	0xfffff4ff
 8003a60:	40013800 	.word	0x40013800
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40004400 	.word	0x40004400
 8003a6c:	007a1200 	.word	0x007a1200

08003a70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d00b      	beq.n	8003a9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	4a4a      	ldr	r2, [pc, #296]	; (8003bb4 <UART_AdvFeatureConfig+0x144>)
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	0019      	movs	r1, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	d00b      	beq.n	8003abc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4a43      	ldr	r2, [pc, #268]	; (8003bb8 <UART_AdvFeatureConfig+0x148>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	0019      	movs	r1, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	2204      	movs	r2, #4
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	d00b      	beq.n	8003ade <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	4a3b      	ldr	r2, [pc, #236]	; (8003bbc <UART_AdvFeatureConfig+0x14c>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	0019      	movs	r1, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	d00b      	beq.n	8003b00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	4a34      	ldr	r2, [pc, #208]	; (8003bc0 <UART_AdvFeatureConfig+0x150>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	0019      	movs	r1, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	2210      	movs	r2, #16
 8003b06:	4013      	ands	r3, r2
 8003b08:	d00b      	beq.n	8003b22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	4a2c      	ldr	r2, [pc, #176]	; (8003bc4 <UART_AdvFeatureConfig+0x154>)
 8003b12:	4013      	ands	r3, r2
 8003b14:	0019      	movs	r1, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	2220      	movs	r2, #32
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d00b      	beq.n	8003b44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	4a25      	ldr	r2, [pc, #148]	; (8003bc8 <UART_AdvFeatureConfig+0x158>)
 8003b34:	4013      	ands	r3, r2
 8003b36:	0019      	movs	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b48:	2240      	movs	r2, #64	; 0x40
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d01d      	beq.n	8003b8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4a1d      	ldr	r2, [pc, #116]	; (8003bcc <UART_AdvFeatureConfig+0x15c>)
 8003b56:	4013      	ands	r3, r2
 8003b58:	0019      	movs	r1, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b6a:	2380      	movs	r3, #128	; 0x80
 8003b6c:	035b      	lsls	r3, r3, #13
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d10b      	bne.n	8003b8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4a15      	ldr	r2, [pc, #84]	; (8003bd0 <UART_AdvFeatureConfig+0x160>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	0019      	movs	r1, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	2280      	movs	r2, #128	; 0x80
 8003b90:	4013      	ands	r3, r2
 8003b92:	d00b      	beq.n	8003bac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	4a0e      	ldr	r2, [pc, #56]	; (8003bd4 <UART_AdvFeatureConfig+0x164>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	0019      	movs	r1, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	605a      	str	r2, [r3, #4]
  }
}
 8003bac:	46c0      	nop			; (mov r8, r8)
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b002      	add	sp, #8
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	fffdffff 	.word	0xfffdffff
 8003bb8:	fffeffff 	.word	0xfffeffff
 8003bbc:	fffbffff 	.word	0xfffbffff
 8003bc0:	ffff7fff 	.word	0xffff7fff
 8003bc4:	ffffefff 	.word	0xffffefff
 8003bc8:	ffffdfff 	.word	0xffffdfff
 8003bcc:	ffefffff 	.word	0xffefffff
 8003bd0:	ff9fffff 	.word	0xff9fffff
 8003bd4:	fff7ffff 	.word	0xfff7ffff

08003bd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af02      	add	r7, sp, #8
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2280      	movs	r2, #128	; 0x80
 8003be4:	2100      	movs	r1, #0
 8003be6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003be8:	f7fd faea 	bl	80011c0 <HAL_GetTick>
 8003bec:	0003      	movs	r3, r0
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2208      	movs	r2, #8
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d10c      	bne.n	8003c18 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2280      	movs	r2, #128	; 0x80
 8003c02:	0391      	lsls	r1, r2, #14
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4a17      	ldr	r2, [pc, #92]	; (8003c64 <UART_CheckIdleState+0x8c>)
 8003c08:	9200      	str	r2, [sp, #0]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f000 f82c 	bl	8003c68 <UART_WaitOnFlagUntilTimeout>
 8003c10:	1e03      	subs	r3, r0, #0
 8003c12:	d001      	beq.n	8003c18 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e021      	b.n	8003c5c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2204      	movs	r2, #4
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d10c      	bne.n	8003c40 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2280      	movs	r2, #128	; 0x80
 8003c2a:	03d1      	lsls	r1, r2, #15
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4a0d      	ldr	r2, [pc, #52]	; (8003c64 <UART_CheckIdleState+0x8c>)
 8003c30:	9200      	str	r2, [sp, #0]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f000 f818 	bl	8003c68 <UART_WaitOnFlagUntilTimeout>
 8003c38:	1e03      	subs	r3, r0, #0
 8003c3a:	d001      	beq.n	8003c40 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e00d      	b.n	8003c5c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2220      	movs	r2, #32
 8003c44:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2274      	movs	r2, #116	; 0x74
 8003c56:	2100      	movs	r1, #0
 8003c58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	b004      	add	sp, #16
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	01ffffff 	.word	0x01ffffff

08003c68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b094      	sub	sp, #80	; 0x50
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	1dfb      	adds	r3, r7, #7
 8003c76:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c78:	e0a3      	b.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	d100      	bne.n	8003c82 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003c80:	e09f      	b.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c82:	f7fd fa9d 	bl	80011c0 <HAL_GetTick>
 8003c86:	0002      	movs	r2, r0
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d302      	bcc.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d13d      	bne.n	8003d14 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c98:	f3ef 8310 	mrs	r3, PRIMASK
 8003c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ca0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	f383 8810 	msr	PRIMASK, r3
}
 8003cac:	46c0      	nop			; (mov r8, r8)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	494c      	ldr	r1, [pc, #304]	; (8003dec <UART_WaitOnFlagUntilTimeout+0x184>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cc0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc4:	f383 8810 	msr	PRIMASK, r3
}
 8003cc8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cca:	f3ef 8310 	mrs	r3, PRIMASK
 8003cce:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	643b      	str	r3, [r7, #64]	; 0x40
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cda:	f383 8810 	msr	PRIMASK, r3
}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2101      	movs	r1, #1
 8003cec:	438a      	bics	r2, r1
 8003cee:	609a      	str	r2, [r3, #8]
 8003cf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf6:	f383 8810 	msr	PRIMASK, r3
}
 8003cfa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2274      	movs	r2, #116	; 0x74
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e067      	b.n	8003de4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2204      	movs	r2, #4
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d050      	beq.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	69da      	ldr	r2, [r3, #28]
 8003d26:	2380      	movs	r3, #128	; 0x80
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d146      	bne.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2280      	movs	r2, #128	; 0x80
 8003d3a:	0112      	lsls	r2, r2, #4
 8003d3c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d42:	613b      	str	r3, [r7, #16]
  return(result);
 8003d44:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d48:	2301      	movs	r3, #1
 8003d4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f383 8810 	msr	PRIMASK, r3
}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4923      	ldr	r1, [pc, #140]	; (8003dec <UART_WaitOnFlagUntilTimeout+0x184>)
 8003d60:	400a      	ands	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d66:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	f383 8810 	msr	PRIMASK, r3
}
 8003d6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d70:	f3ef 8310 	mrs	r3, PRIMASK
 8003d74:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d76:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d78:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d7e:	6a3b      	ldr	r3, [r7, #32]
 8003d80:	f383 8810 	msr	PRIMASK, r3
}
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2101      	movs	r1, #1
 8003d92:	438a      	bics	r2, r1
 8003d94:	609a      	str	r2, [r3, #8]
 8003d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d98:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	f383 8810 	msr	PRIMASK, r3
}
 8003da0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2220      	movs	r2, #32
 8003da6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2280      	movs	r2, #128	; 0x80
 8003db2:	2120      	movs	r1, #32
 8003db4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2274      	movs	r2, #116	; 0x74
 8003dba:	2100      	movs	r1, #0
 8003dbc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e010      	b.n	8003de4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	425a      	negs	r2, r3
 8003dd2:	4153      	adcs	r3, r2
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	001a      	movs	r2, r3
 8003dd8:	1dfb      	adds	r3, r7, #7
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d100      	bne.n	8003de2 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003de0:	e74b      	b.n	8003c7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	0018      	movs	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b014      	add	sp, #80	; 0x50
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	fffffe5f 	.word	0xfffffe5f

08003df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b08e      	sub	sp, #56	; 0x38
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df8:	f3ef 8310 	mrs	r3, PRIMASK
 8003dfc:	617b      	str	r3, [r7, #20]
  return(result);
 8003dfe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e00:	637b      	str	r3, [r7, #52]	; 0x34
 8003e02:	2301      	movs	r3, #1
 8003e04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f383 8810 	msr	PRIMASK, r3
}
 8003e0c:	46c0      	nop			; (mov r8, r8)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4925      	ldr	r1, [pc, #148]	; (8003eb0 <UART_EndRxTransfer+0xc0>)
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f383 8810 	msr	PRIMASK, r3
}
 8003e28:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e2e:	623b      	str	r3, [r7, #32]
  return(result);
 8003e30:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e32:	633b      	str	r3, [r7, #48]	; 0x30
 8003e34:	2301      	movs	r3, #1
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	f383 8810 	msr	PRIMASK, r3
}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689a      	ldr	r2, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	438a      	bics	r2, r1
 8003e4e:	609a      	str	r2, [r3, #8]
 8003e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e52:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e56:	f383 8810 	msr	PRIMASK, r3
}
 8003e5a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d118      	bne.n	8003e96 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e64:	f3ef 8310 	mrs	r3, PRIMASK
 8003e68:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e6e:	2301      	movs	r3, #1
 8003e70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f383 8810 	msr	PRIMASK, r3
}
 8003e78:	46c0      	nop			; (mov r8, r8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2110      	movs	r1, #16
 8003e86:	438a      	bics	r2, r1
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f383 8810 	msr	PRIMASK, r3
}
 8003e94:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003ea8:	46c0      	nop			; (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b00e      	add	sp, #56	; 0x38
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	fffffedf 	.word	0xfffffedf

08003eb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	225a      	movs	r2, #90	; 0x5a
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2252      	movs	r2, #82	; 0x52
 8003ece:	2100      	movs	r1, #0
 8003ed0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7ff fc77 	bl	80037c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	46bd      	mov	sp, r7
 8003ede:	b004      	add	sp, #16
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b086      	sub	sp, #24
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eea:	f3ef 8310 	mrs	r3, PRIMASK
 8003eee:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ef0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f383 8810 	msr	PRIMASK, r3
}
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2140      	movs	r1, #64	; 0x40
 8003f0c:	438a      	bics	r2, r1
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	f383 8810 	msr	PRIMASK, r3
}
 8003f1a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f7ff fc44 	bl	80037b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f30:	46c0      	nop			; (mov r8, r8)
 8003f32:	46bd      	mov	sp, r7
 8003f34:	b006      	add	sp, #24
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003f40:	46c0      	nop			; (mov r8, r8)
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b002      	add	sp, #8
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <__errno>:
 8003f48:	4b01      	ldr	r3, [pc, #4]	; (8003f50 <__errno+0x8>)
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	4770      	bx	lr
 8003f4e:	46c0      	nop			; (mov r8, r8)
 8003f50:	2000000c 	.word	0x2000000c

08003f54 <__libc_init_array>:
 8003f54:	b570      	push	{r4, r5, r6, lr}
 8003f56:	2600      	movs	r6, #0
 8003f58:	4d0c      	ldr	r5, [pc, #48]	; (8003f8c <__libc_init_array+0x38>)
 8003f5a:	4c0d      	ldr	r4, [pc, #52]	; (8003f90 <__libc_init_array+0x3c>)
 8003f5c:	1b64      	subs	r4, r4, r5
 8003f5e:	10a4      	asrs	r4, r4, #2
 8003f60:	42a6      	cmp	r6, r4
 8003f62:	d109      	bne.n	8003f78 <__libc_init_array+0x24>
 8003f64:	2600      	movs	r6, #0
 8003f66:	f000 fc8b 	bl	8004880 <_init>
 8003f6a:	4d0a      	ldr	r5, [pc, #40]	; (8003f94 <__libc_init_array+0x40>)
 8003f6c:	4c0a      	ldr	r4, [pc, #40]	; (8003f98 <__libc_init_array+0x44>)
 8003f6e:	1b64      	subs	r4, r4, r5
 8003f70:	10a4      	asrs	r4, r4, #2
 8003f72:	42a6      	cmp	r6, r4
 8003f74:	d105      	bne.n	8003f82 <__libc_init_array+0x2e>
 8003f76:	bd70      	pop	{r4, r5, r6, pc}
 8003f78:	00b3      	lsls	r3, r6, #2
 8003f7a:	58eb      	ldr	r3, [r5, r3]
 8003f7c:	4798      	blx	r3
 8003f7e:	3601      	adds	r6, #1
 8003f80:	e7ee      	b.n	8003f60 <__libc_init_array+0xc>
 8003f82:	00b3      	lsls	r3, r6, #2
 8003f84:	58eb      	ldr	r3, [r5, r3]
 8003f86:	4798      	blx	r3
 8003f88:	3601      	adds	r6, #1
 8003f8a:	e7f2      	b.n	8003f72 <__libc_init_array+0x1e>
 8003f8c:	08004980 	.word	0x08004980
 8003f90:	08004980 	.word	0x08004980
 8003f94:	08004980 	.word	0x08004980
 8003f98:	08004984 	.word	0x08004984

08003f9c <memset>:
 8003f9c:	0003      	movs	r3, r0
 8003f9e:	1882      	adds	r2, r0, r2
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d100      	bne.n	8003fa6 <memset+0xa>
 8003fa4:	4770      	bx	lr
 8003fa6:	7019      	strb	r1, [r3, #0]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	e7f9      	b.n	8003fa0 <memset+0x4>

08003fac <siprintf>:
 8003fac:	b40e      	push	{r1, r2, r3}
 8003fae:	b500      	push	{lr}
 8003fb0:	490b      	ldr	r1, [pc, #44]	; (8003fe0 <siprintf+0x34>)
 8003fb2:	b09c      	sub	sp, #112	; 0x70
 8003fb4:	ab1d      	add	r3, sp, #116	; 0x74
 8003fb6:	9002      	str	r0, [sp, #8]
 8003fb8:	9006      	str	r0, [sp, #24]
 8003fba:	9107      	str	r1, [sp, #28]
 8003fbc:	9104      	str	r1, [sp, #16]
 8003fbe:	4809      	ldr	r0, [pc, #36]	; (8003fe4 <siprintf+0x38>)
 8003fc0:	4909      	ldr	r1, [pc, #36]	; (8003fe8 <siprintf+0x3c>)
 8003fc2:	cb04      	ldmia	r3!, {r2}
 8003fc4:	9105      	str	r1, [sp, #20]
 8003fc6:	6800      	ldr	r0, [r0, #0]
 8003fc8:	a902      	add	r1, sp, #8
 8003fca:	9301      	str	r3, [sp, #4]
 8003fcc:	f000 f870 	bl	80040b0 <_svfiprintf_r>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	9a02      	ldr	r2, [sp, #8]
 8003fd4:	7013      	strb	r3, [r2, #0]
 8003fd6:	b01c      	add	sp, #112	; 0x70
 8003fd8:	bc08      	pop	{r3}
 8003fda:	b003      	add	sp, #12
 8003fdc:	4718      	bx	r3
 8003fde:	46c0      	nop			; (mov r8, r8)
 8003fe0:	7fffffff 	.word	0x7fffffff
 8003fe4:	2000000c 	.word	0x2000000c
 8003fe8:	ffff0208 	.word	0xffff0208

08003fec <__ssputs_r>:
 8003fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fee:	688e      	ldr	r6, [r1, #8]
 8003ff0:	b085      	sub	sp, #20
 8003ff2:	0007      	movs	r7, r0
 8003ff4:	000c      	movs	r4, r1
 8003ff6:	9203      	str	r2, [sp, #12]
 8003ff8:	9301      	str	r3, [sp, #4]
 8003ffa:	429e      	cmp	r6, r3
 8003ffc:	d83c      	bhi.n	8004078 <__ssputs_r+0x8c>
 8003ffe:	2390      	movs	r3, #144	; 0x90
 8004000:	898a      	ldrh	r2, [r1, #12]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	421a      	tst	r2, r3
 8004006:	d034      	beq.n	8004072 <__ssputs_r+0x86>
 8004008:	6909      	ldr	r1, [r1, #16]
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	6960      	ldr	r0, [r4, #20]
 800400e:	1a5b      	subs	r3, r3, r1
 8004010:	9302      	str	r3, [sp, #8]
 8004012:	2303      	movs	r3, #3
 8004014:	4343      	muls	r3, r0
 8004016:	0fdd      	lsrs	r5, r3, #31
 8004018:	18ed      	adds	r5, r5, r3
 800401a:	9b01      	ldr	r3, [sp, #4]
 800401c:	9802      	ldr	r0, [sp, #8]
 800401e:	3301      	adds	r3, #1
 8004020:	181b      	adds	r3, r3, r0
 8004022:	106d      	asrs	r5, r5, #1
 8004024:	42ab      	cmp	r3, r5
 8004026:	d900      	bls.n	800402a <__ssputs_r+0x3e>
 8004028:	001d      	movs	r5, r3
 800402a:	0553      	lsls	r3, r2, #21
 800402c:	d532      	bpl.n	8004094 <__ssputs_r+0xa8>
 800402e:	0029      	movs	r1, r5
 8004030:	0038      	movs	r0, r7
 8004032:	f000 fb53 	bl	80046dc <_malloc_r>
 8004036:	1e06      	subs	r6, r0, #0
 8004038:	d109      	bne.n	800404e <__ssputs_r+0x62>
 800403a:	230c      	movs	r3, #12
 800403c:	603b      	str	r3, [r7, #0]
 800403e:	2340      	movs	r3, #64	; 0x40
 8004040:	2001      	movs	r0, #1
 8004042:	89a2      	ldrh	r2, [r4, #12]
 8004044:	4240      	negs	r0, r0
 8004046:	4313      	orrs	r3, r2
 8004048:	81a3      	strh	r3, [r4, #12]
 800404a:	b005      	add	sp, #20
 800404c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800404e:	9a02      	ldr	r2, [sp, #8]
 8004050:	6921      	ldr	r1, [r4, #16]
 8004052:	f000 faba 	bl	80045ca <memcpy>
 8004056:	89a3      	ldrh	r3, [r4, #12]
 8004058:	4a14      	ldr	r2, [pc, #80]	; (80040ac <__ssputs_r+0xc0>)
 800405a:	401a      	ands	r2, r3
 800405c:	2380      	movs	r3, #128	; 0x80
 800405e:	4313      	orrs	r3, r2
 8004060:	81a3      	strh	r3, [r4, #12]
 8004062:	9b02      	ldr	r3, [sp, #8]
 8004064:	6126      	str	r6, [r4, #16]
 8004066:	18f6      	adds	r6, r6, r3
 8004068:	6026      	str	r6, [r4, #0]
 800406a:	6165      	str	r5, [r4, #20]
 800406c:	9e01      	ldr	r6, [sp, #4]
 800406e:	1aed      	subs	r5, r5, r3
 8004070:	60a5      	str	r5, [r4, #8]
 8004072:	9b01      	ldr	r3, [sp, #4]
 8004074:	429e      	cmp	r6, r3
 8004076:	d900      	bls.n	800407a <__ssputs_r+0x8e>
 8004078:	9e01      	ldr	r6, [sp, #4]
 800407a:	0032      	movs	r2, r6
 800407c:	9903      	ldr	r1, [sp, #12]
 800407e:	6820      	ldr	r0, [r4, #0]
 8004080:	f000 faac 	bl	80045dc <memmove>
 8004084:	68a3      	ldr	r3, [r4, #8]
 8004086:	2000      	movs	r0, #0
 8004088:	1b9b      	subs	r3, r3, r6
 800408a:	60a3      	str	r3, [r4, #8]
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	199e      	adds	r6, r3, r6
 8004090:	6026      	str	r6, [r4, #0]
 8004092:	e7da      	b.n	800404a <__ssputs_r+0x5e>
 8004094:	002a      	movs	r2, r5
 8004096:	0038      	movs	r0, r7
 8004098:	f000 fb96 	bl	80047c8 <_realloc_r>
 800409c:	1e06      	subs	r6, r0, #0
 800409e:	d1e0      	bne.n	8004062 <__ssputs_r+0x76>
 80040a0:	0038      	movs	r0, r7
 80040a2:	6921      	ldr	r1, [r4, #16]
 80040a4:	f000 faae 	bl	8004604 <_free_r>
 80040a8:	e7c7      	b.n	800403a <__ssputs_r+0x4e>
 80040aa:	46c0      	nop			; (mov r8, r8)
 80040ac:	fffffb7f 	.word	0xfffffb7f

080040b0 <_svfiprintf_r>:
 80040b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040b2:	b0a1      	sub	sp, #132	; 0x84
 80040b4:	9003      	str	r0, [sp, #12]
 80040b6:	001d      	movs	r5, r3
 80040b8:	898b      	ldrh	r3, [r1, #12]
 80040ba:	000f      	movs	r7, r1
 80040bc:	0016      	movs	r6, r2
 80040be:	061b      	lsls	r3, r3, #24
 80040c0:	d511      	bpl.n	80040e6 <_svfiprintf_r+0x36>
 80040c2:	690b      	ldr	r3, [r1, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10e      	bne.n	80040e6 <_svfiprintf_r+0x36>
 80040c8:	2140      	movs	r1, #64	; 0x40
 80040ca:	f000 fb07 	bl	80046dc <_malloc_r>
 80040ce:	6038      	str	r0, [r7, #0]
 80040d0:	6138      	str	r0, [r7, #16]
 80040d2:	2800      	cmp	r0, #0
 80040d4:	d105      	bne.n	80040e2 <_svfiprintf_r+0x32>
 80040d6:	230c      	movs	r3, #12
 80040d8:	9a03      	ldr	r2, [sp, #12]
 80040da:	3801      	subs	r0, #1
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	b021      	add	sp, #132	; 0x84
 80040e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040e2:	2340      	movs	r3, #64	; 0x40
 80040e4:	617b      	str	r3, [r7, #20]
 80040e6:	2300      	movs	r3, #0
 80040e8:	ac08      	add	r4, sp, #32
 80040ea:	6163      	str	r3, [r4, #20]
 80040ec:	3320      	adds	r3, #32
 80040ee:	7663      	strb	r3, [r4, #25]
 80040f0:	3310      	adds	r3, #16
 80040f2:	76a3      	strb	r3, [r4, #26]
 80040f4:	9507      	str	r5, [sp, #28]
 80040f6:	0035      	movs	r5, r6
 80040f8:	782b      	ldrb	r3, [r5, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <_svfiprintf_r+0x52>
 80040fe:	2b25      	cmp	r3, #37	; 0x25
 8004100:	d147      	bne.n	8004192 <_svfiprintf_r+0xe2>
 8004102:	1bab      	subs	r3, r5, r6
 8004104:	9305      	str	r3, [sp, #20]
 8004106:	42b5      	cmp	r5, r6
 8004108:	d00c      	beq.n	8004124 <_svfiprintf_r+0x74>
 800410a:	0032      	movs	r2, r6
 800410c:	0039      	movs	r1, r7
 800410e:	9803      	ldr	r0, [sp, #12]
 8004110:	f7ff ff6c 	bl	8003fec <__ssputs_r>
 8004114:	1c43      	adds	r3, r0, #1
 8004116:	d100      	bne.n	800411a <_svfiprintf_r+0x6a>
 8004118:	e0ae      	b.n	8004278 <_svfiprintf_r+0x1c8>
 800411a:	6962      	ldr	r2, [r4, #20]
 800411c:	9b05      	ldr	r3, [sp, #20]
 800411e:	4694      	mov	ip, r2
 8004120:	4463      	add	r3, ip
 8004122:	6163      	str	r3, [r4, #20]
 8004124:	782b      	ldrb	r3, [r5, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d100      	bne.n	800412c <_svfiprintf_r+0x7c>
 800412a:	e0a5      	b.n	8004278 <_svfiprintf_r+0x1c8>
 800412c:	2201      	movs	r2, #1
 800412e:	2300      	movs	r3, #0
 8004130:	4252      	negs	r2, r2
 8004132:	6062      	str	r2, [r4, #4]
 8004134:	a904      	add	r1, sp, #16
 8004136:	3254      	adds	r2, #84	; 0x54
 8004138:	1852      	adds	r2, r2, r1
 800413a:	1c6e      	adds	r6, r5, #1
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	60e3      	str	r3, [r4, #12]
 8004140:	60a3      	str	r3, [r4, #8]
 8004142:	7013      	strb	r3, [r2, #0]
 8004144:	65a3      	str	r3, [r4, #88]	; 0x58
 8004146:	2205      	movs	r2, #5
 8004148:	7831      	ldrb	r1, [r6, #0]
 800414a:	4854      	ldr	r0, [pc, #336]	; (800429c <_svfiprintf_r+0x1ec>)
 800414c:	f000 fa32 	bl	80045b4 <memchr>
 8004150:	1c75      	adds	r5, r6, #1
 8004152:	2800      	cmp	r0, #0
 8004154:	d11f      	bne.n	8004196 <_svfiprintf_r+0xe6>
 8004156:	6822      	ldr	r2, [r4, #0]
 8004158:	06d3      	lsls	r3, r2, #27
 800415a:	d504      	bpl.n	8004166 <_svfiprintf_r+0xb6>
 800415c:	2353      	movs	r3, #83	; 0x53
 800415e:	a904      	add	r1, sp, #16
 8004160:	185b      	adds	r3, r3, r1
 8004162:	2120      	movs	r1, #32
 8004164:	7019      	strb	r1, [r3, #0]
 8004166:	0713      	lsls	r3, r2, #28
 8004168:	d504      	bpl.n	8004174 <_svfiprintf_r+0xc4>
 800416a:	2353      	movs	r3, #83	; 0x53
 800416c:	a904      	add	r1, sp, #16
 800416e:	185b      	adds	r3, r3, r1
 8004170:	212b      	movs	r1, #43	; 0x2b
 8004172:	7019      	strb	r1, [r3, #0]
 8004174:	7833      	ldrb	r3, [r6, #0]
 8004176:	2b2a      	cmp	r3, #42	; 0x2a
 8004178:	d016      	beq.n	80041a8 <_svfiprintf_r+0xf8>
 800417a:	0035      	movs	r5, r6
 800417c:	2100      	movs	r1, #0
 800417e:	200a      	movs	r0, #10
 8004180:	68e3      	ldr	r3, [r4, #12]
 8004182:	782a      	ldrb	r2, [r5, #0]
 8004184:	1c6e      	adds	r6, r5, #1
 8004186:	3a30      	subs	r2, #48	; 0x30
 8004188:	2a09      	cmp	r2, #9
 800418a:	d94e      	bls.n	800422a <_svfiprintf_r+0x17a>
 800418c:	2900      	cmp	r1, #0
 800418e:	d111      	bne.n	80041b4 <_svfiprintf_r+0x104>
 8004190:	e017      	b.n	80041c2 <_svfiprintf_r+0x112>
 8004192:	3501      	adds	r5, #1
 8004194:	e7b0      	b.n	80040f8 <_svfiprintf_r+0x48>
 8004196:	4b41      	ldr	r3, [pc, #260]	; (800429c <_svfiprintf_r+0x1ec>)
 8004198:	6822      	ldr	r2, [r4, #0]
 800419a:	1ac0      	subs	r0, r0, r3
 800419c:	2301      	movs	r3, #1
 800419e:	4083      	lsls	r3, r0
 80041a0:	4313      	orrs	r3, r2
 80041a2:	002e      	movs	r6, r5
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	e7ce      	b.n	8004146 <_svfiprintf_r+0x96>
 80041a8:	9b07      	ldr	r3, [sp, #28]
 80041aa:	1d19      	adds	r1, r3, #4
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	9107      	str	r1, [sp, #28]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	db01      	blt.n	80041b8 <_svfiprintf_r+0x108>
 80041b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80041b6:	e004      	b.n	80041c2 <_svfiprintf_r+0x112>
 80041b8:	425b      	negs	r3, r3
 80041ba:	60e3      	str	r3, [r4, #12]
 80041bc:	2302      	movs	r3, #2
 80041be:	4313      	orrs	r3, r2
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	782b      	ldrb	r3, [r5, #0]
 80041c4:	2b2e      	cmp	r3, #46	; 0x2e
 80041c6:	d10a      	bne.n	80041de <_svfiprintf_r+0x12e>
 80041c8:	786b      	ldrb	r3, [r5, #1]
 80041ca:	2b2a      	cmp	r3, #42	; 0x2a
 80041cc:	d135      	bne.n	800423a <_svfiprintf_r+0x18a>
 80041ce:	9b07      	ldr	r3, [sp, #28]
 80041d0:	3502      	adds	r5, #2
 80041d2:	1d1a      	adds	r2, r3, #4
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	9207      	str	r2, [sp, #28]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	db2b      	blt.n	8004234 <_svfiprintf_r+0x184>
 80041dc:	9309      	str	r3, [sp, #36]	; 0x24
 80041de:	4e30      	ldr	r6, [pc, #192]	; (80042a0 <_svfiprintf_r+0x1f0>)
 80041e0:	2203      	movs	r2, #3
 80041e2:	0030      	movs	r0, r6
 80041e4:	7829      	ldrb	r1, [r5, #0]
 80041e6:	f000 f9e5 	bl	80045b4 <memchr>
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d006      	beq.n	80041fc <_svfiprintf_r+0x14c>
 80041ee:	2340      	movs	r3, #64	; 0x40
 80041f0:	1b80      	subs	r0, r0, r6
 80041f2:	4083      	lsls	r3, r0
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	3501      	adds	r5, #1
 80041f8:	4313      	orrs	r3, r2
 80041fa:	6023      	str	r3, [r4, #0]
 80041fc:	7829      	ldrb	r1, [r5, #0]
 80041fe:	2206      	movs	r2, #6
 8004200:	4828      	ldr	r0, [pc, #160]	; (80042a4 <_svfiprintf_r+0x1f4>)
 8004202:	1c6e      	adds	r6, r5, #1
 8004204:	7621      	strb	r1, [r4, #24]
 8004206:	f000 f9d5 	bl	80045b4 <memchr>
 800420a:	2800      	cmp	r0, #0
 800420c:	d03c      	beq.n	8004288 <_svfiprintf_r+0x1d8>
 800420e:	4b26      	ldr	r3, [pc, #152]	; (80042a8 <_svfiprintf_r+0x1f8>)
 8004210:	2b00      	cmp	r3, #0
 8004212:	d125      	bne.n	8004260 <_svfiprintf_r+0x1b0>
 8004214:	2207      	movs	r2, #7
 8004216:	9b07      	ldr	r3, [sp, #28]
 8004218:	3307      	adds	r3, #7
 800421a:	4393      	bics	r3, r2
 800421c:	3308      	adds	r3, #8
 800421e:	9307      	str	r3, [sp, #28]
 8004220:	6963      	ldr	r3, [r4, #20]
 8004222:	9a04      	ldr	r2, [sp, #16]
 8004224:	189b      	adds	r3, r3, r2
 8004226:	6163      	str	r3, [r4, #20]
 8004228:	e765      	b.n	80040f6 <_svfiprintf_r+0x46>
 800422a:	4343      	muls	r3, r0
 800422c:	0035      	movs	r5, r6
 800422e:	2101      	movs	r1, #1
 8004230:	189b      	adds	r3, r3, r2
 8004232:	e7a6      	b.n	8004182 <_svfiprintf_r+0xd2>
 8004234:	2301      	movs	r3, #1
 8004236:	425b      	negs	r3, r3
 8004238:	e7d0      	b.n	80041dc <_svfiprintf_r+0x12c>
 800423a:	2300      	movs	r3, #0
 800423c:	200a      	movs	r0, #10
 800423e:	001a      	movs	r2, r3
 8004240:	3501      	adds	r5, #1
 8004242:	6063      	str	r3, [r4, #4]
 8004244:	7829      	ldrb	r1, [r5, #0]
 8004246:	1c6e      	adds	r6, r5, #1
 8004248:	3930      	subs	r1, #48	; 0x30
 800424a:	2909      	cmp	r1, #9
 800424c:	d903      	bls.n	8004256 <_svfiprintf_r+0x1a6>
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0c5      	beq.n	80041de <_svfiprintf_r+0x12e>
 8004252:	9209      	str	r2, [sp, #36]	; 0x24
 8004254:	e7c3      	b.n	80041de <_svfiprintf_r+0x12e>
 8004256:	4342      	muls	r2, r0
 8004258:	0035      	movs	r5, r6
 800425a:	2301      	movs	r3, #1
 800425c:	1852      	adds	r2, r2, r1
 800425e:	e7f1      	b.n	8004244 <_svfiprintf_r+0x194>
 8004260:	ab07      	add	r3, sp, #28
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	003a      	movs	r2, r7
 8004266:	0021      	movs	r1, r4
 8004268:	4b10      	ldr	r3, [pc, #64]	; (80042ac <_svfiprintf_r+0x1fc>)
 800426a:	9803      	ldr	r0, [sp, #12]
 800426c:	e000      	b.n	8004270 <_svfiprintf_r+0x1c0>
 800426e:	bf00      	nop
 8004270:	9004      	str	r0, [sp, #16]
 8004272:	9b04      	ldr	r3, [sp, #16]
 8004274:	3301      	adds	r3, #1
 8004276:	d1d3      	bne.n	8004220 <_svfiprintf_r+0x170>
 8004278:	89bb      	ldrh	r3, [r7, #12]
 800427a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800427c:	065b      	lsls	r3, r3, #25
 800427e:	d400      	bmi.n	8004282 <_svfiprintf_r+0x1d2>
 8004280:	e72d      	b.n	80040de <_svfiprintf_r+0x2e>
 8004282:	2001      	movs	r0, #1
 8004284:	4240      	negs	r0, r0
 8004286:	e72a      	b.n	80040de <_svfiprintf_r+0x2e>
 8004288:	ab07      	add	r3, sp, #28
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	003a      	movs	r2, r7
 800428e:	0021      	movs	r1, r4
 8004290:	4b06      	ldr	r3, [pc, #24]	; (80042ac <_svfiprintf_r+0x1fc>)
 8004292:	9803      	ldr	r0, [sp, #12]
 8004294:	f000 f87c 	bl	8004390 <_printf_i>
 8004298:	e7ea      	b.n	8004270 <_svfiprintf_r+0x1c0>
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	0800494c 	.word	0x0800494c
 80042a0:	08004952 	.word	0x08004952
 80042a4:	08004956 	.word	0x08004956
 80042a8:	00000000 	.word	0x00000000
 80042ac:	08003fed 	.word	0x08003fed

080042b0 <_printf_common>:
 80042b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042b2:	0015      	movs	r5, r2
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	688a      	ldr	r2, [r1, #8]
 80042b8:	690b      	ldr	r3, [r1, #16]
 80042ba:	000c      	movs	r4, r1
 80042bc:	9000      	str	r0, [sp, #0]
 80042be:	4293      	cmp	r3, r2
 80042c0:	da00      	bge.n	80042c4 <_printf_common+0x14>
 80042c2:	0013      	movs	r3, r2
 80042c4:	0022      	movs	r2, r4
 80042c6:	602b      	str	r3, [r5, #0]
 80042c8:	3243      	adds	r2, #67	; 0x43
 80042ca:	7812      	ldrb	r2, [r2, #0]
 80042cc:	2a00      	cmp	r2, #0
 80042ce:	d001      	beq.n	80042d4 <_printf_common+0x24>
 80042d0:	3301      	adds	r3, #1
 80042d2:	602b      	str	r3, [r5, #0]
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	069b      	lsls	r3, r3, #26
 80042d8:	d502      	bpl.n	80042e0 <_printf_common+0x30>
 80042da:	682b      	ldr	r3, [r5, #0]
 80042dc:	3302      	adds	r3, #2
 80042de:	602b      	str	r3, [r5, #0]
 80042e0:	6822      	ldr	r2, [r4, #0]
 80042e2:	2306      	movs	r3, #6
 80042e4:	0017      	movs	r7, r2
 80042e6:	401f      	ands	r7, r3
 80042e8:	421a      	tst	r2, r3
 80042ea:	d027      	beq.n	800433c <_printf_common+0x8c>
 80042ec:	0023      	movs	r3, r4
 80042ee:	3343      	adds	r3, #67	; 0x43
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	1e5a      	subs	r2, r3, #1
 80042f4:	4193      	sbcs	r3, r2
 80042f6:	6822      	ldr	r2, [r4, #0]
 80042f8:	0692      	lsls	r2, r2, #26
 80042fa:	d430      	bmi.n	800435e <_printf_common+0xae>
 80042fc:	0022      	movs	r2, r4
 80042fe:	9901      	ldr	r1, [sp, #4]
 8004300:	9800      	ldr	r0, [sp, #0]
 8004302:	9e08      	ldr	r6, [sp, #32]
 8004304:	3243      	adds	r2, #67	; 0x43
 8004306:	47b0      	blx	r6
 8004308:	1c43      	adds	r3, r0, #1
 800430a:	d025      	beq.n	8004358 <_printf_common+0xa8>
 800430c:	2306      	movs	r3, #6
 800430e:	6820      	ldr	r0, [r4, #0]
 8004310:	682a      	ldr	r2, [r5, #0]
 8004312:	68e1      	ldr	r1, [r4, #12]
 8004314:	2500      	movs	r5, #0
 8004316:	4003      	ands	r3, r0
 8004318:	2b04      	cmp	r3, #4
 800431a:	d103      	bne.n	8004324 <_printf_common+0x74>
 800431c:	1a8d      	subs	r5, r1, r2
 800431e:	43eb      	mvns	r3, r5
 8004320:	17db      	asrs	r3, r3, #31
 8004322:	401d      	ands	r5, r3
 8004324:	68a3      	ldr	r3, [r4, #8]
 8004326:	6922      	ldr	r2, [r4, #16]
 8004328:	4293      	cmp	r3, r2
 800432a:	dd01      	ble.n	8004330 <_printf_common+0x80>
 800432c:	1a9b      	subs	r3, r3, r2
 800432e:	18ed      	adds	r5, r5, r3
 8004330:	2700      	movs	r7, #0
 8004332:	42bd      	cmp	r5, r7
 8004334:	d120      	bne.n	8004378 <_printf_common+0xc8>
 8004336:	2000      	movs	r0, #0
 8004338:	e010      	b.n	800435c <_printf_common+0xac>
 800433a:	3701      	adds	r7, #1
 800433c:	68e3      	ldr	r3, [r4, #12]
 800433e:	682a      	ldr	r2, [r5, #0]
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	42bb      	cmp	r3, r7
 8004344:	ddd2      	ble.n	80042ec <_printf_common+0x3c>
 8004346:	0022      	movs	r2, r4
 8004348:	2301      	movs	r3, #1
 800434a:	9901      	ldr	r1, [sp, #4]
 800434c:	9800      	ldr	r0, [sp, #0]
 800434e:	9e08      	ldr	r6, [sp, #32]
 8004350:	3219      	adds	r2, #25
 8004352:	47b0      	blx	r6
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	d1f0      	bne.n	800433a <_printf_common+0x8a>
 8004358:	2001      	movs	r0, #1
 800435a:	4240      	negs	r0, r0
 800435c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800435e:	2030      	movs	r0, #48	; 0x30
 8004360:	18e1      	adds	r1, r4, r3
 8004362:	3143      	adds	r1, #67	; 0x43
 8004364:	7008      	strb	r0, [r1, #0]
 8004366:	0021      	movs	r1, r4
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	3145      	adds	r1, #69	; 0x45
 800436c:	7809      	ldrb	r1, [r1, #0]
 800436e:	18a2      	adds	r2, r4, r2
 8004370:	3243      	adds	r2, #67	; 0x43
 8004372:	3302      	adds	r3, #2
 8004374:	7011      	strb	r1, [r2, #0]
 8004376:	e7c1      	b.n	80042fc <_printf_common+0x4c>
 8004378:	0022      	movs	r2, r4
 800437a:	2301      	movs	r3, #1
 800437c:	9901      	ldr	r1, [sp, #4]
 800437e:	9800      	ldr	r0, [sp, #0]
 8004380:	9e08      	ldr	r6, [sp, #32]
 8004382:	321a      	adds	r2, #26
 8004384:	47b0      	blx	r6
 8004386:	1c43      	adds	r3, r0, #1
 8004388:	d0e6      	beq.n	8004358 <_printf_common+0xa8>
 800438a:	3701      	adds	r7, #1
 800438c:	e7d1      	b.n	8004332 <_printf_common+0x82>
	...

08004390 <_printf_i>:
 8004390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004392:	b08b      	sub	sp, #44	; 0x2c
 8004394:	9206      	str	r2, [sp, #24]
 8004396:	000a      	movs	r2, r1
 8004398:	3243      	adds	r2, #67	; 0x43
 800439a:	9307      	str	r3, [sp, #28]
 800439c:	9005      	str	r0, [sp, #20]
 800439e:	9204      	str	r2, [sp, #16]
 80043a0:	7e0a      	ldrb	r2, [r1, #24]
 80043a2:	000c      	movs	r4, r1
 80043a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80043a6:	2a78      	cmp	r2, #120	; 0x78
 80043a8:	d807      	bhi.n	80043ba <_printf_i+0x2a>
 80043aa:	2a62      	cmp	r2, #98	; 0x62
 80043ac:	d809      	bhi.n	80043c2 <_printf_i+0x32>
 80043ae:	2a00      	cmp	r2, #0
 80043b0:	d100      	bne.n	80043b4 <_printf_i+0x24>
 80043b2:	e0c1      	b.n	8004538 <_printf_i+0x1a8>
 80043b4:	2a58      	cmp	r2, #88	; 0x58
 80043b6:	d100      	bne.n	80043ba <_printf_i+0x2a>
 80043b8:	e08c      	b.n	80044d4 <_printf_i+0x144>
 80043ba:	0026      	movs	r6, r4
 80043bc:	3642      	adds	r6, #66	; 0x42
 80043be:	7032      	strb	r2, [r6, #0]
 80043c0:	e022      	b.n	8004408 <_printf_i+0x78>
 80043c2:	0010      	movs	r0, r2
 80043c4:	3863      	subs	r0, #99	; 0x63
 80043c6:	2815      	cmp	r0, #21
 80043c8:	d8f7      	bhi.n	80043ba <_printf_i+0x2a>
 80043ca:	f7fb fe9d 	bl	8000108 <__gnu_thumb1_case_shi>
 80043ce:	0016      	.short	0x0016
 80043d0:	fff6001f 	.word	0xfff6001f
 80043d4:	fff6fff6 	.word	0xfff6fff6
 80043d8:	001ffff6 	.word	0x001ffff6
 80043dc:	fff6fff6 	.word	0xfff6fff6
 80043e0:	fff6fff6 	.word	0xfff6fff6
 80043e4:	003600a8 	.word	0x003600a8
 80043e8:	fff6009a 	.word	0xfff6009a
 80043ec:	00b9fff6 	.word	0x00b9fff6
 80043f0:	0036fff6 	.word	0x0036fff6
 80043f4:	fff6fff6 	.word	0xfff6fff6
 80043f8:	009e      	.short	0x009e
 80043fa:	0026      	movs	r6, r4
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	3642      	adds	r6, #66	; 0x42
 8004400:	1d11      	adds	r1, r2, #4
 8004402:	6019      	str	r1, [r3, #0]
 8004404:	6813      	ldr	r3, [r2, #0]
 8004406:	7033      	strb	r3, [r6, #0]
 8004408:	2301      	movs	r3, #1
 800440a:	e0a7      	b.n	800455c <_printf_i+0x1cc>
 800440c:	6808      	ldr	r0, [r1, #0]
 800440e:	6819      	ldr	r1, [r3, #0]
 8004410:	1d0a      	adds	r2, r1, #4
 8004412:	0605      	lsls	r5, r0, #24
 8004414:	d50b      	bpl.n	800442e <_printf_i+0x9e>
 8004416:	680d      	ldr	r5, [r1, #0]
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	2d00      	cmp	r5, #0
 800441c:	da03      	bge.n	8004426 <_printf_i+0x96>
 800441e:	232d      	movs	r3, #45	; 0x2d
 8004420:	9a04      	ldr	r2, [sp, #16]
 8004422:	426d      	negs	r5, r5
 8004424:	7013      	strb	r3, [r2, #0]
 8004426:	4b61      	ldr	r3, [pc, #388]	; (80045ac <_printf_i+0x21c>)
 8004428:	270a      	movs	r7, #10
 800442a:	9303      	str	r3, [sp, #12]
 800442c:	e01b      	b.n	8004466 <_printf_i+0xd6>
 800442e:	680d      	ldr	r5, [r1, #0]
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	0641      	lsls	r1, r0, #25
 8004434:	d5f1      	bpl.n	800441a <_printf_i+0x8a>
 8004436:	b22d      	sxth	r5, r5
 8004438:	e7ef      	b.n	800441a <_printf_i+0x8a>
 800443a:	680d      	ldr	r5, [r1, #0]
 800443c:	6819      	ldr	r1, [r3, #0]
 800443e:	1d08      	adds	r0, r1, #4
 8004440:	6018      	str	r0, [r3, #0]
 8004442:	062e      	lsls	r6, r5, #24
 8004444:	d501      	bpl.n	800444a <_printf_i+0xba>
 8004446:	680d      	ldr	r5, [r1, #0]
 8004448:	e003      	b.n	8004452 <_printf_i+0xc2>
 800444a:	066d      	lsls	r5, r5, #25
 800444c:	d5fb      	bpl.n	8004446 <_printf_i+0xb6>
 800444e:	680d      	ldr	r5, [r1, #0]
 8004450:	b2ad      	uxth	r5, r5
 8004452:	4b56      	ldr	r3, [pc, #344]	; (80045ac <_printf_i+0x21c>)
 8004454:	2708      	movs	r7, #8
 8004456:	9303      	str	r3, [sp, #12]
 8004458:	2a6f      	cmp	r2, #111	; 0x6f
 800445a:	d000      	beq.n	800445e <_printf_i+0xce>
 800445c:	3702      	adds	r7, #2
 800445e:	0023      	movs	r3, r4
 8004460:	2200      	movs	r2, #0
 8004462:	3343      	adds	r3, #67	; 0x43
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	60a3      	str	r3, [r4, #8]
 800446a:	2b00      	cmp	r3, #0
 800446c:	db03      	blt.n	8004476 <_printf_i+0xe6>
 800446e:	2204      	movs	r2, #4
 8004470:	6821      	ldr	r1, [r4, #0]
 8004472:	4391      	bics	r1, r2
 8004474:	6021      	str	r1, [r4, #0]
 8004476:	2d00      	cmp	r5, #0
 8004478:	d102      	bne.n	8004480 <_printf_i+0xf0>
 800447a:	9e04      	ldr	r6, [sp, #16]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00c      	beq.n	800449a <_printf_i+0x10a>
 8004480:	9e04      	ldr	r6, [sp, #16]
 8004482:	0028      	movs	r0, r5
 8004484:	0039      	movs	r1, r7
 8004486:	f7fb fecf 	bl	8000228 <__aeabi_uidivmod>
 800448a:	9b03      	ldr	r3, [sp, #12]
 800448c:	3e01      	subs	r6, #1
 800448e:	5c5b      	ldrb	r3, [r3, r1]
 8004490:	7033      	strb	r3, [r6, #0]
 8004492:	002b      	movs	r3, r5
 8004494:	0005      	movs	r5, r0
 8004496:	429f      	cmp	r7, r3
 8004498:	d9f3      	bls.n	8004482 <_printf_i+0xf2>
 800449a:	2f08      	cmp	r7, #8
 800449c:	d109      	bne.n	80044b2 <_printf_i+0x122>
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	07db      	lsls	r3, r3, #31
 80044a2:	d506      	bpl.n	80044b2 <_printf_i+0x122>
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	6922      	ldr	r2, [r4, #16]
 80044a8:	4293      	cmp	r3, r2
 80044aa:	dc02      	bgt.n	80044b2 <_printf_i+0x122>
 80044ac:	2330      	movs	r3, #48	; 0x30
 80044ae:	3e01      	subs	r6, #1
 80044b0:	7033      	strb	r3, [r6, #0]
 80044b2:	9b04      	ldr	r3, [sp, #16]
 80044b4:	1b9b      	subs	r3, r3, r6
 80044b6:	6123      	str	r3, [r4, #16]
 80044b8:	9b07      	ldr	r3, [sp, #28]
 80044ba:	0021      	movs	r1, r4
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	9805      	ldr	r0, [sp, #20]
 80044c0:	9b06      	ldr	r3, [sp, #24]
 80044c2:	aa09      	add	r2, sp, #36	; 0x24
 80044c4:	f7ff fef4 	bl	80042b0 <_printf_common>
 80044c8:	1c43      	adds	r3, r0, #1
 80044ca:	d14c      	bne.n	8004566 <_printf_i+0x1d6>
 80044cc:	2001      	movs	r0, #1
 80044ce:	4240      	negs	r0, r0
 80044d0:	b00b      	add	sp, #44	; 0x2c
 80044d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044d4:	3145      	adds	r1, #69	; 0x45
 80044d6:	700a      	strb	r2, [r1, #0]
 80044d8:	4a34      	ldr	r2, [pc, #208]	; (80045ac <_printf_i+0x21c>)
 80044da:	9203      	str	r2, [sp, #12]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	6821      	ldr	r1, [r4, #0]
 80044e0:	ca20      	ldmia	r2!, {r5}
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	0608      	lsls	r0, r1, #24
 80044e6:	d516      	bpl.n	8004516 <_printf_i+0x186>
 80044e8:	07cb      	lsls	r3, r1, #31
 80044ea:	d502      	bpl.n	80044f2 <_printf_i+0x162>
 80044ec:	2320      	movs	r3, #32
 80044ee:	4319      	orrs	r1, r3
 80044f0:	6021      	str	r1, [r4, #0]
 80044f2:	2710      	movs	r7, #16
 80044f4:	2d00      	cmp	r5, #0
 80044f6:	d1b2      	bne.n	800445e <_printf_i+0xce>
 80044f8:	2320      	movs	r3, #32
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	439a      	bics	r2, r3
 80044fe:	6022      	str	r2, [r4, #0]
 8004500:	e7ad      	b.n	800445e <_printf_i+0xce>
 8004502:	2220      	movs	r2, #32
 8004504:	6809      	ldr	r1, [r1, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	6022      	str	r2, [r4, #0]
 800450a:	0022      	movs	r2, r4
 800450c:	2178      	movs	r1, #120	; 0x78
 800450e:	3245      	adds	r2, #69	; 0x45
 8004510:	7011      	strb	r1, [r2, #0]
 8004512:	4a27      	ldr	r2, [pc, #156]	; (80045b0 <_printf_i+0x220>)
 8004514:	e7e1      	b.n	80044da <_printf_i+0x14a>
 8004516:	0648      	lsls	r0, r1, #25
 8004518:	d5e6      	bpl.n	80044e8 <_printf_i+0x158>
 800451a:	b2ad      	uxth	r5, r5
 800451c:	e7e4      	b.n	80044e8 <_printf_i+0x158>
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	680d      	ldr	r5, [r1, #0]
 8004522:	1d10      	adds	r0, r2, #4
 8004524:	6949      	ldr	r1, [r1, #20]
 8004526:	6018      	str	r0, [r3, #0]
 8004528:	6813      	ldr	r3, [r2, #0]
 800452a:	062e      	lsls	r6, r5, #24
 800452c:	d501      	bpl.n	8004532 <_printf_i+0x1a2>
 800452e:	6019      	str	r1, [r3, #0]
 8004530:	e002      	b.n	8004538 <_printf_i+0x1a8>
 8004532:	066d      	lsls	r5, r5, #25
 8004534:	d5fb      	bpl.n	800452e <_printf_i+0x19e>
 8004536:	8019      	strh	r1, [r3, #0]
 8004538:	2300      	movs	r3, #0
 800453a:	9e04      	ldr	r6, [sp, #16]
 800453c:	6123      	str	r3, [r4, #16]
 800453e:	e7bb      	b.n	80044b8 <_printf_i+0x128>
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	1d11      	adds	r1, r2, #4
 8004544:	6019      	str	r1, [r3, #0]
 8004546:	6816      	ldr	r6, [r2, #0]
 8004548:	2100      	movs	r1, #0
 800454a:	0030      	movs	r0, r6
 800454c:	6862      	ldr	r2, [r4, #4]
 800454e:	f000 f831 	bl	80045b4 <memchr>
 8004552:	2800      	cmp	r0, #0
 8004554:	d001      	beq.n	800455a <_printf_i+0x1ca>
 8004556:	1b80      	subs	r0, r0, r6
 8004558:	6060      	str	r0, [r4, #4]
 800455a:	6863      	ldr	r3, [r4, #4]
 800455c:	6123      	str	r3, [r4, #16]
 800455e:	2300      	movs	r3, #0
 8004560:	9a04      	ldr	r2, [sp, #16]
 8004562:	7013      	strb	r3, [r2, #0]
 8004564:	e7a8      	b.n	80044b8 <_printf_i+0x128>
 8004566:	6923      	ldr	r3, [r4, #16]
 8004568:	0032      	movs	r2, r6
 800456a:	9906      	ldr	r1, [sp, #24]
 800456c:	9805      	ldr	r0, [sp, #20]
 800456e:	9d07      	ldr	r5, [sp, #28]
 8004570:	47a8      	blx	r5
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	d0aa      	beq.n	80044cc <_printf_i+0x13c>
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	079b      	lsls	r3, r3, #30
 800457a:	d415      	bmi.n	80045a8 <_printf_i+0x218>
 800457c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800457e:	68e0      	ldr	r0, [r4, #12]
 8004580:	4298      	cmp	r0, r3
 8004582:	daa5      	bge.n	80044d0 <_printf_i+0x140>
 8004584:	0018      	movs	r0, r3
 8004586:	e7a3      	b.n	80044d0 <_printf_i+0x140>
 8004588:	0022      	movs	r2, r4
 800458a:	2301      	movs	r3, #1
 800458c:	9906      	ldr	r1, [sp, #24]
 800458e:	9805      	ldr	r0, [sp, #20]
 8004590:	9e07      	ldr	r6, [sp, #28]
 8004592:	3219      	adds	r2, #25
 8004594:	47b0      	blx	r6
 8004596:	1c43      	adds	r3, r0, #1
 8004598:	d098      	beq.n	80044cc <_printf_i+0x13c>
 800459a:	3501      	adds	r5, #1
 800459c:	68e3      	ldr	r3, [r4, #12]
 800459e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045a0:	1a9b      	subs	r3, r3, r2
 80045a2:	42ab      	cmp	r3, r5
 80045a4:	dcf0      	bgt.n	8004588 <_printf_i+0x1f8>
 80045a6:	e7e9      	b.n	800457c <_printf_i+0x1ec>
 80045a8:	2500      	movs	r5, #0
 80045aa:	e7f7      	b.n	800459c <_printf_i+0x20c>
 80045ac:	0800495d 	.word	0x0800495d
 80045b0:	0800496e 	.word	0x0800496e

080045b4 <memchr>:
 80045b4:	b2c9      	uxtb	r1, r1
 80045b6:	1882      	adds	r2, r0, r2
 80045b8:	4290      	cmp	r0, r2
 80045ba:	d101      	bne.n	80045c0 <memchr+0xc>
 80045bc:	2000      	movs	r0, #0
 80045be:	4770      	bx	lr
 80045c0:	7803      	ldrb	r3, [r0, #0]
 80045c2:	428b      	cmp	r3, r1
 80045c4:	d0fb      	beq.n	80045be <memchr+0xa>
 80045c6:	3001      	adds	r0, #1
 80045c8:	e7f6      	b.n	80045b8 <memchr+0x4>

080045ca <memcpy>:
 80045ca:	2300      	movs	r3, #0
 80045cc:	b510      	push	{r4, lr}
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d100      	bne.n	80045d4 <memcpy+0xa>
 80045d2:	bd10      	pop	{r4, pc}
 80045d4:	5ccc      	ldrb	r4, [r1, r3]
 80045d6:	54c4      	strb	r4, [r0, r3]
 80045d8:	3301      	adds	r3, #1
 80045da:	e7f8      	b.n	80045ce <memcpy+0x4>

080045dc <memmove>:
 80045dc:	b510      	push	{r4, lr}
 80045de:	4288      	cmp	r0, r1
 80045e0:	d902      	bls.n	80045e8 <memmove+0xc>
 80045e2:	188b      	adds	r3, r1, r2
 80045e4:	4298      	cmp	r0, r3
 80045e6:	d303      	bcc.n	80045f0 <memmove+0x14>
 80045e8:	2300      	movs	r3, #0
 80045ea:	e007      	b.n	80045fc <memmove+0x20>
 80045ec:	5c8b      	ldrb	r3, [r1, r2]
 80045ee:	5483      	strb	r3, [r0, r2]
 80045f0:	3a01      	subs	r2, #1
 80045f2:	d2fb      	bcs.n	80045ec <memmove+0x10>
 80045f4:	bd10      	pop	{r4, pc}
 80045f6:	5ccc      	ldrb	r4, [r1, r3]
 80045f8:	54c4      	strb	r4, [r0, r3]
 80045fa:	3301      	adds	r3, #1
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d1fa      	bne.n	80045f6 <memmove+0x1a>
 8004600:	e7f8      	b.n	80045f4 <memmove+0x18>
	...

08004604 <_free_r>:
 8004604:	b570      	push	{r4, r5, r6, lr}
 8004606:	0005      	movs	r5, r0
 8004608:	2900      	cmp	r1, #0
 800460a:	d010      	beq.n	800462e <_free_r+0x2a>
 800460c:	1f0c      	subs	r4, r1, #4
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	da00      	bge.n	8004616 <_free_r+0x12>
 8004614:	18e4      	adds	r4, r4, r3
 8004616:	0028      	movs	r0, r5
 8004618:	f000 f918 	bl	800484c <__malloc_lock>
 800461c:	4a1d      	ldr	r2, [pc, #116]	; (8004694 <_free_r+0x90>)
 800461e:	6813      	ldr	r3, [r2, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d105      	bne.n	8004630 <_free_r+0x2c>
 8004624:	6063      	str	r3, [r4, #4]
 8004626:	6014      	str	r4, [r2, #0]
 8004628:	0028      	movs	r0, r5
 800462a:	f000 f917 	bl	800485c <__malloc_unlock>
 800462e:	bd70      	pop	{r4, r5, r6, pc}
 8004630:	42a3      	cmp	r3, r4
 8004632:	d908      	bls.n	8004646 <_free_r+0x42>
 8004634:	6821      	ldr	r1, [r4, #0]
 8004636:	1860      	adds	r0, r4, r1
 8004638:	4283      	cmp	r3, r0
 800463a:	d1f3      	bne.n	8004624 <_free_r+0x20>
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	1841      	adds	r1, r0, r1
 8004642:	6021      	str	r1, [r4, #0]
 8004644:	e7ee      	b.n	8004624 <_free_r+0x20>
 8004646:	001a      	movs	r2, r3
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <_free_r+0x4e>
 800464e:	42a3      	cmp	r3, r4
 8004650:	d9f9      	bls.n	8004646 <_free_r+0x42>
 8004652:	6811      	ldr	r1, [r2, #0]
 8004654:	1850      	adds	r0, r2, r1
 8004656:	42a0      	cmp	r0, r4
 8004658:	d10b      	bne.n	8004672 <_free_r+0x6e>
 800465a:	6820      	ldr	r0, [r4, #0]
 800465c:	1809      	adds	r1, r1, r0
 800465e:	1850      	adds	r0, r2, r1
 8004660:	6011      	str	r1, [r2, #0]
 8004662:	4283      	cmp	r3, r0
 8004664:	d1e0      	bne.n	8004628 <_free_r+0x24>
 8004666:	6818      	ldr	r0, [r3, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	1841      	adds	r1, r0, r1
 800466c:	6011      	str	r1, [r2, #0]
 800466e:	6053      	str	r3, [r2, #4]
 8004670:	e7da      	b.n	8004628 <_free_r+0x24>
 8004672:	42a0      	cmp	r0, r4
 8004674:	d902      	bls.n	800467c <_free_r+0x78>
 8004676:	230c      	movs	r3, #12
 8004678:	602b      	str	r3, [r5, #0]
 800467a:	e7d5      	b.n	8004628 <_free_r+0x24>
 800467c:	6821      	ldr	r1, [r4, #0]
 800467e:	1860      	adds	r0, r4, r1
 8004680:	4283      	cmp	r3, r0
 8004682:	d103      	bne.n	800468c <_free_r+0x88>
 8004684:	6818      	ldr	r0, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	1841      	adds	r1, r0, r1
 800468a:	6021      	str	r1, [r4, #0]
 800468c:	6063      	str	r3, [r4, #4]
 800468e:	6054      	str	r4, [r2, #4]
 8004690:	e7ca      	b.n	8004628 <_free_r+0x24>
 8004692:	46c0      	nop			; (mov r8, r8)
 8004694:	200001f0 	.word	0x200001f0

08004698 <sbrk_aligned>:
 8004698:	b570      	push	{r4, r5, r6, lr}
 800469a:	4e0f      	ldr	r6, [pc, #60]	; (80046d8 <sbrk_aligned+0x40>)
 800469c:	000d      	movs	r5, r1
 800469e:	6831      	ldr	r1, [r6, #0]
 80046a0:	0004      	movs	r4, r0
 80046a2:	2900      	cmp	r1, #0
 80046a4:	d102      	bne.n	80046ac <sbrk_aligned+0x14>
 80046a6:	f000 f8bf 	bl	8004828 <_sbrk_r>
 80046aa:	6030      	str	r0, [r6, #0]
 80046ac:	0029      	movs	r1, r5
 80046ae:	0020      	movs	r0, r4
 80046b0:	f000 f8ba 	bl	8004828 <_sbrk_r>
 80046b4:	1c43      	adds	r3, r0, #1
 80046b6:	d00a      	beq.n	80046ce <sbrk_aligned+0x36>
 80046b8:	2303      	movs	r3, #3
 80046ba:	1cc5      	adds	r5, r0, #3
 80046bc:	439d      	bics	r5, r3
 80046be:	42a8      	cmp	r0, r5
 80046c0:	d007      	beq.n	80046d2 <sbrk_aligned+0x3a>
 80046c2:	1a29      	subs	r1, r5, r0
 80046c4:	0020      	movs	r0, r4
 80046c6:	f000 f8af 	bl	8004828 <_sbrk_r>
 80046ca:	1c43      	adds	r3, r0, #1
 80046cc:	d101      	bne.n	80046d2 <sbrk_aligned+0x3a>
 80046ce:	2501      	movs	r5, #1
 80046d0:	426d      	negs	r5, r5
 80046d2:	0028      	movs	r0, r5
 80046d4:	bd70      	pop	{r4, r5, r6, pc}
 80046d6:	46c0      	nop			; (mov r8, r8)
 80046d8:	200001f4 	.word	0x200001f4

080046dc <_malloc_r>:
 80046dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046de:	2203      	movs	r2, #3
 80046e0:	1ccb      	adds	r3, r1, #3
 80046e2:	4393      	bics	r3, r2
 80046e4:	3308      	adds	r3, #8
 80046e6:	0006      	movs	r6, r0
 80046e8:	001f      	movs	r7, r3
 80046ea:	2b0c      	cmp	r3, #12
 80046ec:	d232      	bcs.n	8004754 <_malloc_r+0x78>
 80046ee:	270c      	movs	r7, #12
 80046f0:	42b9      	cmp	r1, r7
 80046f2:	d831      	bhi.n	8004758 <_malloc_r+0x7c>
 80046f4:	0030      	movs	r0, r6
 80046f6:	f000 f8a9 	bl	800484c <__malloc_lock>
 80046fa:	4d32      	ldr	r5, [pc, #200]	; (80047c4 <_malloc_r+0xe8>)
 80046fc:	682b      	ldr	r3, [r5, #0]
 80046fe:	001c      	movs	r4, r3
 8004700:	2c00      	cmp	r4, #0
 8004702:	d12e      	bne.n	8004762 <_malloc_r+0x86>
 8004704:	0039      	movs	r1, r7
 8004706:	0030      	movs	r0, r6
 8004708:	f7ff ffc6 	bl	8004698 <sbrk_aligned>
 800470c:	0004      	movs	r4, r0
 800470e:	1c43      	adds	r3, r0, #1
 8004710:	d11e      	bne.n	8004750 <_malloc_r+0x74>
 8004712:	682c      	ldr	r4, [r5, #0]
 8004714:	0025      	movs	r5, r4
 8004716:	2d00      	cmp	r5, #0
 8004718:	d14a      	bne.n	80047b0 <_malloc_r+0xd4>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	0029      	movs	r1, r5
 800471e:	18e3      	adds	r3, r4, r3
 8004720:	0030      	movs	r0, r6
 8004722:	9301      	str	r3, [sp, #4]
 8004724:	f000 f880 	bl	8004828 <_sbrk_r>
 8004728:	9b01      	ldr	r3, [sp, #4]
 800472a:	4283      	cmp	r3, r0
 800472c:	d143      	bne.n	80047b6 <_malloc_r+0xda>
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	3703      	adds	r7, #3
 8004732:	1aff      	subs	r7, r7, r3
 8004734:	2303      	movs	r3, #3
 8004736:	439f      	bics	r7, r3
 8004738:	3708      	adds	r7, #8
 800473a:	2f0c      	cmp	r7, #12
 800473c:	d200      	bcs.n	8004740 <_malloc_r+0x64>
 800473e:	270c      	movs	r7, #12
 8004740:	0039      	movs	r1, r7
 8004742:	0030      	movs	r0, r6
 8004744:	f7ff ffa8 	bl	8004698 <sbrk_aligned>
 8004748:	1c43      	adds	r3, r0, #1
 800474a:	d034      	beq.n	80047b6 <_malloc_r+0xda>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	19df      	adds	r7, r3, r7
 8004750:	6027      	str	r7, [r4, #0]
 8004752:	e013      	b.n	800477c <_malloc_r+0xa0>
 8004754:	2b00      	cmp	r3, #0
 8004756:	dacb      	bge.n	80046f0 <_malloc_r+0x14>
 8004758:	230c      	movs	r3, #12
 800475a:	2500      	movs	r5, #0
 800475c:	6033      	str	r3, [r6, #0]
 800475e:	0028      	movs	r0, r5
 8004760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004762:	6822      	ldr	r2, [r4, #0]
 8004764:	1bd1      	subs	r1, r2, r7
 8004766:	d420      	bmi.n	80047aa <_malloc_r+0xce>
 8004768:	290b      	cmp	r1, #11
 800476a:	d917      	bls.n	800479c <_malloc_r+0xc0>
 800476c:	19e2      	adds	r2, r4, r7
 800476e:	6027      	str	r7, [r4, #0]
 8004770:	42a3      	cmp	r3, r4
 8004772:	d111      	bne.n	8004798 <_malloc_r+0xbc>
 8004774:	602a      	str	r2, [r5, #0]
 8004776:	6863      	ldr	r3, [r4, #4]
 8004778:	6011      	str	r1, [r2, #0]
 800477a:	6053      	str	r3, [r2, #4]
 800477c:	0030      	movs	r0, r6
 800477e:	0025      	movs	r5, r4
 8004780:	f000 f86c 	bl	800485c <__malloc_unlock>
 8004784:	2207      	movs	r2, #7
 8004786:	350b      	adds	r5, #11
 8004788:	1d23      	adds	r3, r4, #4
 800478a:	4395      	bics	r5, r2
 800478c:	1aea      	subs	r2, r5, r3
 800478e:	429d      	cmp	r5, r3
 8004790:	d0e5      	beq.n	800475e <_malloc_r+0x82>
 8004792:	1b5b      	subs	r3, r3, r5
 8004794:	50a3      	str	r3, [r4, r2]
 8004796:	e7e2      	b.n	800475e <_malloc_r+0x82>
 8004798:	605a      	str	r2, [r3, #4]
 800479a:	e7ec      	b.n	8004776 <_malloc_r+0x9a>
 800479c:	6862      	ldr	r2, [r4, #4]
 800479e:	42a3      	cmp	r3, r4
 80047a0:	d101      	bne.n	80047a6 <_malloc_r+0xca>
 80047a2:	602a      	str	r2, [r5, #0]
 80047a4:	e7ea      	b.n	800477c <_malloc_r+0xa0>
 80047a6:	605a      	str	r2, [r3, #4]
 80047a8:	e7e8      	b.n	800477c <_malloc_r+0xa0>
 80047aa:	0023      	movs	r3, r4
 80047ac:	6864      	ldr	r4, [r4, #4]
 80047ae:	e7a7      	b.n	8004700 <_malloc_r+0x24>
 80047b0:	002c      	movs	r4, r5
 80047b2:	686d      	ldr	r5, [r5, #4]
 80047b4:	e7af      	b.n	8004716 <_malloc_r+0x3a>
 80047b6:	230c      	movs	r3, #12
 80047b8:	0030      	movs	r0, r6
 80047ba:	6033      	str	r3, [r6, #0]
 80047bc:	f000 f84e 	bl	800485c <__malloc_unlock>
 80047c0:	e7cd      	b.n	800475e <_malloc_r+0x82>
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	200001f0 	.word	0x200001f0

080047c8 <_realloc_r>:
 80047c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047ca:	0007      	movs	r7, r0
 80047cc:	000e      	movs	r6, r1
 80047ce:	0014      	movs	r4, r2
 80047d0:	2900      	cmp	r1, #0
 80047d2:	d105      	bne.n	80047e0 <_realloc_r+0x18>
 80047d4:	0011      	movs	r1, r2
 80047d6:	f7ff ff81 	bl	80046dc <_malloc_r>
 80047da:	0005      	movs	r5, r0
 80047dc:	0028      	movs	r0, r5
 80047de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047e0:	2a00      	cmp	r2, #0
 80047e2:	d103      	bne.n	80047ec <_realloc_r+0x24>
 80047e4:	f7ff ff0e 	bl	8004604 <_free_r>
 80047e8:	0025      	movs	r5, r4
 80047ea:	e7f7      	b.n	80047dc <_realloc_r+0x14>
 80047ec:	f000 f83e 	bl	800486c <_malloc_usable_size_r>
 80047f0:	9001      	str	r0, [sp, #4]
 80047f2:	4284      	cmp	r4, r0
 80047f4:	d803      	bhi.n	80047fe <_realloc_r+0x36>
 80047f6:	0035      	movs	r5, r6
 80047f8:	0843      	lsrs	r3, r0, #1
 80047fa:	42a3      	cmp	r3, r4
 80047fc:	d3ee      	bcc.n	80047dc <_realloc_r+0x14>
 80047fe:	0021      	movs	r1, r4
 8004800:	0038      	movs	r0, r7
 8004802:	f7ff ff6b 	bl	80046dc <_malloc_r>
 8004806:	1e05      	subs	r5, r0, #0
 8004808:	d0e8      	beq.n	80047dc <_realloc_r+0x14>
 800480a:	9b01      	ldr	r3, [sp, #4]
 800480c:	0022      	movs	r2, r4
 800480e:	429c      	cmp	r4, r3
 8004810:	d900      	bls.n	8004814 <_realloc_r+0x4c>
 8004812:	001a      	movs	r2, r3
 8004814:	0031      	movs	r1, r6
 8004816:	0028      	movs	r0, r5
 8004818:	f7ff fed7 	bl	80045ca <memcpy>
 800481c:	0031      	movs	r1, r6
 800481e:	0038      	movs	r0, r7
 8004820:	f7ff fef0 	bl	8004604 <_free_r>
 8004824:	e7da      	b.n	80047dc <_realloc_r+0x14>
	...

08004828 <_sbrk_r>:
 8004828:	2300      	movs	r3, #0
 800482a:	b570      	push	{r4, r5, r6, lr}
 800482c:	4d06      	ldr	r5, [pc, #24]	; (8004848 <_sbrk_r+0x20>)
 800482e:	0004      	movs	r4, r0
 8004830:	0008      	movs	r0, r1
 8004832:	602b      	str	r3, [r5, #0]
 8004834:	f7fc fc04 	bl	8001040 <_sbrk>
 8004838:	1c43      	adds	r3, r0, #1
 800483a:	d103      	bne.n	8004844 <_sbrk_r+0x1c>
 800483c:	682b      	ldr	r3, [r5, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d000      	beq.n	8004844 <_sbrk_r+0x1c>
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	bd70      	pop	{r4, r5, r6, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	200001f8 	.word	0x200001f8

0800484c <__malloc_lock>:
 800484c:	b510      	push	{r4, lr}
 800484e:	4802      	ldr	r0, [pc, #8]	; (8004858 <__malloc_lock+0xc>)
 8004850:	f000 f814 	bl	800487c <__retarget_lock_acquire_recursive>
 8004854:	bd10      	pop	{r4, pc}
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	200001fc 	.word	0x200001fc

0800485c <__malloc_unlock>:
 800485c:	b510      	push	{r4, lr}
 800485e:	4802      	ldr	r0, [pc, #8]	; (8004868 <__malloc_unlock+0xc>)
 8004860:	f000 f80d 	bl	800487e <__retarget_lock_release_recursive>
 8004864:	bd10      	pop	{r4, pc}
 8004866:	46c0      	nop			; (mov r8, r8)
 8004868:	200001fc 	.word	0x200001fc

0800486c <_malloc_usable_size_r>:
 800486c:	1f0b      	subs	r3, r1, #4
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	1f18      	subs	r0, r3, #4
 8004872:	2b00      	cmp	r3, #0
 8004874:	da01      	bge.n	800487a <_malloc_usable_size_r+0xe>
 8004876:	580b      	ldr	r3, [r1, r0]
 8004878:	18c0      	adds	r0, r0, r3
 800487a:	4770      	bx	lr

0800487c <__retarget_lock_acquire_recursive>:
 800487c:	4770      	bx	lr

0800487e <__retarget_lock_release_recursive>:
 800487e:	4770      	bx	lr

08004880 <_init>:
 8004880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004882:	46c0      	nop			; (mov r8, r8)
 8004884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004886:	bc08      	pop	{r3}
 8004888:	469e      	mov	lr, r3
 800488a:	4770      	bx	lr

0800488c <_fini>:
 800488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004892:	bc08      	pop	{r3}
 8004894:	469e      	mov	lr, r3
 8004896:	4770      	bx	lr
