# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../AD9910.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../AD9910.srcs/sources_1/new/WriteToRegister.v" \
"../../../../AD9910.srcs/sources_1/new/ascii2decimal.v" \
"../../../../AD9910.srcs/sources_1/new/ascii2hex.v" \
"../../../../AD9910.srcs/sources_1/new/async_receiver.v" \
"../../../../AD9910.srcs/sources_1/new/async_transmitter.v" \
"../../../../AD9910.srcs/sources_1/new/data_receiver_v1_00.v" \
"../../../../AD9910.srcs/sources_1/new/hex2ascii.v" \
"../../../../AD9910.srcs/sources_1/new/led_intensity_adjust.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../AD9910.srcs/sources_1/new/data_sender_v1_01.sv" \
"../../../../AD9910.srcs/sources_1/new/AD9912_DAC8734_main.sv" \

verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../AD9910.srcs/sources_1/imports/new/DAC8734.v" \
"../../../../AD9910.srcs/sources_1/imports/new/device_DNA.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../AD9910.srcs/sources_1/new/spi_fsm_module.sv" \
"../../../../AD9910.srcs/sources_1/new/shift_register_out.sv" \
"../../../../AD9910.srcs/sources_1/new/shift_register_in.sv" \
"../../../../AD9910.srcs/sources_1/new/clock_divider.sv" \
"../../../../AD9910.srcs/sources_1/new/spi_single_output.sv" \
"../../../../AD9910.srcs/sources_1/new/gpo_core.sv" \
"../../../../AD9910.srcs/sim_1/new/testbench_main.sv" \
"../../../../AD9910.srcs/sim_1/new/testbench_spi_fsm.sv" \
"../../../../AD9910.srcs/sim_1/new/test_bench_gpo_core.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
