@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\users\lucas\onedrive\documentos\nascerr_bootloader\github\in_system_programming_fpga\exemploisp\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\onedrive\documentos\nascerr_bootloader\github\in_system_programming_fpga\exemploisp\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\onedrive\documentos\nascerr_bootloader\github\in_system_programming_fpga\exemploisp\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\onedrive\documentos\nascerr_bootloader\github\in_system_programming_fpga\exemploisp\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\onedrive\documentos\nascerr_bootloader\github\in_system_programming_fpga\exemploisp\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.
@N: FP130 |Promoting Net led_blink_0.reg_counter[20] on CLKINT  I_45 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
