Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 16:27:44 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_reactionTimer_control_sets_placed.rpt
| Design       : TOP_reactionTimer
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           50 |
| Yes          | No                    | No                     |              60 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1323 |          494 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                 Enable Signal                                                |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/out_audioSd_reg                                                    | in_reset_IBUF                                                                                        |                1 |              2 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/E[0]                        | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/currentFrame[2]_i_1_n_0                |                1 |              3 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/out_triColorLeft_reg[0][0]                                       | in_reset_IBUF                                                                                        |                2 |              3 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/out_triColorRight[2]_i_1_n_0                                                          | in_reset_IBUF                                                                                        |                1 |              3 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][4]      |                                                                                                      |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][3]      |                                                                                                      |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              | reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/in_reset01_out              |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][2]      |                                                                                                      |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][1]      |                                                                                                      |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][0]      |                                                                                                      |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][7]      |                                                                                                      |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][6]      |                                                                                                      |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/out_numberDisplay_reg[4][0] | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/SS[0]               |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/bcdCache_reg[29][5]      |                                                                                                      |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/counter                  | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/counter_reg[4]   |                2 |              4 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/out_vramUpdateYPos[4]_i_1_n_0                                                         | in_reset_IBUF                                                                                        |                1 |              5 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/E[0]                                                                            | vgaPortDriver/clockEdge25MHz/SR[0]                                                                   |                1 |              5 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/x_charPixelPos_reg[0]                                                           | vgaPortDriver/clockEdge25MHz/x_charPixelPos                                                          |                2 |              7 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/lastAudioSample[7]_i_1__4_n_0                 | in_reset_IBUF                                                                                        |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/accumulator                                   | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/SR[0]                                 |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/accumulator_1                                 | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/SR[0]                                 |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample[7]_i_1__2_n_0                 | in_reset_IBUF                                                                                        |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/bestResultLevelG[7]_i_2_n_0                                        | reactionTimerProcessor/stateTestProcessor/bestResultLevelG_reg[7]_0[0]                               |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[7]_i_1__0_n_0               | in_reset_IBUF                                                                                        |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[7]_i_1_n_0                  | in_reset_IBUF                                                                                        |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample[7]_i_1__1_n_0               | in_reset_IBUF                                                                                        |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/accumulator_1                               | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/accumulator_reg[0]_0                |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/accumulator_0                       | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter[7]_i_1__1_n_0 |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              | reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter[7]_i_1__1_n_0 |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/accumulator                                 | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/accumulator_reg[0]_0                |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample[7]_i_1__3_n_0                 | in_reset_IBUF                                                                                        |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/bestResultLevelR_reg[5]                                            | reactionTimerProcessor/stateTestProcessor/SR[0]                                                      |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/bestResultLevelR_reg[5]                                            | reactionTimerProcessor/stateTestProcessor/SS[0]                                                      |                3 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/accumulator                                 | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/accumulator_reg[0]_0                |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/accumulator                                   | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/SR[0]                                 |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/x_charBasePos_reg[3][0]                                                         | vgaPortDriver/clockEdge25MHz/SR[0]                                                                   |                2 |              8 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mti                                         | in_reset_IBUF                                                                                        |                5 |             10 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/x_counter_reg[0][0]                                                             | in_reset_IBUF                                                                                        |                4 |             11 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/y_counter_reg[0][0]                                                             | in_reset_IBUF                                                                                        |                4 |             11 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/out_charXPos_reg[1]_rep                                                         | vgaPortDriver/clockEdge25MHz/x_charPixelPos                                                          |                8 |             13 |
|  in_100MHzClock_IBUF_BUFG | testButtonDebouncer/intervalCounter                                                                          | testButtonDebouncer/buttonInDetector/intervalCounter_reg[0]                                          |                5 |             17 |
|  in_100MHzClock_IBUF_BUFG | clock1kHz/E[0]                                                                                               | in_reset_IBUF                                                                                        |                6 |             18 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              | reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/accumulator_reg[0]_0                |                6 |             24 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              | reactionTimerProcessor/stateIdleProcessor/resultLevelBPwmModem/SR[0]                                 |                7 |             24 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultValidDetector/pwmModemEnable_reg[0]                    | in_reset_IBUF                                                                                        |                6 |             25 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/currentNumber            |                                                                                                      |                5 |             28 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[27]_i_1_n_0                          | in_reset_IBUF                                                                                        |                8 |             28 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay_reg[1][0]                             | in_reset_IBUF                                                                                        |                5 |             29 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/startDetector/E[0]                                                 | in_reset_IBUF                                                                                        |                6 |             29 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/E[0]                                | in_reset_IBUF                                                                                        |                8 |             29 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data[28]_i_1_n_0                        | in_reset_IBUF                                                                                        |               14 |             29 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper2[31]_i_1_n_0                             | in_reset_IBUF                                                                                        |               12 |             31 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/nextDetector/E[0]                               | in_reset_IBUF                                                                                        |               12 |             32 |
|  in_100MHzClock_IBUF_BUFG | microphoneNoiseInput/out_mcData[31]_i_1_n_0                                                                  | in_reset_IBUF                                                                                        |               10 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/product                                     | in_reset_IBUF                                                                                        |                6 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/idleCounter/counter[0]_i_2__0_n_0                                | reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/counter_reg[0]              |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/testButton/E[0]                                                    | in_reset_IBUF                                                                                        |                9 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/signalDelayer/counter[0]_i_2_n_0                                   | reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/counter_reg[0]              |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultSeperator/numberValidDetector/E[0]                     | in_reset_IBUF                                                                                        |                7 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[31]_i_1_n_0                             | in_reset_IBUF                                                                                        |               14 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                               | reactionTimerProcessor/statePrepareProcessor/prepareAnimation/clock1Hz/counter[0]_i_1_n_0            |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                               | clock1kHz/counter[0]_i_1__4_n_0                                                                      |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                               | reactionTimerProcessor/stateResultProcessor/clock1Hz/counter[0]_i_1__1_n_0                           |                8 |             32 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/testResultValidDetector/E[0]                                     | in_reset_IBUF                                                                                        |                9 |             33 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateResultProcessor/E[0]                                                             | in_reset_IBUF                                                                                        |               12 |             33 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/stateIdleProcessor/out_bestTime[27]_i_2_n_0                                           | reactionTimerProcessor/stateIdleProcessor/out_bestTime[27]_i_1_n_0                                   |               19 |             60 |
|  in_100MHzClock_IBUF_BUFG | reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1                                     | in_reset_IBUF                                                                                        |               24 |             68 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              | in_reset_IBUF                                                                                        |               33 |             69 |
|  in_100MHzClock_IBUF_BUFG |                                                                                                              |                                                                                                      |               59 |            110 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/currentCharPixel_reg[127][0]                                                    | in_reset_IBUF                                                                                        |               45 |            127 |
|  in_100MHzClock_IBUF_BUFG | in_enable_IBUF                                                                                               | in_reset_IBUF                                                                                        |              144 |            198 |
+---------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     3 |
| 4      |                    11 |
| 5      |                     2 |
| 7      |                     1 |
| 8      |                    18 |
| 10     |                     1 |
| 11     |                     2 |
| 13     |                     1 |
| 16+    |                    31 |
+--------+-----------------------+


