--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19382 paths analyzed, 9093 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.015ns.
--------------------------------------------------------------------------------

Paths for end point counter2<9>/count_f_1 (SLICE_X16Y58.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter2<9>/count_f_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter2<9>/count_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.525   counter2_251
                                                       clear_photons
    SLICE_X21Y41.B5      net (fanout=1)        1.170   clear_photons
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.429   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_1
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (1.291ns logic, 4.560ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter2<9>/count_f_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter2<9>/count_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.AQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y41.B2      net (fanout=228)      1.243   reset
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.429   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_1
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.196ns logic, 4.633ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter2<9>/count_f_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.413 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter2<9>/count_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.BQ      Tcko                  0.430   TrigIn40<5>
                                                       ep40/ep_trigger_3
    SLICE_X21Y41.B1      net (fanout=2)        1.214   TrigIn40<3>
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.429   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_1
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (1.196ns logic, 4.604ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point counter2<9>/count_f_0 (SLICE_X16Y58.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter2<9>/count_f_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter2<9>/count_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.525   counter2_251
                                                       clear_photons
    SLICE_X21Y41.B5      net (fanout=1)        1.170   clear_photons
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.418   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_0
    -------------------------------------------------  ---------------------------
    Total                                      5.840ns (1.280ns logic, 4.560ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter2<9>/count_f_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter2<9>/count_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.AQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y41.B2      net (fanout=228)      1.243   reset
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.418   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_0
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.185ns logic, 4.633ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter2<9>/count_f_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.413 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter2<9>/count_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.BQ      Tcko                  0.430   TrigIn40<5>
                                                       ep40/ep_trigger_3
    SLICE_X21Y41.B1      net (fanout=2)        1.214   TrigIn40<3>
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.418   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_0
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (1.185ns logic, 4.604ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point counter2<9>/count_f_2 (SLICE_X16Y58.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter2<9>/count_f_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter2<9>/count_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.525   counter2_251
                                                       clear_photons
    SLICE_X21Y41.B5      net (fanout=1)        1.170   clear_photons
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.395   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_2
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (1.257ns logic, 4.560ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter2<9>/count_f_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.795ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter2<9>/count_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.AQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X21Y41.B2      net (fanout=228)      1.243   reset
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.395   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_2
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.162ns logic, 4.633ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter2<9>/count_f_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.413 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter2<9>/count_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.BQ      Tcko                  0.430   TrigIn40<5>
                                                       ep40/ep_trigger_3
    SLICE_X21Y41.B1      net (fanout=2)        1.214   TrigIn40<3>
    SLICE_X21Y41.BMUX    Tilo                  0.337   okHI/rstin
                                                       counter2<25>/reset_i_clear_i_OR_56_o1
    SLICE_X16Y58.SR      net (fanout=260)      3.390   counter2<25>/reset_i_clear_i_OR_56_o
    SLICE_X16Y58.CLK     Tsrck                 0.395   counter2<9>/count_f<3>
                                                       counter2<9>/count_f_2
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.162ns logic, 4.604ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y7.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               log2/data_o_0 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: log2/data_o_0 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.AQ       Tcko                  0.198   log2/data_o<3>
                                                       log2/data_o_0
    RAMB8_X0Y7.DIADI0    net (fanout=1)        0.151   log2/data_o<0>
    RAMB8_X0Y7.CLKAWRCLK Trckd_DIA   (-Th)     0.053   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.145ns logic, 0.151ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y7.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               log2/data_o_3 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: log2/data_o_3 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.BQ       Tcko                  0.198   log2/data_o<3>
                                                       log2/data_o_3
    RAMB8_X0Y7.DIADI3    net (fanout=1)        0.222   log2/data_o<3>
    RAMB8_X0Y7.CLKAWRCLK Trckd_DIA   (-Th)     0.053   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.145ns logic, 0.222ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y3.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.113 - 0.112)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y6.CQ           Tcko                  0.198   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB8_X0Y3.ADDRAWRADDR8 net (fanout=3)        0.247   pipeoutfifo1/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB8_X0Y3.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.379ns (0.132ns logic, 0.247ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y7.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2_251/CLK
  Logical resource: Mshreg_clear_photons/CLK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3733 paths analyzed, 590 endpoints analyzed, 75 failing endpoints
 75 timing errors detected. (75 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Paths for end point clk2x_counter_per_22 (SLICE_X31Y15.D2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_1 (FF)
  Destination:          clk2x_counter_per_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.616ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.338 - 0.358)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_1 to clk2x_counter_per_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.DQ      Tcko                  0.430   clk2x_counter_per<1>
                                                       clk2x_counter_per_1
    SLICE_X30Y10.B3      net (fanout=3)        0.907   clk2x_counter_per<1>
    SLICE_X30Y10.COUT    Topcyb                0.483   Mcount_clk2x_counter_per_cy<3>
                                                       clk2x_counter_per<1>_rt
                                                       Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.COUT    Tbyp                  0.093   pw_div<20>
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y15.D2      net (fanout=1)        0.757   Result<22>2
    SLICE_X31Y15.CLK     Tas                   0.373   clk2x_counter_per<22>
                                                       clk2x_counter_per_22_rstpot
                                                       clk2x_counter_per_22
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.937ns logic, 1.679ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_5 (FF)
  Destination:          clk2x_counter_per_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.338 - 0.356)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_5 to clk2x_counter_per_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.DQ      Tcko                  0.476   clk2x_counter_per<5>
                                                       clk2x_counter_per_5
    SLICE_X30Y11.B5      net (fanout=3)        0.649   clk2x_counter_per<5>
    SLICE_X30Y11.COUT    Topcyb                0.483   pw_div<20>
                                                       clk2x_counter_per<5>_rt
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y15.D2      net (fanout=1)        0.757   Result<22>2
    SLICE_X31Y15.CLK     Tas                   0.373   clk2x_counter_per<22>
                                                       clk2x_counter_per_22_rstpot
                                                       clk2x_counter_per_22
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.890ns logic, 1.418ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_8 (FF)
  Destination:          clk2x_counter_per_22 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_8 to clk2x_counter_per_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.430   clk2x_counter_per<14>
                                                       clk2x_counter_per_8
    SLICE_X30Y12.A2      net (fanout=3)        0.747   clk2x_counter_per<8>
    SLICE_X30Y12.COUT    Topcya                0.474   Mcount_clk2x_counter_per_cy<11>
                                                       clk2x_counter_per<8>_rt
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y15.D2      net (fanout=1)        0.757   Result<22>2
    SLICE_X31Y15.CLK     Tas                   0.373   clk2x_counter_per<22>
                                                       clk2x_counter_per_22_rstpot
                                                       clk2x_counter_per_22
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.742ns logic, 1.513ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point clk2x_counter_per_26 (SLICE_X31Y16.B1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_1 (FF)
  Destination:          clk2x_counter_per_26 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_1 to clk2x_counter_per_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.DQ      Tcko                  0.430   clk2x_counter_per<1>
                                                       clk2x_counter_per_1
    SLICE_X30Y10.B3      net (fanout=3)        0.907   clk2x_counter_per<1>
    SLICE_X30Y10.COUT    Topcyb                0.483   Mcount_clk2x_counter_per_cy<3>
                                                       clk2x_counter_per<1>_rt
                                                       Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.COUT    Tbyp                  0.093   pw_div<20>
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.COUT    Tbyp                  0.093   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<20>
                                                       Mcount_clk2x_counter_per_cy<27>
    SLICE_X31Y16.B1      net (fanout=1)        0.545   Result<26>2
    SLICE_X31Y16.CLK     Tas                   0.373   clk2x_counter_per<24>
                                                       clk2x_counter_per_26_rstpot
                                                       clk2x_counter_per_26
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (2.030ns logic, 1.470ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_5 (FF)
  Destination:          clk2x_counter_per_26 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.192ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.457 - 0.483)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_5 to clk2x_counter_per_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.DQ      Tcko                  0.476   clk2x_counter_per<5>
                                                       clk2x_counter_per_5
    SLICE_X30Y11.B5      net (fanout=3)        0.649   clk2x_counter_per<5>
    SLICE_X30Y11.COUT    Topcyb                0.483   pw_div<20>
                                                       clk2x_counter_per<5>_rt
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.COUT    Tbyp                  0.093   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<20>
                                                       Mcount_clk2x_counter_per_cy<27>
    SLICE_X31Y16.B1      net (fanout=1)        0.545   Result<26>2
    SLICE_X31Y16.CLK     Tas                   0.373   clk2x_counter_per<24>
                                                       clk2x_counter_per_26_rstpot
                                                       clk2x_counter_per_26
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.983ns logic, 1.209ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_8 (FF)
  Destination:          clk2x_counter_per_26 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.139ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.457 - 0.481)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_8 to clk2x_counter_per_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.430   clk2x_counter_per<14>
                                                       clk2x_counter_per_8
    SLICE_X30Y12.A2      net (fanout=3)        0.747   clk2x_counter_per<8>
    SLICE_X30Y12.COUT    Topcya                0.474   Mcount_clk2x_counter_per_cy<11>
                                                       clk2x_counter_per<8>_rt
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.COUT    Tbyp                  0.093   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<23>
    SLICE_X30Y16.CMUX    Tcinc                 0.279   pulsePeriod_clk_div<20>
                                                       Mcount_clk2x_counter_per_cy<27>
    SLICE_X31Y16.B1      net (fanout=1)        0.545   Result<26>2
    SLICE_X31Y16.CLK     Tas                   0.373   clk2x_counter_per<24>
                                                       clk2x_counter_per_26_rstpot
                                                       clk2x_counter_per_26
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.835ns logic, 1.304ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point clk2x_counter_per_21 (SLICE_X31Y14.B3), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_1 (FF)
  Destination:          clk2x_counter_per_21 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.468ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.337 - 0.358)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_1 to clk2x_counter_per_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.DQ      Tcko                  0.430   clk2x_counter_per<1>
                                                       clk2x_counter_per_1
    SLICE_X30Y10.B3      net (fanout=3)        0.907   clk2x_counter_per<1>
    SLICE_X30Y10.COUT    Topcyb                0.483   Mcount_clk2x_counter_per_cy<3>
                                                       clk2x_counter_per<1>_rt
                                                       Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<3>
    SLICE_X30Y11.COUT    Tbyp                  0.093   pw_div<20>
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.BMUX    Tcinb                 0.310   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y14.B3      net (fanout=1)        0.578   Result<21>2
    SLICE_X31Y14.CLK     Tas                   0.373   clk2x_counter_per<14>
                                                       clk2x_counter_per_21_rstpot
                                                       clk2x_counter_per_21
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.968ns logic, 1.500ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_5 (FF)
  Destination:          clk2x_counter_per_21 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.160ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.337 - 0.356)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_5 to clk2x_counter_per_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.DQ      Tcko                  0.476   clk2x_counter_per<5>
                                                       clk2x_counter_per_5
    SLICE_X30Y11.B5      net (fanout=3)        0.649   clk2x_counter_per<5>
    SLICE_X30Y11.COUT    Topcyb                0.483   pw_div<20>
                                                       clk2x_counter_per<5>_rt
                                                       Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<7>
    SLICE_X30Y12.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<11>
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.BMUX    Tcinb                 0.310   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y14.B3      net (fanout=1)        0.578   Result<21>2
    SLICE_X31Y14.CLK     Tas                   0.373   clk2x_counter_per<14>
                                                       clk2x_counter_per_21_rstpot
                                                       clk2x_counter_per_21
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.921ns logic, 1.239ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk2x_counter_per_8 (FF)
  Destination:          clk2x_counter_per_21 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.107ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk2x_counter_per_8 to clk2x_counter_per_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.430   clk2x_counter_per<14>
                                                       clk2x_counter_per_8
    SLICE_X30Y12.A2      net (fanout=3)        0.747   clk2x_counter_per<8>
    SLICE_X30Y12.COUT    Topcya                0.474   Mcount_clk2x_counter_per_cy<11>
                                                       clk2x_counter_per<8>_rt
                                                       Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<11>
    SLICE_X30Y13.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<15>
                                                       Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<15>
    SLICE_X30Y14.COUT    Tbyp                  0.093   Mcount_clk2x_counter_per_cy<19>
                                                       Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.CIN     net (fanout=1)        0.003   Mcount_clk2x_counter_per_cy<19>
    SLICE_X30Y15.BMUX    Tcinb                 0.310   pulsePeriod_clk_div<16>
                                                       Mcount_clk2x_counter_per_cy<23>
    SLICE_X31Y14.B3      net (fanout=1)        0.578   Result<21>2
    SLICE_X31Y14.CLK     Tas                   0.373   clk2x_counter_per<14>
                                                       clk2x_counter_per_21_rstpot
                                                       clk2x_counter_per_21
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.773ns logic, 1.334ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point photons1_15 (SLICE_X34Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               set_clk (FF)
  Destination:          photons1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: set_clk to photons1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   set_clk
                                                       set_clk
    SLICE_X34Y35.CE      net (fanout=38)       0.243   set_clk
    SLICE_X34Y35.CLK     Tckce       (-Th)     0.108   photons1<15>
                                                       photons1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.126ns logic, 0.243ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point photons1_13 (SLICE_X34Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               set_clk (FF)
  Destination:          photons1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: set_clk to photons1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   set_clk
                                                       set_clk
    SLICE_X34Y35.CE      net (fanout=38)       0.243   set_clk
    SLICE_X34Y35.CLK     Tckce       (-Th)     0.104   photons1<15>
                                                       photons1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.130ns logic, 0.243ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point photons1_11 (SLICE_X34Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               set_clk (FF)
  Destination:          photons1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: set_clk to photons1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   set_clk
                                                       set_clk
    SLICE_X34Y35.CE      net (fanout=38)       0.243   set_clk
    SLICE_X34Y35.CLK     Tckce       (-Th)     0.102   photons1<15>
                                                       photons1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.132ns logic, 0.243ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pulsed_sig/CLK0
  Logical resource: pulsed_sig/CK0
  Location pin: OLOGIC_X18Y13.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: pmt_buf1<0>/CLK0
  Logical resource: pmt_buf1_0/CLK0
  Location pin: ILOGIC_X17Y62.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: pmt_buf2<0>/CLK0
  Logical resource: pmt_buf2_0/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X20Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.476   okHI/rst4
                                                       okHI/flop2
    SLICE_X20Y32.BX      net (fanout=2)        0.998   okHI/rst2
    SLICE_X20Y32.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.590ns logic, 0.998ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X20Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.476   okHI/rst4
                                                       okHI/flop3
    SLICE_X20Y32.CX      net (fanout=2)        0.655   okHI/rst3
    SLICE_X20Y32.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.590ns logic, 0.655ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X20Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.527 - 0.333)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X20Y32.AX      net (fanout=1)        0.500   okHI/rst1
    SLICE_X20Y32.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.590ns logic, 0.500ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X20Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.259 - 0.111)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X20Y32.AX      net (fanout=1)        0.238   okHI/rst1
    SLICE_X20Y32.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.248ns logic, 0.238ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X20Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.200   okHI/rst4
                                                       okHI/flop3
    SLICE_X20Y32.CX      net (fanout=2)        0.325   okHI/rst3
    SLICE_X20Y32.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.248ns logic, 0.325ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X20Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.200   okHI/rst4
                                                       okHI/flop2
    SLICE_X20Y32.BX      net (fanout=2)        0.520   okHI/rst2
    SLICE_X20Y32.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.248ns logic, 0.520ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3113 paths analyzed, 975 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.355ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[15].fdreout0 (OLOGIC_X16Y1.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.742ns (Levels of Logic = 3)
  Clock Path Skew:      0.522ns (0.837 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y5.B1       net (fanout=13)       1.321   ok1<17>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y8.B1        net (fanout=18)       2.446   ok2x<33>
    SLICE_X5Y8.BMUX      Tilo                  0.337   okHI/hi_dataout<8>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.269   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (2.510ns logic, 6.232ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.522ns (0.837 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y5.B3       net (fanout=11)       1.202   ok1<21>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y8.B1        net (fanout=18)       2.446   ok2x<33>
    SLICE_X5Y8.BMUX      Tilo                  0.337   okHI/hi_dataout<8>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.269   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (2.415ns logic, 6.113ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.522ns (0.837 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y5.D2       net (fanout=13)       1.530   ok1<17>
    SLICE_X16Y5.D        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y5.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X16Y5.C        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y8.B4        net (fanout=18)       2.061   ok2x<16>
    SLICE_X5Y8.BMUX      Tilo                  0.337   okHI/hi_dataout<8>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.269   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.513ns (2.510ns logic, 6.003ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdreout0 (OLOGIC_X15Y3.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.468ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.830 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y5.D2       net (fanout=13)       1.530   ok1<17>
    SLICE_X16Y5.D        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y5.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X16Y5.C        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X4Y7.A1        net (fanout=18)       2.017   ok2x<16>
    SLICE_X4Y7.A         Tilo                  0.235   okHI/hi_dataout<14>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        2.370   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (2.408ns logic, 6.060ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.146ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (0.830 - 0.320)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.476   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X16Y5.D4       net (fanout=10)       1.257   ok1<22>
    SLICE_X16Y5.D        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y5.C6       net (fanout=1)        0.143   pipeOuta0/ok2<16>8
    SLICE_X16Y5.C        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X4Y7.A1        net (fanout=18)       2.017   ok2x<16>
    SLICE_X4Y7.A         Tilo                  0.235   okHI/hi_dataout<14>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        2.370   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.146ns (2.359ns logic, 5.787ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.830 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y5.B1       net (fanout=13)       1.321   ok1<17>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X4Y7.A6        net (fanout=18)       1.844   ok2x<33>
    SLICE_X4Y7.A         Tilo                  0.235   okHI/hi_dataout<14>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        2.370   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (2.408ns logic, 5.731ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdreout0 (OLOGIC_X14Y0.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.828 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y5.B1       net (fanout=13)       1.321   ok1<17>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y6.D1        net (fanout=18)       2.227   ok2x<33>
    SLICE_X5Y6.D         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.906   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (2.432ns logic, 5.650ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.828 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y6.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y5.B3       net (fanout=11)       1.202   ok1<21>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y6.D1        net (fanout=18)       2.227   ok2x<33>
    SLICE_X5Y6.D         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.906   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (2.337ns logic, 5.531ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.508ns (0.828 - 0.320)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.476   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X16Y5.B6       net (fanout=10)       1.118   ok1<22>
    SLICE_X16Y5.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X16Y5.A5       net (fanout=1)        0.196   pipeOutaf/ok2<16>8
    SLICE_X16Y5.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y6.D1        net (fanout=18)       2.227   ok2x<33>
    SLICE_X5Y6.D         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.906   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (2.383ns logic, 5.447ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep02/ep_dataout_2 (SLICE_X29Y9.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep02/ep_datahold_2 (FF)
  Destination:          ep02/ep_dataout_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep02/ep_datahold_2 to ep02/ep_dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.CQ       Tcko                  0.200   ep02/ep_datahold<3>
                                                       ep02/ep_datahold_2
    SLICE_X29Y9.CX       net (fanout=1)        0.144   ep02/ep_datahold<2>
    SLICE_X29Y9.CLK      Tckdi       (-Th)    -0.059   WireIn02<3>
                                                       ep02/ep_dataout_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X24Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_addr_6 to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.200   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X24Y6.CX       net (fanout=10)       0.098   ok1<22>
    SLICE_X24Y6.CLK      Tckdi       (-Th)    -0.106   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.306ns logic, 0.098ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2 (SLICE_X17Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 to pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.CQ      Tcko                  0.198   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    SLICE_X17Y12.C5      net (fanout=1)        0.052   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>
    SLICE_X17Y12.CLK     Tah         (-Th)    -0.155   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>_rt
                                                       pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y7.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.730ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.200ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=122)      1.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (-4.542ns logic, 6.757ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.116ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.340ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=122)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (-1.142ns logic, 2.482ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.976ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X28Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.354ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.957ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X19Y7.B2       net (fanout=13)       3.926   hi_in_7_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.D1       net (fanout=16)       1.360   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      8.957ns (2.419ns logic, 6.538ns route)
                                                       (27.0% logic, 73.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X28Y6.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.531ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.780ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X19Y7.B2       net (fanout=13)       3.926   hi_in_7_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.C4       net (fanout=16)       1.183   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (2.419ns logic, 6.361ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.715ns (Levels of Logic = 4)
  Clock Path Delay:     1.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X19Y7.B2       net (fanout=13)       3.926   hi_in_7_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y7.A3       net (fanout=16)       1.118   okHI/hicore/N2
    SLICE_X24Y7.CLK      Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.715ns (2.419ns logic, 6.296ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=122)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (-3.907ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X16Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.617ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.317ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X16Y6.A5       net (fanout=13)       1.433   hi_in_7_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.121   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.884ns logic, 1.433ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X16Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.686ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.386ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X16Y6.A5       net (fanout=13)       1.433   hi_in_7_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.953ns logic, 1.433ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X18Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.884ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp66.IMUX.10
    SLICE_X18Y4.A4       net (fanout=13)       1.628   hi_in_7_IBUF
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.960ns logic, 1.628ns route)
                                                       (37.1% logic, 62.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=122)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.676ns logic, 2.605ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.693ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X28Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.674ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X19Y7.B5       net (fanout=13)       3.643   hi_in_6_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.D1       net (fanout=16)       1.360   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      8.674ns (2.419ns logic, 6.255ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X28Y6.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.814ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.497ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X19Y7.B5       net (fanout=13)       3.643   hi_in_6_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.C4       net (fanout=16)       1.183   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (2.419ns logic, 6.078ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.864ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.432ns (Levels of Logic = 4)
  Clock Path Delay:     1.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X19Y7.B5       net (fanout=13)       3.643   hi_in_6_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y7.A3       net (fanout=16)       1.118   okHI/hicore/N2
    SLICE_X24Y7.CLK      Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (2.419ns logic, 6.013ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=122)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (-3.907ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X18Y4.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.720ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X18Y4.A1       net (fanout=13)       1.760   hi_in_6_IBUF
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.960ns logic, 1.760ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=122)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.676ns logic, 2.605ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X19Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.069ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.765ns (Levels of Logic = 2)
  Clock Path Delay:     0.921ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X19Y7.C5       net (fanout=13)       1.787   hi_in_6_IBUF
    SLICE_X19Y7.CLK      Tah         (-Th)    -0.215   ok1<27>
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.978ns logic, 1.787ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=122)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (-1.676ns logic, 2.597ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_3 (SLICE_X18Y5.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.079ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/block_size_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.780ns (Levels of Logic = 2)
  Clock Path Delay:     0.926ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp66.IMUX.9
    SLICE_X18Y5.B4       net (fanout=13)       1.730   hi_in_6_IBUF
    SLICE_X18Y5.BMUX     Tilo                  0.191   okHI/hicore/block_size<3>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y5.CE       net (fanout=3)        0.204   okHI/hicore/_n0248_inv
    SLICE_X18Y5.CLK      Tckce       (-Th)     0.108   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_3
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.846ns logic, 1.934ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y5.CLK      net (fanout=122)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (-1.676ns logic, 2.602ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.512ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X28Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.818ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.493ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X19Y7.B6       net (fanout=14)       3.462   hi_in_5_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.D1       net (fanout=16)       1.360   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (2.419ns logic, 6.074ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X28Y6.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.316ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X19Y7.B6       net (fanout=14)       3.462   hi_in_5_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.C4       net (fanout=16)       1.183   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (2.419ns logic, 5.897ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.251ns (Levels of Logic = 4)
  Clock Path Delay:     1.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X19Y7.B6       net (fanout=14)       3.462   hi_in_5_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y7.A3       net (fanout=16)       1.118   okHI/hicore/N2
    SLICE_X24Y7.CLK      Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.251ns (2.419ns logic, 5.832ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=122)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (-3.907ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X16Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.338ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X16Y6.A3       net (fanout=14)       1.154   hi_in_5_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.121   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.884ns logic, 1.154ns route)
                                                       (43.4% logic, 56.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X16Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.407ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.107ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X16Y6.A3       net (fanout=14)       1.154   hi_in_5_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.953ns logic, 1.154ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X20Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.633ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Delay:     0.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp66.IMUX.8
    SLICE_X20Y3.A5       net (fanout=14)       1.391   hi_in_5_IBUF
    SLICE_X20Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.953ns logic, 1.391ns route)
                                                       (40.7% logic, 59.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y3.CLK      net (fanout=122)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (-1.676ns logic, 2.612ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.302ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X28Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.028ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.283ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X19Y7.B4       net (fanout=13)       3.252   hi_in_4_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.D1       net (fanout=16)       1.360   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (2.419ns logic, 5.864ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X28Y6.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.205ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.106ns (Levels of Logic = 4)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X19Y7.B4       net (fanout=13)       3.252   hi_in_4_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X28Y6.C4       net (fanout=16)       1.183   okHI/hicore/N2
    SLICE_X28Y6.CLK      Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      8.106ns (2.419ns logic, 5.687ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X28Y6.CLK      net (fanout=122)      0.854   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.907ns logic, 5.163ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X24Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.255ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.041ns (Levels of Logic = 4)
  Clock Path Delay:     1.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X19Y7.B4       net (fanout=13)       3.252   hi_in_4_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X22Y8.A2       net (fanout=18)       1.252   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X22Y8.A        Tilo                  0.254   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X24Y7.A3       net (fanout=16)       1.118   okHI/hicore/N2
    SLICE_X24Y7.CLK      Tas                   0.349   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.041ns (2.419ns logic, 5.622ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=122)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (-3.907ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X16Y6.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.350ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.050ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X16Y6.A4       net (fanout=13)       1.166   hi_in_4_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.121   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.884ns logic, 1.166ns route)
                                                       (43.1% logic, 56.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X16Y6.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.419ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.119ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X16Y6.A4       net (fanout=13)       1.166   hi_in_4_IBUF
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.953ns logic, 1.166ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y6.CLK      net (fanout=122)      0.588   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-1.676ns logic, 2.601ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X20Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.542ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.253ns (Levels of Logic = 2)
  Clock Path Delay:     0.936ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp66.IMUX.7
    SLICE_X20Y3.A6       net (fanout=13)       1.300   hi_in_4_IBUF
    SLICE_X20Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.953ns logic, 1.300ns route)
                                                       (42.3% logic, 57.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y3.CLK      net (fanout=122)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (-1.676ns logic, 2.612ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.799ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X18Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.331ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.750ns (Levels of Logic = 2)
  Clock Path Delay:     1.226ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        3.340   hi_in_3_IBUF
    SLICE_X17Y5.A        Tilo                  0.259   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X18Y7.SR       net (fanout=2)        1.166   okHI/hicore/hi_in<3>_0
    SLICE_X18Y7.CLK      Tsrck                 0.428   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (2.244ns logic, 4.506ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=122)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (-3.907ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.404ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.684ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        3.340   hi_in_3_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y6.SR       net (fanout=1)        1.055   okHI/hicore/hi_in<3>_2
    SLICE_X20Y6.CLK      Tsrck                 0.395   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (2.289ns logic, 4.395ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (-3.907ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.670ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        3.340   hi_in_3_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.337   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y6.SR       net (fanout=1)        1.055   okHI/hicore/hi_in<3>_2
    SLICE_X20Y6.CLK      Tsrck                 0.381   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (2.275ns logic, 4.395ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (-3.907ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.631ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Clock Path Delay:     0.923ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        1.607   hi_in_3_IBUF
    SLICE_X17Y5.A        Tilo                  0.156   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X18Y6.SR       net (fanout=2)        0.585   okHI/hicore/hi_in<3>_0
    SLICE_X18Y6.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.937ns logic, 2.192ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y6.CLK      net (fanout=122)      0.586   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (-1.676ns logic, 2.599ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.718ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.221ns (Levels of Logic = 2)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        1.607   hi_in_3_IBUF
    SLICE_X17Y5.AMUX     Tilo                  0.203   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y6.SR       net (fanout=1)        0.647   okHI/hicore/hi_in<3>_2
    SLICE_X20Y6.CLK      Tcksr       (-Th)    -0.001   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.967ns logic, 2.254ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.676ns logic, 2.604ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X18Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.731ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Delay:     0.921ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp66.IMUX.6
    SLICE_X17Y5.A5       net (fanout=1)        1.607   hi_in_3_IBUF
    SLICE_X17Y5.A        Tilo                  0.156   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X18Y7.SR       net (fanout=2)        0.683   okHI/hicore/hi_in<3>_0
    SLICE_X18Y7.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.937ns logic, 2.290ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=122)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (-1.676ns logic, 2.597ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.323ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.807ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.281ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X18Y6.A3       net (fanout=2)        3.591   hi_in_2_IBUF
    SLICE_X18Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y6.CX       net (fanout=2)        0.693   okHI/hicore/state_N3
    SLICE_X20Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.281ns (1.997ns logic, 4.284ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (-3.907ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X19Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.900ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.191ns (Levels of Logic = 3)
  Clock Path Delay:     1.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X19Y3.B2       net (fanout=2)        3.772   hi_in_2_IBUF
    SLICE_X19Y3.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X19Y3.A5       net (fanout=1)        0.230   okHI/hicore/N49
    SLICE_X19Y3.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (2.189ns logic, 4.002ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y3.CLK      net (fanout=122)      0.834   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (-3.907ns logic, 5.143ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X18Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.006ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.075ns (Levels of Logic = 2)
  Clock Path Delay:     1.226ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X18Y6.A3       net (fanout=2)        3.591   hi_in_2_IBUF
    SLICE_X18Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.AX       net (fanout=2)        0.516   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.075ns (1.968ns logic, 4.107ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=122)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (-3.907ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.226ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Delay:     0.923ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X18Y6.A3       net (fanout=2)        1.764   hi_in_2_IBUF
    SLICE_X18Y6.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.960ns logic, 1.764ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y6.CLK      net (fanout=122)      0.586   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (-1.676ns logic, 2.599ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.419ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.922ns (Levels of Logic = 2)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X18Y6.A3       net (fanout=2)        1.764   hi_in_2_IBUF
    SLICE_X18Y6.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X20Y6.DX       net (fanout=1)        0.191   okHI/hicore/state_N4
    SLICE_X20Y6.CLK      Tckdi       (-Th)    -0.048   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.967ns logic, 1.955ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.676ns logic, 2.604ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X18Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.987ns (Levels of Logic = 2)
  Clock Path Delay:     0.921ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp66.IMUX.5
    SLICE_X18Y6.A3       net (fanout=2)        1.764   hi_in_2_IBUF
    SLICE_X18Y6.AMUX     Tilo                  0.191   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.AX       net (fanout=2)        0.228   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.995ns logic, 1.992ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=122)      0.584   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (-1.676ns logic, 2.597ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.655ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.475ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.613ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X18Y6.A1       net (fanout=2)        3.923   hi_in_1_IBUF
    SLICE_X18Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y6.CX       net (fanout=2)        0.693   okHI/hicore/state_N3
    SLICE_X20Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.997ns logic, 4.616ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (-3.907ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X18Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.674ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.407ns (Levels of Logic = 2)
  Clock Path Delay:     1.226ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X18Y6.A1       net (fanout=2)        3.923   hi_in_1_IBUF
    SLICE_X18Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X18Y7.AX       net (fanout=2)        0.516   okHI/hicore/state_N3
    SLICE_X18Y7.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (1.968ns logic, 4.439ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y7.CLK      net (fanout=122)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (-3.907ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.782ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.306ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X18Y6.A1       net (fanout=2)        3.923   hi_in_1_IBUF
    SLICE_X18Y6.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X20Y6.DX       net (fanout=1)        0.458   okHI/hicore/state_N4
    SLICE_X20Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.925ns logic, 4.381ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (-3.907ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X19Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.322ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.828ns (Levels of Logic = 3)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X19Y3.B3       net (fanout=2)        1.628   hi_in_1_IBUF
    SLICE_X19Y3.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X19Y3.A5       net (fanout=1)        0.066   okHI/hicore/N49
    SLICE_X19Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (1.134ns logic, 1.694ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y3.CLK      net (fanout=122)      0.594   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.676ns logic, 2.607ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X18Y6.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.395ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Delay:     0.923ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X18Y6.A1       net (fanout=2)        1.933   hi_in_1_IBUF
    SLICE_X18Y6.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.960ns logic, 1.933ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y6.CLK      net (fanout=122)      0.586   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (-1.676ns logic, 2.599ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X20Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.588ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Delay:     0.928ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp66.IMUX.4
    SLICE_X18Y6.A1       net (fanout=2)        1.933   hi_in_1_IBUF
    SLICE_X18Y6.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X20Y6.DX       net (fanout=1)        0.191   okHI/hicore/state_N4
    SLICE_X20Y6.CLK      Tckdi       (-Th)    -0.048   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.967ns logic, 2.124ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=122)      0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (-1.676ns logic, 2.604ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.843ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp64.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp67.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=122)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (-3.907ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp64.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp67.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=122)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (-3.907ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X3Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.776ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.I                 Tiopi                 1.557   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp64.IMUX.8
    IODELAY_X3Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<8>
    IODELAY_X3Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X3Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<8>
    ILOGIC_X3Y1.CLK0     Tidockd               0.532   okHI/hi_datain<8>
                                                       ProtoComp67.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y1.CLK0     net (fanout=122)      1.374   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (-3.907ns logic, 5.683ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp64.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp67.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=122)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.676ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp64.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp67.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=122)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.676ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.159ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp64.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp67.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=122)      0.822   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (-1.676ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.722ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.908ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.207ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=122)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (-4.542ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.289ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.207ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=122)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (-4.542ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.908ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.207ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=122)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (-4.542ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.289ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.207ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=122)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (-4.542ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (P9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=122)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.542ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    P9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    P9.PAD               Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.292ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=122)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.542ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    P9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    P9.PAD               Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=122)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=122)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=122)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=122)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (R5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=122)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.142ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    R5.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<8>
    R5.PAD               Tioop                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp66.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=122)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.142ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    R5.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<8>
    R5.PAD               Tiotp                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      8.355ns|            0|            0|            3|         3113|
| TS_okHI_dcm_clk0              |     20.830ns|      8.355ns|          N/A|            0|            0|         3113|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    5.655(R)|      SLOW  |   -1.622(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.323(R)|      SLOW  |   -1.526(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.799(R)|      SLOW  |   -1.931(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    7.302(R)|      SLOW  |   -0.850(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    7.512(R)|      SLOW  |   -0.838(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.693(R)|      SLOW  |   -1.516(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.976(R)|      SLOW  |   -1.117(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.742(R)|      SLOW  |   -1.013(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.680(R)|      SLOW  |         2.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.669(R)|      SLOW  |         2.947(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.722(R)|      SLOW  |         3.000(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.722(R)|      SLOW  |         3.000(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.678(R)|      SLOW  |         2.956(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.730(R)|      SLOW  |         3.116(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.015|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    8.355|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.859; Ideal Clock Offset To Actual Clock 1.632; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.976(R)|      SLOW  |   -1.117(R)|      FAST  |    5.354|    8.617|       -1.632|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.976|         -  |      -1.117|         -  |    5.354|    8.617|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.177; Ideal Clock Offset To Actual Clock 1.690; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.693(R)|      SLOW  |   -1.516(R)|      FAST  |    5.637|    9.016|       -1.690|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.693|         -  |      -1.516|         -  |    5.637|    9.016|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.674; Ideal Clock Offset To Actual Clock 1.260; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    7.512(R)|      SLOW  |   -0.838(R)|      FAST  |    5.818|    8.338|       -1.260|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.512|         -  |      -0.838|         -  |    5.818|    8.338|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.452; Ideal Clock Offset To Actual Clock 1.161; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    7.302(R)|      SLOW  |   -0.850(R)|      FAST  |    6.028|    8.350|       -1.161|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.302|         -  |      -0.850|         -  |    6.028|    8.350|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.868; Ideal Clock Offset To Actual Clock 0.150; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.799(R)|      SLOW  |   -1.931(R)|      FAST  |    8.331|    8.631|       -0.150|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.799|         -  |      -1.931|         -  |    8.331|    8.631|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.797; Ideal Clock Offset To Actual Clock -0.290; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.323(R)|      SLOW  |   -1.526(R)|      FAST  |    8.807|    8.226|        0.290|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.323|         -  |      -1.526|         -  |    8.807|    8.226|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.033; Ideal Clock Offset To Actual Clock -0.077; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    5.655(R)|      SLOW  |   -1.622(R)|      FAST  |    8.475|    8.322|        0.077|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.655|         -  |      -1.622|         -  |    8.475|    8.322|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.830; Ideal Clock Offset To Actual Clock -1.487; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |    3.987|    1.114|        1.437|
hi_inout<1>       |    5.843(R)|      SLOW  |   -1.114(R)|      FAST  |    3.987|    1.114|        1.437|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<4>       |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<5>       |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |    4.026|    1.075|        1.475|
hi_inout<6>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<7>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<8>       |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |    4.025|    1.076|        1.475|
hi_inout<9>       |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<10>      |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<11>      |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<12>      |    5.748(R)|      SLOW  |   -1.019(R)|      FAST  |    4.082|    1.019|        1.531|
hi_inout<13>      |    5.742(R)|      SLOW  |   -1.013(R)|      FAST  |    4.088|    1.013|        1.538|
hi_inout<14>      |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |    4.086|    1.015|        1.536|
hi_inout<15>      |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.843|         -  |      -1.013|         -  |    3.987|    1.013|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.730|      SLOW  |        3.116|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.092 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<1>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<2>                                    |        6.680|      SLOW  |        2.958|      FAST  |         0.050|
hi_inout<3>                                    |        6.719|      SLOW  |        2.997|      FAST  |         0.089|
hi_inout<4>                                    |        6.719|      SLOW  |        2.997|      FAST  |         0.089|
hi_inout<5>                                    |        6.669|      SLOW  |        2.947|      FAST  |         0.039|
hi_inout<6>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.046|
hi_inout<7>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.046|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.038|
hi_inout<9>                                    |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<10>                                   |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<11>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<12>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<13>                                   |        6.722|      SLOW  |        3.000|      FAST  |         0.092|
hi_inout<14>                                   |        6.722|      SLOW  |        3.000|      FAST  |         0.092|
hi_inout<15>                                   |        6.678|      SLOW  |        2.956|      FAST  |         0.048|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 75  Score: 12293  (Setup/Max: 12293, Hold: 0)

Constraints cover 26782 paths, 0 nets, and 8303 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   7.976ns
   Minimum output required time after clock:   6.730ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 26 14:37:01 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



