<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ixp4xx › goramo_mlr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>goramo_mlr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Goramo MultiLink router platform code</span>
<span class="cm"> * Copyright (C) 2006-2009 Krzysztof Halasa &lt;khc@pm.waw.pl&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/hdlc.h&gt;</span>
<span class="cp">#include &lt;linux/i2c-gpio.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/flash.h&gt;</span>
<span class="cp">#include &lt;asm/mach/pci.h&gt;</span>

<span class="cp">#define SLOT_ETHA		0x0B	</span><span class="cm">/* IDSEL = AD21 */</span><span class="cp"></span>
<span class="cp">#define SLOT_ETHB		0x0C	</span><span class="cm">/* IDSEL = AD20 */</span><span class="cp"></span>
<span class="cp">#define SLOT_MPCI		0x0D	</span><span class="cm">/* IDSEL = AD19 */</span><span class="cp"></span>
<span class="cp">#define SLOT_NEC		0x0E	</span><span class="cm">/* IDSEL = AD18 */</span><span class="cp"></span>

<span class="cm">/* GPIO lines */</span>
<span class="cp">#define GPIO_SCL		0</span>
<span class="cp">#define GPIO_SDA		1</span>
<span class="cp">#define GPIO_STR		2</span>
<span class="cp">#define GPIO_IRQ_NEC		3</span>
<span class="cp">#define GPIO_IRQ_ETHA		4</span>
<span class="cp">#define GPIO_IRQ_ETHB		5</span>
<span class="cp">#define GPIO_HSS0_DCD_N		6</span>
<span class="cp">#define GPIO_HSS1_DCD_N		7</span>
<span class="cp">#define GPIO_UART0_DCD		8</span>
<span class="cp">#define GPIO_UART1_DCD		9</span>
<span class="cp">#define GPIO_HSS0_CTS_N		10</span>
<span class="cp">#define GPIO_HSS1_CTS_N		11</span>
<span class="cp">#define GPIO_IRQ_MPCI		12</span>
<span class="cp">#define GPIO_HSS1_RTS_N		13</span>
<span class="cp">#define GPIO_HSS0_RTS_N		14</span>
<span class="cm">/* GPIO15 is not connected */</span>

<span class="cm">/* Control outputs from 74HC4094 */</span>
<span class="cp">#define CONTROL_HSS0_CLK_INT	0</span>
<span class="cp">#define CONTROL_HSS1_CLK_INT	1</span>
<span class="cp">#define CONTROL_HSS0_DTR_N	2</span>
<span class="cp">#define CONTROL_HSS1_DTR_N	3</span>
<span class="cp">#define CONTROL_EXT		4</span>
<span class="cp">#define CONTROL_AUTO_RESET	5</span>
<span class="cp">#define CONTROL_PCI_RESET_N	6</span>
<span class="cp">#define CONTROL_EEPROM_WC_N	7</span>

<span class="cm">/* offsets from start of flash ROM = 0x50000000 */</span>
<span class="cp">#define CFG_ETH0_ADDRESS	0x40 </span><span class="cm">/* 6 bytes */</span><span class="cp"></span>
<span class="cp">#define CFG_ETH1_ADDRESS	0x46 </span><span class="cm">/* 6 bytes */</span><span class="cp"></span>
<span class="cp">#define CFG_REV			0x4C </span><span class="cm">/* u32 */</span><span class="cp"></span>
<span class="cp">#define CFG_SDRAM_SIZE		0x50 </span><span class="cm">/* u32 */</span><span class="cp"></span>
<span class="cp">#define CFG_SDRAM_CONF		0x54 </span><span class="cm">/* u32 */</span><span class="cp"></span>
<span class="cp">#define CFG_SDRAM_MODE		0x58 </span><span class="cm">/* u32 */</span><span class="cp"></span>
<span class="cp">#define CFG_SDRAM_REFRESH	0x5C </span><span class="cm">/* u32 */</span><span class="cp"></span>

<span class="cp">#define CFG_HW_BITS		0x60 </span><span class="cm">/* u32 */</span><span class="cp"></span>
<span class="cp">#define  CFG_HW_USB_PORTS	0x00000007 </span><span class="cm">/* 0 = no NEC chip, 1-5 = ports # */</span><span class="cp"></span>
<span class="cp">#define  CFG_HW_HAS_PCI_SLOT	0x00000008</span>
<span class="cp">#define  CFG_HW_HAS_ETH0	0x00000010</span>
<span class="cp">#define  CFG_HW_HAS_ETH1	0x00000020</span>
<span class="cp">#define  CFG_HW_HAS_HSS0	0x00000040</span>
<span class="cp">#define  CFG_HW_HAS_HSS1	0x00000080</span>
<span class="cp">#define  CFG_HW_HAS_UART0	0x00000100</span>
<span class="cp">#define  CFG_HW_HAS_UART1	0x00000200</span>
<span class="cp">#define  CFG_HW_HAS_EEPROM	0x00000400</span>

<span class="cp">#define FLASH_CMD_READ_ARRAY	0xFF</span>
<span class="cp">#define FLASH_CMD_READ_ID	0x90</span>
<span class="cp">#define FLASH_SER_OFF		0x102 </span><span class="cm">/* 0x81 in 16-bit mode */</span><span class="cp"></span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">hw_bits</span> <span class="o">=</span> <span class="mh">0xFFFFFFFD</span><span class="p">;</span>    <span class="cm">/* assume all hardware present */</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">control_value</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_scl</span><span class="p">(</span><span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpio_line_set</span><span class="p">(</span><span class="n">GPIO_SCL</span><span class="p">,</span> <span class="o">!!</span><span class="n">value</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_sda</span><span class="p">(</span><span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpio_line_set</span><span class="p">(</span><span class="n">GPIO_SDA</span><span class="p">,</span> <span class="o">!!</span><span class="n">value</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_str</span><span class="p">(</span><span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpio_line_set</span><span class="p">(</span><span class="n">GPIO_STR</span><span class="p">,</span> <span class="o">!!</span><span class="n">value</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">control_value</span> <span class="o">|=</span>  <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">control_value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">output_control</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_SCL</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_SDA</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_scl</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">set_sda</span><span class="p">(</span><span class="n">control_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x80</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">));</span> <span class="cm">/* MSB first */</span>
		<span class="n">set_scl</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>	<span class="cm">/* active edge */</span>
	<span class="p">}</span>

	<span class="n">set_str</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">set_str</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">set_scl</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">set_sda</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>		<span class="cm">/* Be ready for START */</span>
	<span class="n">set_scl</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_carrier_cb_tab</span><span class="p">[</span><span class="mi">2</span><span class="p">])(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">carrier</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hss_set_clock</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clock_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ctrl_int</span> <span class="o">=</span> <span class="n">port</span> <span class="o">?</span> <span class="n">CONTROL_HSS1_CLK_INT</span> <span class="o">:</span> <span class="n">CONTROL_HSS0_CLK_INT</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_DEFAULT</span>:
	<span class="k">case</span> <span class="n">CLOCK_EXT</span>:
		<span class="n">set_control</span><span class="p">(</span><span class="n">ctrl_int</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">output_control</span><span class="p">();</span>
		<span class="k">return</span> <span class="n">CLOCK_EXT</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CLOCK_INT</span>:
		<span class="n">set_control</span><span class="p">(</span><span class="n">ctrl_int</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">output_control</span><span class="p">();</span>
		<span class="k">return</span> <span class="n">CLOCK_INT</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">hss_dcd_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">port</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS1_DCD_N</span><span class="p">));</span>
	<span class="n">gpio_line_get</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">GPIO_HSS1_DCD_N</span> <span class="o">:</span> <span class="n">GPIO_HSS0_DCD_N</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">);</span>
	<span class="n">set_carrier_cb_tab</span><span class="p">[</span><span class="n">port</span><span class="p">](</span><span class="n">pdev</span><span class="p">,</span> <span class="o">!</span><span class="n">i</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">hss_open</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
		    <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_carrier_cb</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">carrier</span><span class="p">))</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">port</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS0_DCD_N</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS1_DCD_N</span><span class="p">);</span>

	<span class="n">gpio_line_get</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">GPIO_HSS1_DCD_N</span> <span class="o">:</span> <span class="n">GPIO_HSS0_DCD_N</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">);</span>
	<span class="n">set_carrier_cb</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">!</span><span class="n">i</span><span class="p">);</span>

	<span class="n">set_carrier_cb_tab</span><span class="p">[</span><span class="o">!!</span><span class="n">port</span><span class="p">]</span> <span class="o">=</span> <span class="n">set_carrier_cb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">hss_dcd_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;IXP4xx HSS&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;ixp4xx_hss: failed to request IRQ%i (%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">irq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">set_control</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">CONTROL_HSS1_DTR_N</span> <span class="o">:</span> <span class="n">CONTROL_HSS0_DTR_N</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">output_control</span><span class="p">();</span>
	<span class="n">gpio_line_set</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">GPIO_HSS1_RTS_N</span> <span class="o">:</span> <span class="n">GPIO_HSS0_RTS_N</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hss_close</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS1_DCD_N</span><span class="p">)</span> <span class="o">:</span>
		 <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS0_DCD_N</span><span class="p">),</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="n">set_carrier_cb_tab</span><span class="p">[</span><span class="o">!!</span><span class="n">port</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span> <span class="cm">/* catch bugs */</span>

	<span class="n">set_control</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">CONTROL_HSS1_DTR_N</span> <span class="o">:</span> <span class="n">CONTROL_HSS0_DTR_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">output_control</span><span class="p">();</span>
	<span class="n">gpio_line_set</span><span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="n">GPIO_HSS1_RTS_N</span> <span class="o">:</span> <span class="n">GPIO_HSS0_RTS_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* Flash memory */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">flash_platform_data</span> <span class="n">flash_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map_name</span>	<span class="o">=</span> <span class="s">&quot;cfi_probe&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">width</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">flash_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">device_flash</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IXP4XX-Flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">flash_data</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">flash_resource</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/* I^2C interface */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_gpio_platform_data</span> <span class="n">i2c_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sda_pin</span>	<span class="o">=</span> <span class="n">GPIO_SDA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scl_pin</span>	<span class="o">=</span> <span class="n">GPIO_SCL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">device_i2c</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c-gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i2c_data</span> <span class="p">},</span>
<span class="p">};</span>


<span class="cm">/* IXP425 2 UART ports */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">uart_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">IXP4XX_UART1_BASE_PHYS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">IXP4XX_UART1_BASE_PHYS</span> <span class="o">+</span> <span class="mh">0x0fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">IXP4XX_UART2_BASE_PHYS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">IXP4XX_UART2_BASE_PHYS</span> <span class="o">+</span> <span class="mh">0x0fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">uart_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">IXP4XX_UART1_BASE_PHYS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">membase</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">IXP4XX_UART1_BASE_VIRT</span> <span class="o">+</span>
			<span class="n">REG_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_IXP4XX_UART1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">IXP4XX_UART_XTAL</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">IXP4XX_UART2_BASE_PHYS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">membase</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">IXP4XX_UART2_BASE_VIRT</span> <span class="o">+</span>
			<span class="n">REG_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_IXP4XX_UART2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">IXP4XX_UART_XTAL</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">device_uarts</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">uart_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">uart_resources</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/* Built-in 10/100 Ethernet MAC interfaces */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">eth_plat_info</span> <span class="n">eth_plat</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">phy</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rxq</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">txreadyq</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">phy</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rxq</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">txreadyq</span>	<span class="o">=</span> <span class="mi">33</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">device_eth_tab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ixp4xx_eth&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">IXP4XX_ETH_NPEB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">eth_plat</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ixp4xx_eth&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">IXP4XX_ETH_NPEC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">eth_plat</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>


<span class="cm">/* IXP425 2 synchronous serial ports */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">hss_plat_info</span> <span class="n">hss_plat</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">set_clock</span>	<span class="o">=</span> <span class="n">hss_set_clock</span><span class="p">,</span>
		<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">hss_open</span><span class="p">,</span>
		<span class="p">.</span><span class="n">close</span>		<span class="o">=</span> <span class="n">hss_close</span><span class="p">,</span>
		<span class="p">.</span><span class="n">txreadyq</span>	<span class="o">=</span> <span class="mi">34</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_clock</span>	<span class="o">=</span> <span class="n">hss_set_clock</span><span class="p">,</span>
		<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">hss_open</span><span class="p">,</span>
		<span class="p">.</span><span class="n">close</span>		<span class="o">=</span> <span class="n">hss_close</span><span class="p">,</span>
		<span class="p">.</span><span class="n">txreadyq</span>	<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">device_hss_tab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ixp4xx_hss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">hss_plat</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;ixp4xx_hss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">hss_plat</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">device_tab</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">device_flash</span><span class="p">,</span>		<span class="cm">/* index 0 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="n">__init</span> <span class="nf">flash_readb</span><span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">flash</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef __ARMEB__</span>
	<span class="k">return</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="n">addr</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="p">(</span><span class="n">addr</span> <span class="o">^</span> <span class="mi">3</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="n">__init</span> <span class="nf">flash_readw</span><span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">flash</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef __ARMEB__</span>
	<span class="k">return</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="n">addr</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="p">(</span><span class="n">addr</span> <span class="o">^</span> <span class="mi">2</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gmlr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">flash</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">devices</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* flash */</span>

	<span class="n">ixp4xx_sys_init</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">flash</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">IXP4XX_EXP_BUS_BASE_PHYS</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">))</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;goramo-mlr: unable to access system&quot;</span>
		       <span class="s">&quot; configuration data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">system_rev</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="n">CFG_REV</span><span class="p">);</span>
		<span class="n">hw_bits</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">flash</span> <span class="o">+</span> <span class="n">CFG_HW_BITS</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ETH_ALEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">eth_plat</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">hwaddr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">flash_readb</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">CFG_ETH0_ADDRESS</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">eth_plat</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">hwaddr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">flash_readb</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">CFG_ETH1_ADDRESS</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">FLASH_CMD_READ_ID</span><span class="p">,</span> <span class="n">flash</span><span class="p">);</span>
		<span class="n">system_serial_high</span> <span class="o">=</span> <span class="n">flash_readw</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">FLASH_SER_OFF</span><span class="p">);</span>
		<span class="n">system_serial_high</span> <span class="o">&lt;&lt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">system_serial_high</span> <span class="o">|=</span> <span class="n">flash_readw</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">FLASH_SER_OFF</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">system_serial_low</span> <span class="o">=</span> <span class="n">flash_readw</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">FLASH_SER_OFF</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">system_serial_low</span> <span class="o">&lt;&lt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">system_serial_low</span> <span class="o">|=</span> <span class="n">flash_readw</span><span class="p">(</span><span class="n">flash</span><span class="p">,</span> <span class="n">FLASH_SER_OFF</span> <span class="o">+</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">FLASH_CMD_READ_ARRAY</span><span class="p">,</span> <span class="n">flash</span><span class="p">);</span>

		<span class="n">iounmap</span><span class="p">(</span><span class="n">flash</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CFG_HW_HAS_UART0</span> <span class="o">|</span> <span class="n">CFG_HW_HAS_UART1</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CFG_HW_HAS_UART0</span>:
		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uart_data</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">uart_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]));</span>
		<span class="n">device_uarts</span><span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CFG_HW_HAS_UART1</span>:
		<span class="n">device_uarts</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uart_data</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">device_uarts</span><span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uart_resources</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">device_uarts</span><span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CFG_HW_HAS_UART0</span> <span class="o">|</span> <span class="n">CFG_HW_HAS_UART1</span><span class="p">))</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_uarts</span><span class="p">;</span> <span class="cm">/* max index 1 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_HAS_ETH0</span><span class="p">)</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_eth_tab</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* max index 2 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_HAS_ETH1</span><span class="p">)</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_eth_tab</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span> <span class="cm">/* max index 3 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_HAS_HSS0</span><span class="p">)</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_hss_tab</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* max index 4 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_HAS_HSS1</span><span class="p">)</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_hss_tab</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span> <span class="cm">/* max index 5 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_HAS_EEPROM</span><span class="p">)</span>
		<span class="n">device_tab</span><span class="p">[</span><span class="n">devices</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">device_i2c</span><span class="p">;</span> <span class="cm">/* max index 6 */</span>

	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_SCL</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_SDA</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_STR</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_HSS0_RTS_N</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_HSS1_RTS_N</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_OUT</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_HSS0_DCD_N</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_IN</span><span class="p">);</span>
	<span class="n">gpio_line_config</span><span class="p">(</span><span class="n">GPIO_HSS1_DCD_N</span><span class="p">,</span> <span class="n">IXP4XX_GPIO_IN</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS0_DCD_N</span><span class="p">),</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_HSS1_DCD_N</span><span class="p">),</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span><span class="p">);</span>

	<span class="n">set_control</span><span class="p">(</span><span class="n">CONTROL_HSS0_DTR_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">set_control</span><span class="p">(</span><span class="n">CONTROL_HSS1_DTR_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">set_control</span><span class="p">(</span><span class="n">CONTROL_EEPROM_WC_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">set_control</span><span class="p">(</span><span class="n">CONTROL_PCI_RESET_N</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">output_control</span><span class="p">();</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>	      <span class="cm">/* Wait for PCI devices to initialize */</span>

	<span class="n">flash_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IXP4XX_EXP_BUS_BASE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">flash_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">IXP4XX_EXP_BUS_BASE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="n">ixp4xx_exp_bus_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">device_tab</span><span class="p">,</span> <span class="n">devices</span><span class="p">);</span>
<span class="p">}</span>


<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gmlr_pci_preinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_ETHA</span><span class="p">),</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_ETHB</span><span class="p">),</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_NEC</span><span class="p">),</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_MPCI</span><span class="p">),</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">);</span>
	<span class="n">ixp4xx_pci_preinit</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gmlr_pci_postinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_USB_PORTS</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_USB_PORTS</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* need to adjust number of USB ports on NEC chip */</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">SLOT_NEC</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xE0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ixp4xx_pci_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">NP_CMD_CONFIGREAD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">value</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">7</span><span class="p">;</span>
			<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="n">CFG_HW_USB_PORTS</span><span class="p">);</span>
			<span class="n">ixp4xx_pci_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">NP_CMD_CONFIGWRITE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">gmlr_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">slot</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SLOT_ETHA</span>:	<span class="k">return</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_ETHA</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">SLOT_ETHB</span>:	<span class="k">return</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_ETHB</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">SLOT_NEC</span>:	<span class="k">return</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_NEC</span><span class="p">);</span>
	<span class="nl">default:</span>	<span class="k">return</span> <span class="n">IXP4XX_GPIO_IRQ</span><span class="p">(</span><span class="n">GPIO_IRQ_MPCI</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hw_pci</span> <span class="n">gmlr_hw_pci</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">nr_controllers</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ixp4xx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">preinit</span>	<span class="o">=</span> <span class="n">gmlr_pci_preinit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">postinit</span>	<span class="o">=</span> <span class="n">gmlr_pci_postinit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">ixp4xx_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_irq</span>	<span class="o">=</span> <span class="n">gmlr_map_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">gmlr_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_goramo_mlr</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">hw_bits</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CFG_HW_USB_PORTS</span> <span class="o">|</span> <span class="n">CFG_HW_HAS_PCI_SLOT</span><span class="p">)))</span>
		<span class="n">pci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gmlr_hw_pci</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">gmlr_pci_init</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PCI */</span><span class="cp"></span>


<span class="n">MACHINE_START</span><span class="p">(</span><span class="n">GORAMO_MLR</span><span class="p">,</span> <span class="s">&quot;MultiLink&quot;</span><span class="p">)</span>
	<span class="cm">/* Maintainer: Krzysztof Halasa */</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span> <span class="n">ixp4xx_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_early</span>	<span class="o">=</span> <span class="n">ixp4xx_init_early</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span> <span class="n">ixp4xx_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ixp4xx_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">atag_offset</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span> <span class="n">gmlr_init</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_PCI)</span>
	<span class="p">.</span><span class="n">dma_zone_size</span>	<span class="o">=</span> <span class="n">SZ_64M</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span> <span class="n">ixp4xx_restart</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
