// Seed: 34481998
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wire id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wor id_17,
    input wor id_18,
    input wire id_19,
    input tri id_20,
    input wor id_21,
    input wor id_22,
    input tri1 id_23,
    input tri1 void id_24,
    input wand id_25,
    output uwire id_26,
    input tri1 id_27,
    input wor id_28,
    input tri0 id_29,
    input supply1 id_30,
    input tri id_31,
    input tri id_32
);
  wire id_34;
  wire id_35, id_36;
  assign module_1.id_5 = 0;
  assign id_16 = id_23 == id_15;
  initial $display(1);
  wire id_37;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wor void id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5
);
  wire id_7, id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0,
      id_5,
      id_2,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_5,
      id_0,
      id_0
  );
endmodule
