//Full Adder Data Flow Code <VHDL>

library ieee;
use ieee.std_logic_1164.all;

entity fulladder is
port (A,B,Cin:in std_logic;S,C:out std_logic);
end fulladder;

architecture fulladder_arch of fulladder is
begin
S<=A xor B xor Cin;
C<=(A abd B)or(B and Cin)or(Cin and A);
end;