--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |saida<0>       |    6.579|
a<0>           |saida<1>       |    6.943|
a<0>           |saida<2>       |    7.364|
a<0>           |saida<3>       |    8.767|
a<0>           |saida<4>       |    8.731|
a<1>           |saida<1>       |    7.125|
a<1>           |saida<2>       |    7.546|
a<1>           |saida<3>       |    8.914|
a<1>           |saida<4>       |    8.878|
a<2>           |saida<2>       |    7.158|
a<2>           |saida<3>       |    7.659|
a<2>           |saida<4>       |    7.623|
a<3>           |saida<3>       |    6.769|
a<3>           |saida<4>       |    6.721|
b<0>           |saida<0>       |    6.939|
b<0>           |saida<1>       |    6.784|
b<0>           |saida<2>       |    7.205|
b<0>           |saida<3>       |    8.613|
b<0>           |saida<4>       |    8.577|
b<1>           |saida<1>       |    6.719|
b<1>           |saida<2>       |    7.140|
b<1>           |saida<3>       |    8.483|
b<1>           |saida<4>       |    8.447|
b<2>           |saida<2>       |    6.220|
b<2>           |saida<3>       |    7.707|
b<2>           |saida<4>       |    7.671|
b<3>           |saida<3>       |    6.962|
b<3>           |saida<4>       |    7.083|
---------------+---------------+---------+


Analysis completed Mon Oct 22 17:22:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



