INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2 opened at Sat Jun 27 14:13:14 -0400 2020
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.664 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.215 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.9 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.249 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     add_library done; 0.207 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.232 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solutionSC2/directives.tcl 
Execute     set_directive_top -name MPSQ MPSQ 
INFO: [HLS 200-1510] Running: set_directive_top -name MPSQ MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 871.608 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling patchMaker.cpp as C++
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang patchMaker.cpp -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.cpp.err.log 
Command       ap_eval done; 0.797 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top MPSQ -name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/.systemc_flag -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.458 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/all.directive.json -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.223 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.349 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 10.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.err.log 
Command         ap_eval done; 9.667 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 10.084 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 4.081 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.pp.0.cpp -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 4.143 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:229:41
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:713:52
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:713:76
WARNING: [HLS 207-5301] unused parameter 'GDarrayDecoded': patchMaker.cpp:886:84
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:886:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:1072:163
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:1072:183
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.377 seconds; current allocated memory: 94.804 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/patchMaker.g.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.0.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.287 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.291 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.194 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.199 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.088 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.09 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MPSQ -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MPSQ -reflow-float-conversion -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.4 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.405 sec.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.259 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.263 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MPSQ 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.247 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.253 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MPSQ -mllvm -hls-db-dir -mllvm C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.lto.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 4.36 sec.
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:116:40)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:120:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:119:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:118:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:117:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:122:48)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:126:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:125:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:124:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:123:47)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'initializeArrays(ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:551:45)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'initializeArrays(ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:578:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3264)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3262)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<65, true>::arg1 operator>><65, true>(ap_int_base<65, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1657:44)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<65>(ap_int<65> const&)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1657:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1657:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<65, true>::arg1 operator>><65, true>(ap_int_base<65, true> const&, int)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1657:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' into 'decodeZcoordinate(ap_int<64>)' (patchMaker.cpp:1663:41)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<64>(ap_int<64> const&)' into 'decodeZcoordinate(ap_int<64>)' (patchMaker.cpp:1663:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::mult operator*<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<96>::ap_int<96, true>(ap_int_base<96, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::mult operator*<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::mult operator*<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<32, true>::RType<($_0)64, true>::mult operator*<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:508)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<64, true>::mult operator*<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<($_0)64, true>::mult operator*<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:506)
INFO: [HLS 214-131] Inlining function 'ap_int<97>::ap_int<97, true>(ap_int_base<97, true> const&)' into 'ap_int_base<96, true>::RType<64, true>::div operator/<96, true, 64, true>(ap_int_base<96, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1364:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<96, true>::RType<($_0)64, true>::div operator/<96, true>(ap_int_base<96, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, true>::RType<64, true>::div operator/<96, true, 64, true>(ap_int_base<96, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<96, true>::RType<($_0)64, true>::div operator/<96, true>(ap_int_base<96, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2165)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::plus operator+<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::plus operator+<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::plus operator+<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1061)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<64, true>::plus operator+<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1059)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<64, true>::minus operator-<65, true, 64, true>(ap_int_base<65, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<66>::ap_int<66, true>(ap_int_base<66, true> const&)' into 'ap_int_base<65, true>::RType<64, true>::minus operator-<65, true, 64, true>(ap_int_base<65, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<65, true>::RType<64, true>::minus operator-<65, true, 64, true>(ap_int_base<65, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<65, true>::RType<($_0)64, true>::minus operator-<65, true>(ap_int_base<65, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1616)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<64, true>::minus operator-<65, true, 64, true>(ap_int_base<65, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<65, true>::RType<($_0)64, true>::minus operator-<65, true>(ap_int_base<65, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1614)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::mult operator*<32, true>(ap_int_base<32, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:70)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<66>(ap_int<66> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<($_0)64, true>::minus operator-<65, true>(ap_int_base<65, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:120)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:143)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, true>::RType<($_0)64, true>::div operator/<96, true>(ap_int_base<96, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:173)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::mult operator*<32, true>(ap_int_base<32, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:148)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(ap_int_base<32, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, true>::RType<($_0)64, true>::div operator/<96, true>(ap_int_base<96, true> const&, long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:166:95)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getSolveNextColumnWhileConditional(ap_int<32>, int, ap_int<32>)' (patchMaker.cpp:710:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getSolveNextColumnWhileConditional(ap_int<32>, int, ap_int<32>)' (patchMaker.cpp:710:112)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<64, true>::mult operator*<33, true, 64, true>(ap_int_base<33, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<97>::ap_int<97, true>(ap_int_base<97, true> const&)' into 'ap_int_base<33, true>::RType<64, true>::mult operator*<33, true, 64, true>(ap_int_base<33, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<33, true>::RType<64, true>::mult operator*<33, true, 64, true>(ap_int_base<33, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<33, true>::RType<($_0)64, true>::mult operator*<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:508)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<64, true>::mult operator*<33, true, 64, true>(ap_int_base<33, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<33, true>::RType<($_0)64, true>::mult operator*<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:506)
INFO: [HLS 214-131] Inlining function 'ap_int<98>::ap_int<98, true>(ap_int_base<98, true> const&)' into 'ap_int_base<97, true>::RType<64, true>::div operator/<97, true, 64, true>(ap_int_base<97, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1364:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<97, true>::RType<($_0)64, true>::div operator/<97, true>(ap_int_base<97, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::RType<64, true>::div operator/<97, true, 64, true>(ap_int_base<97, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<97, true>::RType<($_0)64, true>::div operator/<97, true>(ap_int_base<97, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:2165)
INFO: [HLS 214-131] Inlining function 'ap_int_base<99, true>::ap_int_base<98, true>(ap_int_base<98, true> const&)' into 'ap_int_base<98, true>::RType<32, true>::plus operator+<98, true, 32, true>(ap_int_base<98, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<99>::ap_int<99, true>(ap_int_base<99, true> const&)' into 'ap_int_base<98, true>::RType<32, true>::plus operator+<98, true, 32, true>(ap_int_base<98, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<99, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<98, true>::RType<32, true>::plus operator+<98, true, 32, true>(ap_int_base<98, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1616)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1614)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1646:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1649:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1649:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1646:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1624:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1624:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1633:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1633:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1627:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1630:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1630:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1627:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1456:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1543:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1543:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)64, true>::mult operator*<33, true>(ap_int_base<33, true> const&, long long)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1456:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<97, true>::RType<($_0)64, true>::div operator/<97, true>(ap_int_base<97, true> const&, long long)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1456:88)
INFO: [HLS 214-131] Inlining function 'ap_int_base<99, true>::operator long long() const' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1456:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<98, true>::RType<32, true>::plus operator+<98, true, 32, true>(ap_int_base<98, true> const&, ap_int_base<32, true> const&)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, float, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1456:109)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:164)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:37:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:75:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:73:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:72:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:71:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:70:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:69:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:68:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:66:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:38:57)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:40:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:42:37)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:53:46)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:51:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:232:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:306:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:304:32)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:299:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:297:32)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:293:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:292:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:290:22)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:288:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:287:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:285:22)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:283:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:282:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:280:22)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:278:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:277:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:275:22)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:258:36)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:254:36)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:250:36)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:246:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:244:46)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:240:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:239:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:238:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:237:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:235:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:234:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'get_acceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6])' (patchMaker.cpp:233:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:85:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:86:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:87:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:103:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:88:30)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, true>::arg1 operator<<<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, true>::logic operator|<64, true, 64, true>(ap_int_base<64, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<32>(ap_int<32> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:315:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, true>::logic operator|<64, true, 64, true>(ap_int_base<64, true> const&, ap_int_base<64, true> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:315:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:315:71)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<32>(ap_int<32> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:315:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, true>::arg1 operator<<<64, true>(ap_int_base<64, true> const&, int)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:315:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:374:50)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:376:18)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:377:83)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:377:18)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:376:78)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1354:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1397:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1427:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true, 1, false>(ap_int_base<64, true> const&, ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1350:430)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true, 1, false>(ap_int_base<64, true> const&, ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1350:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(bool)' into 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true>(ap_int_base<64, true> const&, bool)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:3854)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true, 1, false>(ap_int_base<64, true> const&, ap_int_base<1, false> const&)' into 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true>(ap_int_base<64, true> const&, bool)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1455:3852)
INFO: [HLS 214-131] Inlining function 'bool operator==<64, true>(ap_int_base<64, true> const&, int)' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true>(ap_int_base<64, true> const&, bool)' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:48)
INFO: [HLS 214-131] Inlining function 'bool operator==<64, true>(ap_int_base<64, true> const&, int)' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<1, false>::logic operator^<64, true>(ap_int_base<64, true> const&, bool)' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long long, long long, int, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:890:64)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><33, true>(ap_int_base<33, true> const&) const' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long long, long long, int, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:890:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:520:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:520:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<55, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<55>::ap_uint<55, false>(ap_int_base<55, false> const&)' into 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<55, false>::operator==<55, false>(ap_int_base<55, false> const&) const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<55, false>::operator==<55, false>(ap_int_base<55, false> const&) const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 9, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:825:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_uint() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:825:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned char() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:990:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<55, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned char() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:112:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:110:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:99:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:96:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<55, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71:64)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:89:32)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:86:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 9, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:73:65)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1109:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1181:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1181:101)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1183:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:138)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:105)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1270:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1183:113)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1201:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1216:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1216:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1201:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1211:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1211:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1206:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1206:35)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:181:31)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:214:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:210:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:182:31)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:192:30)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [5][4][6], ap_int<32>, ap_int<32>)' (patchMaker.cpp:193:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:748)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<64, true>(ap_int_base<64, true> const&) const' into 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:746)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:352)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator><64, true>(ap_int_base<64, true> const&) const' into 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:350)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:352)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><64, true>(ap_int_base<64, true> const&) const' into 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:350)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1473)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1470)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:915:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:915:94)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1060:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:916:60)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1060:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:198)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:153)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1034:63)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:195)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:150)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1033:60)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1031:104)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:920:52)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1029:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1029:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1028:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1028:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:920:98)
INFO: [HLS 214-131] Inlining function 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:920:108)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1009:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:921:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:999:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:999:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:995:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:995:52)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:985:329)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:985:295)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:985:153)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:985:34)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:972:94)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:972:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:968:25)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:965:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:962:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:959:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:925:60)
INFO: [HLS 214-131] Inlining function 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:925:84)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:953:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:950:29)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:945:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:944:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:201)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:156)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:111)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:942:66)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:198)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:153)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:941:63)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:934:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:934:57)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:933:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:933:54)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:925:153)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:931:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:926:64)
INFO: [HLS 214-131] Inlining function 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:930:123)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:930:113)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:930:62)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:800:80)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:800:141)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:800:157)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:801:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:801:96)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:849:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:150)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:117)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:84)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:844:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:803:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:824:215)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:824:146)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:824:74)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:824:77)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:824:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:815:13)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:814:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:812:134)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, int, bool, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:812:74)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:660:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:662:39)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:664:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:675:43)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:666:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:670:189)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:670:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, int, bool, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:670:73)
INFO: [HLS 214-131] Inlining function 'decodePHIcoordinate(ap_int<64>)' into 'MPSQ(int, int, bool, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], ap_int<64> (&) [32][5][16])' (patchMaker.cpp:629:39)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'MPSQ(int, int, bool, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], ap_int<64> (&) [32][5][16])' (patchMaker.cpp:630:39)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'MPSQ(int, int, bool, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], ap_int<64> (&) [32][5][16])' (patchMaker.cpp:641:19)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long long>::__value, double>::__type std::fabs<long long>(long long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1638:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long long>::__value, double>::__type std::fabs<long long>(long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1638:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1614:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long long>::__value, double>::__type std::fabs<long long>(long long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long long, long long, int, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:887:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:510:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, float>(float, bool)' into '__hls_fptoui_float_i8' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_float_i8' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1073:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6])' (patchMaker.cpp:1073:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int.0s' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6]) (.1)' (patchMaker.cpp:336:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int.0s' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][4][6], unsigned char&, ap_int<64> (&) [32][5][16], ap_int<32> (&) [32][5][4][6]) (.1)' (patchMaker.cpp:401:62)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_ints' into 'MPSQ(int, int, bool, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], ap_int<64> (&) [32][5][16])'
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 24.683 seconds; current allocated memory: 107.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 107.162 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MPSQ -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.0.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.091 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 175.097 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::fabs<long long>' into 'solveComplmentaryPatch' (patchMaker.cpp:1181) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long long>' into 'makeThirdPatch' (patchMaker.cpp:916) automatically.
Command         transform done; 1.551 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.527 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 279.946 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.g.1.bc to C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'mSP_findStartIndex_startValue' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mSP_findLRBounds_LRdiscovery' (patchMaker.cpp:1618) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_settingWPparameters' (patchMaker.cpp:55) in function 'getParallelograms' automatically.
INFO: [XFORM 203-510] Pipelining loop 'get_acceptanceCorners_minMaxFinding' (patchMaker.cpp:237) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makeSuperPoint_alignedToLine_rowListSet_loop' (patchMaker.cpp:1447) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makeSuperPoint_alignedToLine_initSP_perParameter' (patchMaker.cpp:1602) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wedgePatch_init_perParameter' (patchMaker.cpp:97) in function 'wedgePatch_init' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPointSP0' (patchMaker.cpp:331) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPropertyLengthPP0' (patchMaker.cpp:353) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_checkDiff' (patchMaker.cpp:374) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPointSP1' (patchMaker.cpp:396) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPropertyLengthPP1' (patchMaker.cpp:418) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPointSP' (patchMaker.cpp:461) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPropertyLengthPP' (patchMaker.cpp:483) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_perPoint' (patchMaker.cpp:514) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initPatch_perParameter' (patchMaker.cpp:1349) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initSP_perParameter' (patchMaker.cpp:1392) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initPP_perPropertyLength' (patchMaker.cpp:1422) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index0' (patchMaker.cpp:1113) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index1' (patchMaker.cpp:1126) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index2' (patchMaker.cpp:1136) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index3' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index4' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index5' (patchMaker.cpp:1158) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_atTop' (patchMaker.cpp:1166) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_findlayerWithSmallestShift' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_superpointEqualCheck_2' (patchMaker.cpp:1296) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysSPloop3' (patchMaker.cpp:546) in function 'initializeArrays' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysPPloop4' (patchMaker.cpp:573) in function 'initializeArrays' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initGDarrayDecoded_perPoint' (patchMaker.cpp:624) in function 'MPSQ' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop.V' (patchMaker.cpp:1163) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL.V' (patchMaker.cpp:185) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR.V' (patchMaker.cpp:186) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL.V' (patchMaker.cpp:187) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR.V' (patchMaker.cpp:188) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop.V' (patchMaker.cpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL.V' (patchMaker.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR.V' (patchMaker.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL.V' (patchMaker.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR.V' (patchMaker.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long long>' into 'solveComplmentaryPatch' (patchMaker.cpp:1181) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long long>' into 'makeThirdPatch' (patchMaker.cpp:916) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters.V' in function 'delete_patch'.
Command         transform done; 4.122 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:166:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:769:10) to (patchMaker.cpp:812:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:1188:28) to (patchMaker.cpp:1233:9) in function 'solveComplmentaryPatch'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:1596:5) in function 'makeSuperPoint_alignedToLine'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:889:2) in function 'getSolveNextPatchPairWhileCondition'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:208:18) to (patchMaker.cpp:210:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'getSolveNextPatchPairWhileCondition' (patchMaker.cpp:277:2)...4 expression(s) balanced.
Command         transform done; 1.58 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.796 seconds; current allocated memory: 419.728 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.2.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'wedgePatch_init_perPoint' (patchMaker.cpp:94:21) in function 'wedgePatch_init'.
INFO: [XFORM 203-541] Flattening a loop nest 'wedgePatch_init_perSuperpoint' (patchMaker.cpp:90:17) in function 'wedgePatch_init'.
INFO: [XFORM 203-541] Flattening a loop nest 'makeSuperPoint_alignedToLine_initSP_perPoint' (patchMaker.cpp:1596:13) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPatch_perPoint' (patchMaker.cpp:1343:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPatch_perLayer' (patchMaker.cpp:1337:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initSP_perPoint' (patchMaker.cpp:1386:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initSP_perSuperpoint' (patchMaker.cpp:1380:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPP_perParallelogram' (patchMaker.cpp:1416:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPP_perPropertyType' (patchMaker.cpp:1410:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop2' (patchMaker.cpp:540:21) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop1' (patchMaker.cpp:536:17) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop3' (patchMaker.cpp:567:25) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop2' (patchMaker.cpp:561:21) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop1' (patchMaker.cpp:557:17) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perSuperpointSP' (patchMaker.cpp:455:21) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perParallelogramPP' (patchMaker.cpp:477:25) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perPropertyTypePP' (patchMaker.cpp:471:21) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'delete_patch_perPatch' (patchMaker.cpp:449:18) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perSuperpointSP0' (patchMaker.cpp:325:21) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perParallelogramPP0' (patchMaker.cpp:347:25) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perPropertyTypePP0' (patchMaker.cpp:341:21) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perSuperpointSP1' (patchMaker.cpp:390:29) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perParallelogramPP1' (patchMaker.cpp:412:33) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perPropertyTypePP1' (patchMaker.cpp:406:29) in function 'add_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'initGDarrayDecoded_perLayer' (patchMaker.cpp:618:17) in function 'MPSQ' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:83:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:85:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_superpoints' (patchMaker.cpp:99:41)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:103:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:1106:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1115:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1128:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1138:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1153:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i.V' (patchMaker.cpp:1160:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list.V' (patchMaker.cpp:1452:35)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:1607:30)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch.V' (patchMaker.cpp:1354:25)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints.V' (patchMaker.cpp:1397:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters.V' (patchMaker.cpp:1427:35)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters.V' (patchMaker.cpp:578:52)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:233:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:234:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:235:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:266:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:267:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:268:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:269:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:271:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:272:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:277:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:278:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:282:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:283:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:287:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:288:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:292:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:293:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:299:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:300:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:301:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:306:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:307:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:308:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:201:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:203:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:212:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:216:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:220:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:224:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:68:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:69:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:70:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:71:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' 
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters.V' (patchMaker.cpp:488:52)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:358:52)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:423:68)
INFO: [HLS 200-472] Inferring partial write operation for 'GDarrayDecoded.V' (patchMaker.cpp:629:37)
INFO: [HLS 200-472] Inferring partial write operation for 'GDarrayDecoded.V' (patchMaker.cpp:630:37)
Command         transform done; 8.406 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.505 seconds; current allocated memory: 668.721 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 17.697 sec.
Command     elaborate done; 77.112 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MPSQ' ...
Execute       ap_set_top_model MPSQ 
Execute       get_model_list MPSQ -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MPSQ 
Execute       preproc_iomode -model solveNextColumn 
Execute       preproc_iomode -model solveNextPatchPair 
Execute       preproc_iomode -model makeThirdPatch 
Execute       preproc_iomode -model getShadows 
Execute       preproc_iomode -model solveComplmentaryPatch 
Execute       preproc_iomode -model delete_patch 
Execute       preproc_iomode -model get_index_from_z 
Execute       preproc_iomode -model getSolveNextPatchPairWhileCondition 
Execute       preproc_iomode -model areWedgeSuperPointsEqual 
Execute       preproc_iomode -model makePatch_alignedToLine 
Execute       preproc_iomode -model add_patch9 
Execute       preproc_iomode -model encodeCoordinates 
Execute       preproc_iomode -model wedgePatch_init 
Execute       preproc_iomode -model get_acceptanceCorners 
Execute       preproc_iomode -model getParallelograms 
Execute       preproc_iomode -model makeSuperPoint_alignedToLine11 
Execute       preproc_iomode -model mSP_findLRBounds 
Execute       preproc_iomode -model mSP_findStartIndex 
Execute       preproc_iomode -model getSolveNextColumnWhileConditional 
Execute       preproc_iomode -model straightLineProjectorFromLayerIJtoK 
Execute       preproc_iomode -model initializeArrays 
Execute       get_model_list MPSQ -filter all-wo-channel 
INFO-FLOW: Model list for configure: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Configuring Module : initializeArrays ...
Execute       set_default_model initializeArrays 
Execute       apply_spec_resource_limit initializeArrays 
INFO-FLOW: Configuring Module : straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       apply_spec_resource_limit straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Configuring Module : getSolveNextColumnWhileConditional ...
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       apply_spec_resource_limit getSolveNextColumnWhileConditional 
INFO-FLOW: Configuring Module : mSP_findStartIndex ...
Execute       set_default_model mSP_findStartIndex 
Execute       apply_spec_resource_limit mSP_findStartIndex 
INFO-FLOW: Configuring Module : mSP_findLRBounds ...
Execute       set_default_model mSP_findLRBounds 
Execute       apply_spec_resource_limit mSP_findLRBounds 
INFO-FLOW: Configuring Module : makeSuperPoint_alignedToLine11 ...
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       apply_spec_resource_limit makeSuperPoint_alignedToLine11 
INFO-FLOW: Configuring Module : getParallelograms ...
Execute       set_default_model getParallelograms 
Execute       apply_spec_resource_limit getParallelograms 
INFO-FLOW: Configuring Module : get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       apply_spec_resource_limit get_acceptanceCorners 
INFO-FLOW: Configuring Module : wedgePatch_init ...
Execute       set_default_model wedgePatch_init 
Execute       apply_spec_resource_limit wedgePatch_init 
INFO-FLOW: Configuring Module : encodeCoordinates ...
Execute       set_default_model encodeCoordinates 
Execute       apply_spec_resource_limit encodeCoordinates 
INFO-FLOW: Configuring Module : add_patch9 ...
Execute       set_default_model add_patch9 
Execute       apply_spec_resource_limit add_patch9 
INFO-FLOW: Configuring Module : makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       apply_spec_resource_limit makePatch_alignedToLine 
INFO-FLOW: Configuring Module : areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       apply_spec_resource_limit areWedgeSuperPointsEqual 
INFO-FLOW: Configuring Module : getSolveNextPatchPairWhileCondition ...
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       apply_spec_resource_limit getSolveNextPatchPairWhileCondition 
INFO-FLOW: Configuring Module : get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       apply_spec_resource_limit get_index_from_z 
INFO-FLOW: Configuring Module : delete_patch ...
Execute       set_default_model delete_patch 
Execute       apply_spec_resource_limit delete_patch 
INFO-FLOW: Configuring Module : solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       apply_spec_resource_limit solveComplmentaryPatch 
INFO-FLOW: Configuring Module : getShadows ...
Execute       set_default_model getShadows 
Execute       apply_spec_resource_limit getShadows 
INFO-FLOW: Configuring Module : makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       apply_spec_resource_limit makeThirdPatch 
INFO-FLOW: Configuring Module : solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       apply_spec_resource_limit solveNextPatchPair 
INFO-FLOW: Configuring Module : solveNextColumn ...
Execute       set_default_model solveNextColumn 
Execute       apply_spec_resource_limit solveNextColumn 
INFO-FLOW: Configuring Module : MPSQ ...
Execute       set_default_model MPSQ 
Execute       apply_spec_resource_limit MPSQ 
INFO-FLOW: Model list for preprocess: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Preprocessing Module: initializeArrays ...
Execute       set_default_model initializeArrays 
Execute       cdfg_preprocess -model initializeArrays 
Execute       rtl_gen_preprocess initializeArrays 
INFO-FLOW: Preprocessing Module: straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       cdfg_preprocess -model straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Preprocessing Module: getSolveNextColumnWhileConditional ...
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       cdfg_preprocess -model getSolveNextColumnWhileConditional 
Execute       rtl_gen_preprocess getSolveNextColumnWhileConditional 
INFO-FLOW: Preprocessing Module: mSP_findStartIndex ...
Execute       set_default_model mSP_findStartIndex 
Execute       cdfg_preprocess -model mSP_findStartIndex 
Execute       rtl_gen_preprocess mSP_findStartIndex 
INFO-FLOW: Preprocessing Module: mSP_findLRBounds ...
Execute       set_default_model mSP_findLRBounds 
Execute       cdfg_preprocess -model mSP_findLRBounds 
Execute       rtl_gen_preprocess mSP_findLRBounds 
INFO-FLOW: Preprocessing Module: makeSuperPoint_alignedToLine11 ...
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       cdfg_preprocess -model makeSuperPoint_alignedToLine11 
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine11 
INFO-FLOW: Preprocessing Module: getParallelograms ...
Execute       set_default_model getParallelograms 
Execute       cdfg_preprocess -model getParallelograms 
Execute       rtl_gen_preprocess getParallelograms 
INFO-FLOW: Preprocessing Module: get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       cdfg_preprocess -model get_acceptanceCorners 
Execute       rtl_gen_preprocess get_acceptanceCorners 
INFO-FLOW: Preprocessing Module: wedgePatch_init ...
Execute       set_default_model wedgePatch_init 
Execute       cdfg_preprocess -model wedgePatch_init 
Execute       rtl_gen_preprocess wedgePatch_init 
INFO-FLOW: Preprocessing Module: encodeCoordinates ...
Execute       set_default_model encodeCoordinates 
Execute       cdfg_preprocess -model encodeCoordinates 
Execute       rtl_gen_preprocess encodeCoordinates 
INFO-FLOW: Preprocessing Module: add_patch9 ...
Execute       set_default_model add_patch9 
Execute       cdfg_preprocess -model add_patch9 
Execute       rtl_gen_preprocess add_patch9 
INFO-FLOW: Preprocessing Module: makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       cdfg_preprocess -model makePatch_alignedToLine 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
INFO-FLOW: Preprocessing Module: areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       cdfg_preprocess -model areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
INFO-FLOW: Preprocessing Module: getSolveNextPatchPairWhileCondition ...
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       cdfg_preprocess -model getSolveNextPatchPairWhileCondition 
Execute       rtl_gen_preprocess getSolveNextPatchPairWhileCondition 
INFO-FLOW: Preprocessing Module: get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       cdfg_preprocess -model get_index_from_z 
Execute       rtl_gen_preprocess get_index_from_z 
INFO-FLOW: Preprocessing Module: delete_patch ...
Execute       set_default_model delete_patch 
Execute       cdfg_preprocess -model delete_patch 
Execute       rtl_gen_preprocess delete_patch 
INFO-FLOW: Preprocessing Module: solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       cdfg_preprocess -model solveComplmentaryPatch 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
INFO-FLOW: Preprocessing Module: getShadows ...
Execute       set_default_model getShadows 
Execute       cdfg_preprocess -model getShadows 
Execute       rtl_gen_preprocess getShadows 
INFO-FLOW: Preprocessing Module: makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       cdfg_preprocess -model makeThirdPatch 
Execute       rtl_gen_preprocess makeThirdPatch 
INFO-FLOW: Preprocessing Module: solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       cdfg_preprocess -model solveNextPatchPair 
Execute       rtl_gen_preprocess solveNextPatchPair 
INFO-FLOW: Preprocessing Module: solveNextColumn ...
Execute       set_default_model solveNextColumn 
Execute       cdfg_preprocess -model solveNextColumn 
Execute       rtl_gen_preprocess solveNextColumn 
INFO-FLOW: Preprocessing Module: MPSQ ...
Execute       set_default_model MPSQ 
Execute       cdfg_preprocess -model MPSQ 
Execute       rtl_gen_preprocess MPSQ 
INFO-FLOW: Model list for synthesis: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initializeArrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model initializeArrays 
Execute       schedule -model initializeArrays 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initArraysSPloop1_initArraysSPloop2_initArraysSPloop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initArraysSPloop1_initArraysSPloop2_initArraysSPloop3'
INFO: [SCHED 204-61] Pipelining loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 669.521 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.sched.adb -f 
INFO-FLOW: Finish scheduling initializeArrays.
Execute       set_default_model initializeArrays 
Execute       bind -model initializeArrays 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 669.913 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.298 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.bind.adb -f 
INFO-FLOW: Finish binding initializeArrays.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       schedule -model straightLineProjectorFromLayerIJtoK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 64, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.265 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 670.280 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.296 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.sched.adb -f 
INFO-FLOW: Finish scheduling straightLineProjectorFromLayerIJtoK.
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       bind -model straightLineProjectorFromLayerIJtoK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 670.599 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.226 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.bind.adb -f 
INFO-FLOW: Finish binding straightLineProjectorFromLayerIJtoK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSolveNextColumnWhileConditional' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       schedule -model getSolveNextColumnWhileConditional 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 670.649 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.sched.adb -f 
INFO-FLOW: Finish scheduling getSolveNextColumnWhileConditional.
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       bind -model getSolveNextColumnWhileConditional 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 670.699 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.bind.adb -f 
INFO-FLOW: Finish binding getSolveNextColumnWhileConditional.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mSP_findStartIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mSP_findStartIndex 
Execute       schedule -model mSP_findStartIndex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mSP_findStartIndex_startValue'.
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln1646_2', patchMaker.cpp:1646) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln1646_2', patchMaker.cpp:1646) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln1646_2', patchMaker.cpp:1646) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1646) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1646) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 9, loop 'mSP_findStartIndex_startValue'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 670.907 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.sched.adb -f 
INFO-FLOW: Finish scheduling mSP_findStartIndex.
Execute       set_default_model mSP_findStartIndex 
Execute       bind -model mSP_findStartIndex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.202 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 671.119 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.bind.adb -f 
INFO-FLOW: Finish binding mSP_findStartIndex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mSP_findLRBounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mSP_findLRBounds 
Execute       schedule -model mSP_findLRBounds 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mSP_findLRBounds_LRdiscovery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mSP_findLRBounds_LRdiscovery'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.282 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 671.259 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.sched.adb -f 
INFO-FLOW: Finish scheduling mSP_findLRBounds.
Execute       set_default_model mSP_findLRBounds 
Execute       bind -model mSP_findLRBounds 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 671.430 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.bind.adb -f 
INFO-FLOW: Finish binding mSP_findLRBounds.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       schedule -model makeSuperPoint_alignedToLine11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'makeSuperPoint_alignedToLine_rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'makeSuperPoint_alignedToLine_rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.308 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 671.838 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.sched.adb -f 
INFO-FLOW: Finish scheduling makeSuperPoint_alignedToLine11.
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       bind -model makeSuperPoint_alignedToLine11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.306 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 672.319 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.343 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.bind.adb -f 
INFO-FLOW: Finish binding makeSuperPoint_alignedToLine11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getParallelograms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getParallelograms 
Execute       schedule -model getParallelograms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_settingWPparameters'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln53', patchMaker.cpp:53)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('wp_parameters_addr_36_write_ln72', patchMaker.cpp:72) of variable 'sext_ln37', patchMaker.cpp:37 on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 71, loop 'getParallelograms_settingWPparameters'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.465 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 672.897 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.335 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.sched.adb -f 
INFO-FLOW: Finish scheduling getParallelograms.
Execute       set_default_model getParallelograms 
Execute       bind -model getParallelograms 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.461 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 673.899 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.277 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.bind.adb -f 
INFO-FLOW: Finish binding getParallelograms.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_acceptanceCorners 
Execute       schedule -model get_acceptanceCorners 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'get_acceptanceCorners_minMaxFinding'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_6') on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'get_acceptanceCorners_minMaxFinding'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.334 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 674.234 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.sched.adb -f 
INFO-FLOW: Finish scheduling get_acceptanceCorners.
Execute       set_default_model get_acceptanceCorners 
Execute       bind -model get_acceptanceCorners 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.561 seconds; current allocated memory: 674.610 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.196 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.bind.adb -f 
INFO-FLOW: Finish binding get_acceptanceCorners.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wedgePatch_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model wedgePatch_init 
Execute       schedule -model wedgePatch_init 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 674.832 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.sched.adb -f 
INFO-FLOW: Finish scheduling wedgePatch_init.
Execute       set_default_model wedgePatch_init 
Execute       bind -model wedgePatch_init 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.362 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 675.090 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.276 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.bind.adb -f 
INFO-FLOW: Finish binding wedgePatch_init.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encodeCoordinates' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encodeCoordinates 
Execute       schedule -model encodeCoordinates 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encodeCoordinates'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'encodeCoordinates'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 675.126 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.sched.adb -f 
INFO-FLOW: Finish scheduling encodeCoordinates.
Execute       set_default_model encodeCoordinates 
Execute       bind -model encodeCoordinates 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 675.163 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.bind.adb -f 
INFO-FLOW: Finish binding encodeCoordinates.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch9 
Execute       schedule -model add_patch9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_patch_checkDiff'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 35 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 51 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 59 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874_4')) in the first pipeline iteration (II = 63 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874_4')) in the first pipeline iteration (II = 65 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 66, Depth = 66, loop 'add_patch_checkDiff'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perSuperpointSP1_add_patch_perPointSP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add_patch_perSuperpointSP1_add_patch_perPointSP1'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perSuperpointSP0_add_patch_perPointSP0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add_patch_perSuperpointSP0_add_patch_perPointSP0'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 676.007 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.394 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.sched.adb -f 
INFO-FLOW: Finish scheduling add_patch9.
Execute       set_default_model add_patch9 
Execute       bind -model add_patch9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.371 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 677.077 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.484 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.bind.adb -f 
INFO-FLOW: Finish binding add_patch9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatch_alignedToLine 
Execute       schedule -model makePatch_alignedToLine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter'
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter'
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.414 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 677.495 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.sched.adb -f 
INFO-FLOW: Finish scheduling makePatch_alignedToLine.
Execute       set_default_model makePatch_alignedToLine 
Execute       bind -model makePatch_alignedToLine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 678.025 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.931 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.bind.adb -f 
INFO-FLOW: Finish binding makePatch_alignedToLine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       schedule -model areWedgeSuperPointsEqual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wsp2_1_load') on array 'wsp1_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wsp1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 20, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.257 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 678.314 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.sched.adb -f 
INFO-FLOW: Finish scheduling areWedgeSuperPointsEqual.
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       bind -model areWedgeSuperPointsEqual 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 678.712 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.157 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.bind.adb -f 
INFO-FLOW: Finish binding areWedgeSuperPointsEqual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSolveNextPatchPairWhileCondition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       schedule -model getSolveNextPatchPairWhileCondition 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 678.856 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.sched.adb -f 
INFO-FLOW: Finish scheduling getSolveNextPatchPairWhileCondition.
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       bind -model getSolveNextPatchPairWhileCondition 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 679.017 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.bind.adb -f 
INFO-FLOW: Finish binding getSolveNextPatchPairWhileCondition.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_index_from_z 
Execute       schedule -model get_index_from_z 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_perPoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'getIndexFromZ_perPoint'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 679.134 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.sched.adb -f 
INFO-FLOW: Finish scheduling get_index_from_z.
Execute       set_default_model get_index_from_z 
Execute       bind -model get_index_from_z 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 679.286 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.bind.adb -f 
INFO-FLOW: Finish binding get_index_from_z.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model delete_patch 
Execute       schedule -model delete_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perSuperpointSP_delete_patch_perPointSP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'delete_patch_perSuperpointSP_delete_patch_perPointSP'
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.387 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.634 seconds; current allocated memory: 679.724 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.sched.adb -f 
INFO-FLOW: Finish scheduling delete_patch.
Execute       set_default_model delete_patch 
Execute       bind -model delete_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 680.231 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.241 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.bind.adb -f 
INFO-FLOW: Finish binding delete_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveComplmentaryPatch 
Execute       schedule -model solveComplmentaryPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index0'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index2'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index1'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'solveComplmentaryPatch_fillNew_z_i_index3'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'solveComplmentaryPatch_fillNew_z_i_index4'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'solveComplmentaryPatch_fillNew_z_i_index5'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_atTop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 65, loop 'solveComplmentaryPatch_fillNew_z_i_atTop'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_findlayerWithSmallestShift'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'solveComplmentaryPatch_findlayerWithSmallestShift'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_superpointEqualCheck_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 20 and incompatible II = 2 of 'call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 20 and incompatible II = 2 of 'call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 20 and incompatible II = 2 of 'call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 20 and incompatible II = 2 of 'call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 16 cycles).
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 20 and incompatible II = 2 of 'call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_23', patchMaker.cpp:1298) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 20 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 21, Depth = 21, loop 'solveComplmentaryPatch_superpointEqualCheck_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.716 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.18 seconds; current allocated memory: 681.791 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.982 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.sched.adb -f 
INFO-FLOW: Finish scheduling solveComplmentaryPatch.
Execute       set_default_model solveComplmentaryPatch 
Execute       bind -model solveComplmentaryPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.451 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.627 seconds; current allocated memory: 683.960 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.106 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.bind.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish binding solveComplmentaryPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getShadows 
Execute       schedule -model getShadows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.753 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.168 seconds; current allocated memory: 684.991 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.162 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.sched.adb -f 
INFO-FLOW: Finish scheduling getShadows.
Execute       set_default_model getShadows 
Execute       bind -model getShadows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.013 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.341 seconds; current allocated memory: 686.863 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.512 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.bind.adb -f 
INFO-FLOW: Finish binding getShadows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeThirdPatch 
Execute       schedule -model makeThirdPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.357 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.154 seconds; current allocated memory: 688.512 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.62 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.sched.adb -f 
INFO-FLOW: Finish scheduling makeThirdPatch.
Execute       set_default_model makeThirdPatch 
Execute       bind -model makeThirdPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.38 seconds; current allocated memory: 692.089 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.053 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.bind.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish binding makeThirdPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveNextPatchPair 
Execute       schedule -model solveNextPatchPair 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln814) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln824) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.531 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.865 seconds; current allocated memory: 692.950 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.644 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.sched.adb -f 
INFO-FLOW: Finish scheduling solveNextPatchPair.
Execute       set_default_model solveNextPatchPair 
Execute       bind -model solveNextPatchPair 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.606 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.412 seconds; current allocated memory: 694.350 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.549 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.bind.adb -f 
INFO-FLOW: Finish binding solveNextPatchPair.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveNextColumn 
Execute       schedule -model solveNextColumn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.981 seconds; current allocated memory: 694.638 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.186 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.sched.adb -f 
INFO-FLOW: Finish scheduling solveNextColumn.
Execute       set_default_model solveNextColumn 
Execute       bind -model solveNextColumn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.417 seconds; current allocated memory: 695.013 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.221 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.bind.adb -f 
INFO-FLOW: Finish binding solveNextColumn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MPSQ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MPSQ 
Execute       schedule -model MPSQ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initGDarrayDecoded_perPoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initGDarrayDecoded_perPoint'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.556 seconds; current allocated memory: 695.218 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.sched.adb -f 
INFO-FLOW: Finish scheduling MPSQ.
Execute       set_default_model MPSQ 
Execute       bind -model MPSQ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.949 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.129 seconds; current allocated memory: 695.503 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.231 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.bind.adb -f 
INFO-FLOW: Finish binding MPSQ.
Execute       get_model_list MPSQ -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess initializeArrays 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess getSolveNextColumnWhileConditional 
Execute       rtl_gen_preprocess mSP_findStartIndex 
Execute       rtl_gen_preprocess mSP_findLRBounds 
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine11 
Execute       rtl_gen_preprocess getParallelograms 
Execute       rtl_gen_preprocess get_acceptanceCorners 
Execute       rtl_gen_preprocess wedgePatch_init 
Execute       rtl_gen_preprocess encodeCoordinates 
Execute       rtl_gen_preprocess add_patch9 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess getSolveNextPatchPairWhileCondition 
Execute       rtl_gen_preprocess get_index_from_z 
Execute       rtl_gen_preprocess delete_patch 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
Execute       rtl_gen_preprocess getShadows 
Execute       rtl_gen_preprocess makeThirdPatch 
Execute       rtl_gen_preprocess solveNextPatchPair 
Execute       rtl_gen_preprocess solveNextColumn 
Execute       rtl_gen_preprocess MPSQ 
INFO-FLOW: Model list for RTL generation: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initializeArrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model initializeArrays -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'initializeArrays'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.527 seconds; current allocated memory: 696.234 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl initializeArrays -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_initializeArrays 
Execute       gen_rtl initializeArrays -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_initializeArrays 
Execute       syn_report -csynth -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/initializeArrays_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       syn_report -rtlxml -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/initializeArrays_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model initializeArrays -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.adb 
Execute       gen_tb_info initializeArrays -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model straightLineProjectorFromLayerIJtoK -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_26s_32s_57_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_57ns_26s_32_61_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 698.996 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_straightLineProjectorFromLayerIJtoK 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_straightLineProjectorFromLayerIJtoK 
Execute       syn_report -csynth -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/straightLineProjectorFromLayerIJtoK_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/straightLineProjectorFromLayerIJtoK_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.203 sec.
Execute       db_write -model straightLineProjectorFromLayerIJtoK -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.adb 
Execute       gen_tb_info straightLineProjectorFromLayerIJtoK -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSolveNextColumnWhileConditional' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getSolveNextColumnWhileConditional -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSolveNextColumnWhileConditional'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 700.013 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getSolveNextColumnWhileConditional -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_getSolveNextColumnWhileConditional 
Execute       gen_rtl getSolveNextColumnWhileConditional -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_getSolveNextColumnWhileConditional 
Execute       syn_report -csynth -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getSolveNextColumnWhileConditional_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getSolveNextColumnWhileConditional_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model getSolveNextColumnWhileConditional -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.adb 
Execute       gen_tb_info getSolveNextColumnWhileConditional -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mSP_findStartIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mSP_findStartIndex -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mSP_findStartIndex'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 700.688 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl mSP_findStartIndex -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_mSP_findStartIndex 
Execute       gen_rtl mSP_findStartIndex -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_mSP_findStartIndex 
Execute       syn_report -csynth -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/mSP_findStartIndex_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/mSP_findStartIndex_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.108 sec.
Execute       db_write -model mSP_findStartIndex -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.adb 
Execute       gen_tb_info mSP_findStartIndex -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mSP_findLRBounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mSP_findLRBounds -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mSP_findLRBounds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 701.851 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl mSP_findLRBounds -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_mSP_findLRBounds 
Execute       gen_rtl mSP_findLRBounds -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_mSP_findLRBounds 
Execute       syn_report -csynth -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/mSP_findLRBounds_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/mSP_findLRBounds_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mSP_findLRBounds -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.adb 
Execute       gen_tb_info mSP_findLRBounds -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeSuperPoint_alignedToLine11 -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_33s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_58s_60ns_117_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine11'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 703.505 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeSuperPoint_alignedToLine11 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_makeSuperPoint_alignedToLine11 
Execute       gen_rtl makeSuperPoint_alignedToLine11 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_makeSuperPoint_alignedToLine11 
Execute       syn_report -csynth -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makeSuperPoint_alignedToLine11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       syn_report -rtlxml -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makeSuperPoint_alignedToLine11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.386 sec.
Execute       db_write -model makeSuperPoint_alignedToLine11 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.adb 
Execute       gen_tb_info makeSuperPoint_alignedToLine11 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getParallelograms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getParallelograms -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getParallelograms'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 706.278 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getParallelograms -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_getParallelograms 
Execute       gen_rtl getParallelograms -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_getParallelograms 
Execute       syn_report -csynth -model getParallelograms -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getParallelograms_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getParallelograms -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getParallelograms_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getParallelograms -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.266 sec.
Execute       db_write -model getParallelograms -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.adb 
Execute       gen_tb_info getParallelograms -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_acceptanceCorners -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.95 seconds; current allocated memory: 708.551 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_get_acceptanceCorners 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_get_acceptanceCorners 
Execute       syn_report -csynth -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/get_acceptanceCorners_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/get_acceptanceCorners_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.207 sec.
Execute       db_write -model get_acceptanceCorners -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.adb 
Execute       gen_tb_info get_acceptanceCorners -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wedgePatch_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model wedgePatch_init -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'wedgePatch_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 710.621 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl wedgePatch_init -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_wedgePatch_init 
Execute       gen_rtl wedgePatch_init -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_wedgePatch_init 
Execute       syn_report -csynth -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/wedgePatch_init_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/wedgePatch_init_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.265 sec.
Execute       db_write -model wedgePatch_init -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.adb 
Execute       gen_tb_info wedgePatch_init -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encodeCoordinates' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encodeCoordinates -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encodeCoordinates'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 711.614 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl encodeCoordinates -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_encodeCoordinates 
Execute       gen_rtl encodeCoordinates -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_encodeCoordinates 
Execute       syn_report -csynth -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/encodeCoordinates_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/encodeCoordinates_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model encodeCoordinates -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.adb 
Execute       gen_tb_info encodeCoordinates -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch9 -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_57s_4ns_57_61_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch9'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 713.801 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch9 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_add_patch9 
Execute       gen_rtl add_patch9 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_add_patch9 
Execute       syn_report -csynth -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/add_patch9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.275 sec.
Execute       syn_report -rtlxml -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/add_patch9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.511 sec.
Execute       db_write -model add_patch9 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.adb 
Command       db_write done; 0.153 sec.
Execute       gen_tb_info add_patch9 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatch_alignedToLine -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_58s_60ns_117_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
Command       create_rtl_model done; 0.147 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.818 seconds; current allocated memory: 718.635 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_makePatch_alignedToLine 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_makePatch_alignedToLine 
Execute       syn_report -csynth -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makePatch_alignedToLine_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       syn_report -rtlxml -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makePatch_alignedToLine_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.086 sec.
Execute       db_write -model makePatch_alignedToLine -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.adb 
Command       db_write done; 0.112 sec.
Execute       gen_tb_info makePatch_alignedToLine -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model areWedgeSuperPointsEqual -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18ns_20ns_37_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_8_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.074 seconds; current allocated memory: 721.425 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_areWedgeSuperPointsEqual 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_areWedgeSuperPointsEqual 
Execute       syn_report -csynth -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/areWedgeSuperPointsEqual_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/areWedgeSuperPointsEqual_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.154 sec.
Execute       db_write -model areWedgeSuperPointsEqual -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.adb 
Execute       gen_tb_info areWedgeSuperPointsEqual -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSolveNextPatchPairWhileCondition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getSolveNextPatchPairWhileCondition -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSolveNextPatchPairWhileCondition'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 722.933 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getSolveNextPatchPairWhileCondition -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_getSolveNextPatchPairWhileCondition 
Execute       gen_rtl getSolveNextPatchPairWhileCondition -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_getSolveNextPatchPairWhileCondition 
Execute       syn_report -csynth -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getSolveNextPatchPairWhileCondition_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getSolveNextPatchPairWhileCondition_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.103 sec.
Execute       db_write -model getSolveNextPatchPairWhileCondition -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.adb 
Execute       gen_tb_info getSolveNextPatchPairWhileCondition -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_index_from_z -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 723.894 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_get_index_from_z 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_get_index_from_z 
Execute       syn_report -csynth -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/get_index_from_z_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/get_index_from_z_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model get_index_from_z -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.adb 
Execute       gen_tb_info get_index_from_z -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model delete_patch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 725.298 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl delete_patch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_delete_patch 
Execute       gen_rtl delete_patch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_delete_patch 
Execute       syn_report -csynth -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/delete_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       syn_report -rtlxml -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/delete_patch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.297 sec.
Execute       db_write -model delete_patch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.adb 
Command       db_write done; 0.104 sec.
Execute       gen_tb_info delete_patch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveComplmentaryPatch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_64s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
Command       create_rtl_model done; 0.496 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.548 seconds; current allocated memory: 732.130 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_solveComplmentaryPatch 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_solveComplmentaryPatch 
Execute       syn_report -csynth -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveComplmentaryPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.368 sec.
Execute       syn_report -rtlxml -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveComplmentaryPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.166 sec.
Execute       syn_report -verbosereport -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.955 sec.
Execute       db_write -model solveComplmentaryPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.adb 
Command       db_write done; 0.258 sec.
Execute       gen_tb_info solveComplmentaryPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getShadows -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_57s_4ns_57_61_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
Command       create_rtl_model done; 0.432 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.038 seconds; current allocated memory: 741.303 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getShadows -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_getShadows 
Execute       gen_rtl getShadows -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_getShadows 
Execute       syn_report -csynth -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getShadows_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/getShadows_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.462 sec.
Execute       db_write -model getShadows -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.adb 
Execute       gen_tb_info getShadows -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeThirdPatch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
Command       create_rtl_model done; 0.616 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 749.833 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_makeThirdPatch 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_makeThirdPatch 
Execute       syn_report -csynth -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makeThirdPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.266 sec.
Execute       syn_report -rtlxml -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/makeThirdPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       syn_report -verbosereport -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.16 sec.
Execute       db_write -model makeThirdPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.adb 
Command       db_write done; 0.221 sec.
Execute       gen_tb_info makeThirdPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveNextPatchPair -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'solveNextPatchPair' is 5142 from HDL expression: ((1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state197))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_64s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18ns_20ns_37_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_11_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
Command       create_rtl_model done; 0.525 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.027 seconds; current allocated memory: 758.574 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_solveNextPatchPair 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_solveNextPatchPair 
Execute       syn_report -csynth -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveNextPatchPair_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.122 sec.
Execute       syn_report -rtlxml -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveNextPatchPair_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.03 sec.
Execute       db_write -model solveNextPatchPair -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info solveNextPatchPair -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveNextColumn -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextColumn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.152 seconds; current allocated memory: 762.895 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveNextColumn -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ_solveNextColumn 
Execute       gen_rtl solveNextColumn -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_solveNextColumn 
Execute       syn_report -csynth -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveNextColumn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/solveNextColumn_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.799 sec.
Execute       db_write -model solveNextColumn -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.adb 
Execute       gen_tb_info solveNextColumn -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MPSQ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MPSQ -top_prefix  -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/patches_superpoints' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MPSQ' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'MPSQ/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MPSQ/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MPSQ'.
Command       create_rtl_model done; 0.382 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.606 seconds; current allocated memory: 764.410 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl MPSQ -istop -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/vhdl/MPSQ 
Execute       gen_rtl MPSQ -istop -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ 
Execute       syn_report -csynth -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/MPSQ_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/MPSQ_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.206 sec.
Execute       db_write -model MPSQ -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.adb 
Execute       gen_tb_info MPSQ -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ 
Execute       export_constraint_db -f -tool general -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
Execute       syn_report -designview -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.design.xml 
Command       syn_report done; 1.987 sec.
Execute       syn_report -csynthDesign -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks MPSQ 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain MPSQ 
INFO-FLOW: Model list for RTL component generation: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Handling components in module [initializeArrays] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
INFO-FLOW: Handling components in module [straightLineProjectorFromLayerIJtoK] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO-FLOW: Found component MPSQ_mul_26s_32s_57_1_1.
INFO-FLOW: Append model MPSQ_mul_26s_32s_57_1_1
INFO-FLOW: Found component MPSQ_sdiv_57ns_26s_32_61_1.
INFO-FLOW: Append model MPSQ_sdiv_57ns_26s_32_61_1
INFO-FLOW: Found component MPSQ_straightLineProjectorFromLayerIJtoK_radii.
INFO-FLOW: Append model MPSQ_straightLineProjectorFromLayerIJtoK_radii
INFO-FLOW: Handling components in module [getSolveNextColumnWhileConditional] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
INFO-FLOW: Handling components in module [mSP_findStartIndex] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
INFO-FLOW: Found component MPSQ_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model MPSQ_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component MPSQ_sitodp_64s_64_4_no_dsp_1.
INFO-FLOW: Append model MPSQ_sitodp_64s_64_4_no_dsp_1
INFO-FLOW: Handling components in module [mSP_findLRBounds] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
INFO-FLOW: Found component MPSQ_mSP_findLRBounds_trapezoid_edges_V.
INFO-FLOW: Append model MPSQ_mSP_findLRBounds_trapezoid_edges_V
INFO-FLOW: Handling components in module [makeSuperPoint_alignedToLine11] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
INFO-FLOW: Found component MPSQ_mul_25ns_33s_58_1_1.
INFO-FLOW: Append model MPSQ_mul_25ns_33s_58_1_1
INFO-FLOW: Found component MPSQ_mul_58s_60ns_117_2_1.
INFO-FLOW: Append model MPSQ_mul_58s_60ns_117_2_1
INFO-FLOW: Found component MPSQ_makeSuperPoint_alignedToLine11_radii.
INFO-FLOW: Append model MPSQ_makeSuperPoint_alignedToLine11_radii
INFO-FLOW: Found component MPSQ_makeSuperPoint_alignedToLine11_row_list_V.
INFO-FLOW: Append model MPSQ_makeSuperPoint_alignedToLine11_row_list_V
INFO-FLOW: Handling components in module [getParallelograms] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
INFO-FLOW: Handling components in module [get_acceptanceCorners] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO-FLOW: Handling components in module [wedgePatch_init] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
INFO-FLOW: Handling components in module [encodeCoordinates] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch9] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
INFO-FLOW: Found component MPSQ_urem_57s_4ns_57_61_1.
INFO-FLOW: Append model MPSQ_urem_57s_4ns_57_61_1
INFO-FLOW: Found component MPSQ_mul_64ns_66ns_129_2_1.
INFO-FLOW: Append model MPSQ_mul_64ns_66ns_129_2_1
INFO-FLOW: Handling components in module [makePatch_alignedToLine] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_init_patch_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_init_patch_V
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_NPpatches_parameters_V
INFO-FLOW: Handling components in module [areWedgeSuperPointsEqual] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO-FLOW: Found component MPSQ_urem_11ns_4ns_8_15_1.
INFO-FLOW: Append model MPSQ_urem_11ns_4ns_8_15_1
INFO-FLOW: Found component MPSQ_mul_mul_18ns_20ns_37_4_1.
INFO-FLOW: Append model MPSQ_mul_mul_18ns_20ns_37_4_1
INFO-FLOW: Handling components in module [getSolveNextPatchPairWhileCondition] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
INFO-FLOW: Found component MPSQ_sitodp_64ns_64_4_no_dsp_1.
INFO-FLOW: Append model MPSQ_sitodp_64ns_64_4_no_dsp_1
INFO-FLOW: Handling components in module [get_index_from_z] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
INFO-FLOW: Handling components in module [delete_patch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
INFO-FLOW: Handling components in module [solveComplmentaryPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO-FLOW: Found component MPSQ_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model MPSQ_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component MPSQ_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model MPSQ_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component MPSQ_mux_42_32_1_1.
INFO-FLOW: Append model MPSQ_mux_42_32_1_1
INFO-FLOW: Found component MPSQ_mul_33s_64s_64_2_1.
INFO-FLOW: Append model MPSQ_mul_33s_64s_64_2_1
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_current_z_i_index.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_new_z_i_index.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_new_z_i_V.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_new_z_i_V
INFO-FLOW: Handling components in module [getShadows] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
INFO-FLOW: Found component MPSQ_urem_57s_4ns_57_61_seq_1.
INFO-FLOW: Append model MPSQ_urem_57s_4ns_57_61_seq_1
INFO-FLOW: Handling components in module [makeThirdPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO-FLOW: Found component MPSQ_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model MPSQ_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Handling components in module [solveNextPatchPair] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO-FLOW: Found component MPSQ_urem_11ns_4ns_11_15_seq_1.
INFO-FLOW: Append model MPSQ_urem_11ns_4ns_11_15_seq_1
INFO-FLOW: Handling components in module [solveNextColumn] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
INFO-FLOW: Handling components in module [MPSQ] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
INFO-FLOW: Found component MPSQ_patches_parameters_V.
INFO-FLOW: Append model MPSQ_patches_parameters_V
INFO-FLOW: Found component MPSQ_GDarrayDecoded_V.
INFO-FLOW: Append model MPSQ_GDarrayDecoded_V
INFO-FLOW: Append model initializeArrays
INFO-FLOW: Append model straightLineProjectorFromLayerIJtoK
INFO-FLOW: Append model getSolveNextColumnWhileConditional
INFO-FLOW: Append model mSP_findStartIndex
INFO-FLOW: Append model mSP_findLRBounds
INFO-FLOW: Append model makeSuperPoint_alignedToLine11
INFO-FLOW: Append model getParallelograms
INFO-FLOW: Append model get_acceptanceCorners
INFO-FLOW: Append model wedgePatch_init
INFO-FLOW: Append model encodeCoordinates
INFO-FLOW: Append model add_patch9
INFO-FLOW: Append model makePatch_alignedToLine
INFO-FLOW: Append model areWedgeSuperPointsEqual
INFO-FLOW: Append model getSolveNextPatchPairWhileCondition
INFO-FLOW: Append model get_index_from_z
INFO-FLOW: Append model delete_patch
INFO-FLOW: Append model solveComplmentaryPatch
INFO-FLOW: Append model getShadows
INFO-FLOW: Append model makeThirdPatch
INFO-FLOW: Append model solveNextPatchPair
INFO-FLOW: Append model solveNextColumn
INFO-FLOW: Append model MPSQ
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MPSQ_mul_26s_32s_57_1_1 MPSQ_sdiv_57ns_26s_32_61_1 MPSQ_straightLineProjectorFromLayerIJtoK_radii MPSQ_dcmp_64ns_64ns_1_2_no_dsp_1 MPSQ_sitodp_64s_64_4_no_dsp_1 MPSQ_mSP_findLRBounds_trapezoid_edges_V MPSQ_mul_25ns_33s_58_1_1 MPSQ_mul_58s_60ns_117_2_1 MPSQ_makeSuperPoint_alignedToLine11_radii MPSQ_makeSuperPoint_alignedToLine11_row_list_V MPSQ_urem_57s_4ns_57_61_1 MPSQ_mul_64ns_66ns_129_2_1 MPSQ_makePatch_alignedToLine_init_patch_V MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V MPSQ_makePatch_alignedToLine_NPpatches_parameters_V MPSQ_urem_11ns_4ns_8_15_1 MPSQ_mul_mul_18ns_20ns_37_4_1 MPSQ_sitodp_64ns_64_4_no_dsp_1 MPSQ_fadd_32ns_32ns_32_5_full_dsp_1 MPSQ_sitofp_32ns_32_3_no_dsp_1 MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1 MPSQ_mux_42_32_1_1 MPSQ_mul_33s_64s_64_2_1 MPSQ_solveComplmentaryPatch_current_z_i_index MPSQ_solveComplmentaryPatch_new_z_i_index MPSQ_solveComplmentaryPatch_new_z_i_V MPSQ_urem_57s_4ns_57_61_seq_1 MPSQ_sitodp_32ns_64_4_no_dsp_1 MPSQ_urem_11ns_4ns_11_15_seq_1 MPSQ_patches_parameters_V MPSQ_GDarrayDecoded_V initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelograms get_acceptanceCorners wedgePatch_init encodeCoordinates add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: To file: write model MPSQ_mul_26s_32s_57_1_1
INFO-FLOW: To file: write model MPSQ_sdiv_57ns_26s_32_61_1
INFO-FLOW: To file: write model MPSQ_straightLineProjectorFromLayerIJtoK_radii
INFO-FLOW: To file: write model MPSQ_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model MPSQ_sitodp_64s_64_4_no_dsp_1
INFO-FLOW: To file: write model MPSQ_mSP_findLRBounds_trapezoid_edges_V
INFO-FLOW: To file: write model MPSQ_mul_25ns_33s_58_1_1
INFO-FLOW: To file: write model MPSQ_mul_58s_60ns_117_2_1
INFO-FLOW: To file: write model MPSQ_makeSuperPoint_alignedToLine11_radii
INFO-FLOW: To file: write model MPSQ_makeSuperPoint_alignedToLine11_row_list_V
INFO-FLOW: To file: write model MPSQ_urem_57s_4ns_57_61_1
INFO-FLOW: To file: write model MPSQ_mul_64ns_66ns_129_2_1
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_init_patch_V
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_NPpatches_parameters_V
INFO-FLOW: To file: write model MPSQ_urem_11ns_4ns_8_15_1
INFO-FLOW: To file: write model MPSQ_mul_mul_18ns_20ns_37_4_1
INFO-FLOW: To file: write model MPSQ_sitodp_64ns_64_4_no_dsp_1
INFO-FLOW: To file: write model MPSQ_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model MPSQ_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model MPSQ_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model MPSQ_mux_42_32_1_1
INFO-FLOW: To file: write model MPSQ_mul_33s_64s_64_2_1
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_new_z_i_V
INFO-FLOW: To file: write model MPSQ_urem_57s_4ns_57_61_seq_1
INFO-FLOW: To file: write model MPSQ_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model MPSQ_urem_11ns_4ns_11_15_seq_1
INFO-FLOW: To file: write model MPSQ_patches_parameters_V
INFO-FLOW: To file: write model MPSQ_GDarrayDecoded_V
INFO-FLOW: To file: write model initializeArrays
INFO-FLOW: To file: write model straightLineProjectorFromLayerIJtoK
INFO-FLOW: To file: write model getSolveNextColumnWhileConditional
INFO-FLOW: To file: write model mSP_findStartIndex
INFO-FLOW: To file: write model mSP_findLRBounds
INFO-FLOW: To file: write model makeSuperPoint_alignedToLine11
INFO-FLOW: To file: write model getParallelograms
INFO-FLOW: To file: write model get_acceptanceCorners
INFO-FLOW: To file: write model wedgePatch_init
INFO-FLOW: To file: write model encodeCoordinates
INFO-FLOW: To file: write model add_patch9
INFO-FLOW: To file: write model makePatch_alignedToLine
INFO-FLOW: To file: write model areWedgeSuperPointsEqual
INFO-FLOW: To file: write model getSolveNextPatchPairWhileCondition
INFO-FLOW: To file: write model get_index_from_z
INFO-FLOW: To file: write model delete_patch
INFO-FLOW: To file: write model solveComplmentaryPatch
INFO-FLOW: To file: write model getShadows
INFO-FLOW: To file: write model makeThirdPatch
INFO-FLOW: To file: write model solveNextPatchPair
INFO-FLOW: To file: write model solveNextColumn
INFO-FLOW: To file: write model MPSQ
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): MPSQ
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_26s_32s_57_1_1_Multiplier_0'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_sdiv_57ns_26s_32_61_1_div'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.28 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.131 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_25ns_33s_58_1_1_Multiplier_1'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_58s_60ns_117_2_1_Multiplier_2'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_makeSuperPoint_alignedToLine11_radii_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.337 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_urem_57s_4ns_57_61_1_div'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_64ns_66ns_129_2_1_Multiplier_3'
Command       ap_source done; 0.186 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_init_patch_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.222 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_urem_11ns_4ns_8_15_1_div'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.109 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_33s_64s_64_2_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_new_z_i_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.514 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_urem_57s_4ns_57_61_seq_1_div'
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_urem_11ns_4ns_11_15_seq_1_div'
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_patches_parameters_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_GDarrayDecoded_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.141 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MPSQ xml_exists=0
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=53 #gSsdmPorts=12
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
Execute       sc_get_clocks MPSQ 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_sitodp_2_no_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_sitodp_2_no_dsp_64_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/misc/MPSQ_ap_sitofp_1_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 4 seconds. Elapsed time: 15.312 seconds; current allocated memory: 770.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MPSQ.
INFO: [VLOG 209-307] Generating Verilog RTL for MPSQ.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model MPSQ -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 122.16 sec.
Command   csynth_design done; 199.284 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 133 seconds. CPU system time: 14 seconds. Elapsed time: 199.441 seconds; current allocated memory: 772.739 MB.
Command ap_source done; 201.038 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2 opened at Sat Jun 27 14:17:43 -0400 2020
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.682 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.212 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.915 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.296 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.183 sec.
Command     add_library done; 0.244 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.264 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solutionSC2/directives.tcl 
Execute     set_directive_top -name MPSQ MPSQ 
INFO: [HLS 200-1510] Running: set_directive_top -name MPSQ MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): MPSQ
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.168 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MPSQ xml_exists=1
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command     ap_source done; 0.206 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to MPSQ
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/initializeArrays.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/add_patch9.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/delete_patch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/getShadows.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/solveNextColumn.compgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to MPSQ
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MPSQ
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MPSQ
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.constraint.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s PatchMaker_tanishGit/solutionSC2/impl/export.zip 
INFO: [HLS 200-802] Generated output file PatchMaker_tanishGit/solutionSC2/impl/export.zip
Command   export_design done; 23.158 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 23.176 seconds; current allocated memory: 101.979 MB.
Command ap_source done; 24.824 sec.
Execute cleanup_all 
