
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08008264  08008264  00009264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008330  08008330  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008330  08008330  00009330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008338  08008338  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008338  08008338  00009338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800833c  0800833c  0000933c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08008340  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  2000005c  0800839c  0000a05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  0800839c  0000a470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001980c  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031b1  00000000  00000000  00023898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  00026a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001208  00000000  00000000  00028148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029201  00000000  00000000  00029350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c6b3  00000000  00000000  00052551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108bd9  00000000  00000000  0006ec04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001777dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067e8  00000000  00000000  00177820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017e008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800824c 	.word	0x0800824c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	0800824c 	.word	0x0800824c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Create_Custom_Characters>:

/*
 * @brief Creates custom characters
 */

void Create_Custom_Characters(void){
 80005ac:	b480      	push	{r7}
 80005ae:	b091      	sub	sp, #68	@ 0x44
 80005b0:	af00      	add	r7, sp, #0
	char cc1[8] = {0x00, 0x00, 0x0A, 0x00, 0x11, 0x0E, 0x00, 0x00};  // smiley
 80005b2:	4a1e      	ldr	r2, [pc, #120]	@ (800062c <Create_Custom_Characters+0x80>)
 80005b4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005bc:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc2[8] = {0x0E, 0x0E, 0x04, 0x0E, 0x15, 0x04, 0x0A, 0x0A};  // Robo
 80005c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000630 <Create_Custom_Characters+0x84>)
 80005c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005ca:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc3[8] = {0x08, 0x0C, 0x0E, 0x0F, 0x0E, 0x0C, 0x08, 0x00};  // arrow
 80005ce:	4a19      	ldr	r2, [pc, #100]	@ (8000634 <Create_Custom_Characters+0x88>)
 80005d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005d8:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc4[8] = {0x00, 0x04, 0x0E, 0x0E, 0x0E, 0x1F, 0x04, 0x00};  // bell
 80005dc:	4a16      	ldr	r2, [pc, #88]	@ (8000638 <Create_Custom_Characters+0x8c>)
 80005de:	f107 0320 	add.w	r3, r7, #32
 80005e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e6:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc5[8] = {0x00, 0x00, 0x0A, 0x15, 0x11, 0x0E, 0x04, 0x00};  // Heart
 80005ea:	4a14      	ldr	r2, [pc, #80]	@ (800063c <Create_Custom_Characters+0x90>)
 80005ec:	f107 0318 	add.w	r3, r7, #24
 80005f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005f4:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc6[8] = {0x00, 0x0E, 0x11, 0x11, 0x11, 0x0A, 0x1B, 0x00};  // omega
 80005f8:	4a11      	ldr	r2, [pc, #68]	@ (8000640 <Create_Custom_Characters+0x94>)
 80005fa:	f107 0310 	add.w	r3, r7, #16
 80005fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000602:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc7[8] = {0x0E, 0x10, 0x17, 0x12, 0x12, 0x12, 0x10, 0x0E};  // CT
 8000606:	4a0f      	ldr	r2, [pc, #60]	@ (8000644 <Create_Custom_Characters+0x98>)
 8000608:	f107 0308 	add.w	r3, r7, #8
 800060c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000610:	e883 0003 	stmia.w	r3, {r0, r1}
	char cc8[8] = {0x04, 0x04, 0x1F, 0x04, 0x04, 0x00, 0x1F, 0x00};  // +-
 8000614:	4a0c      	ldr	r2, [pc, #48]	@ (8000648 <Create_Custom_Characters+0x9c>)
 8000616:	463b      	mov	r3, r7
 8000618:	e892 0003 	ldmia.w	r2, {r0, r1}
 800061c:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8000620:	bf00      	nop
 8000622:	3744      	adds	r7, #68	@ 0x44
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	08008264 	.word	0x08008264
 8000630:	0800826c 	.word	0x0800826c
 8000634:	08008274 	.word	0x08008274
 8000638:	0800827c 	.word	0x0800827c
 800063c:	08008284 	.word	0x08008284
 8000640:	0800828c 	.word	0x0800828c
 8000644:	08008294 	.word	0x08008294
 8000648:	0800829c 	.word	0x0800829c

0800064c <LCD_WriteNibble>:
 */
#include "lcd_driver.h"


static void LCD_WriteNibble(uint8_t nibble)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	// Set D4-D7 according to the nibble value
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x01));
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f003 0301 	and.w	r3, r3, #1
 800065c:	b2db      	uxtb	r3, r3
 800065e:	461a      	mov	r2, r3
 8000660:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000668:	f003 f9fa 	bl	8003a60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x02) >> 1);
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	105b      	asrs	r3, r3, #1
 8000670:	b2db      	uxtb	r3, r3
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	b2db      	uxtb	r3, r3
 8000678:	461a      	mov	r2, r3
 800067a:	2120      	movs	r1, #32
 800067c:	4815      	ldr	r0, [pc, #84]	@ (80006d4 <LCD_WriteNibble+0x88>)
 800067e:	f003 f9ef 	bl	8003a60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x04) >> 2);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	109b      	asrs	r3, r3, #2
 8000686:	b2db      	uxtb	r3, r3
 8000688:	f003 0301 	and.w	r3, r3, #1
 800068c:	b2db      	uxtb	r3, r3
 800068e:	461a      	mov	r2, r3
 8000690:	2140      	movs	r1, #64	@ 0x40
 8000692:	4810      	ldr	r0, [pc, #64]	@ (80006d4 <LCD_WriteNibble+0x88>)
 8000694:	f003 f9e4 	bl	8003a60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x08) >> 3);
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	10db      	asrs	r3, r3, #3
 800069c:	b2db      	uxtb	r3, r3
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	461a      	mov	r2, r3
 80006a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006aa:	480a      	ldr	r0, [pc, #40]	@ (80006d4 <LCD_WriteNibble+0x88>)
 80006ac:	f003 f9d8 	bl	8003a60 <HAL_GPIO_WritePin>
	// Toggle EN pin to latch the nibble
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2102      	movs	r1, #2
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <LCD_WriteNibble+0x8c>)
 80006b6:	f003 f9d3 	bl	8003a60 <HAL_GPIO_WritePin>
	//HAL_Delay(1);  // Small delay to ensure the LCD latches the data
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2102      	movs	r1, #2
 80006be:	4806      	ldr	r0, [pc, #24]	@ (80006d8 <LCD_WriteNibble+0x8c>)
 80006c0:	f003 f9ce 	bl	8003a60 <HAL_GPIO_WritePin>
	HAL_Delay(1);  // Small delay to ensure the LCD processes the nibble
 80006c4:	2001      	movs	r0, #1
 80006c6:	f000 fefd 	bl	80014c4 <HAL_Delay>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	48000800 	.word	0x48000800
 80006d8:	48000400 	.word	0x48000400

080006dc <LCD_WriteCommand>:

static void LCD_WriteCommand(uint8_t command)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
	// Set RS to 0 for command mode
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006ec:	480b      	ldr	r0, [pc, #44]	@ (800071c <LCD_WriteCommand+0x40>)
 80006ee:	f003 f9b7 	bl	8003a60 <HAL_GPIO_WritePin>
	// Send the higher nibble
	LCD_WriteNibble(command >> 4);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	091b      	lsrs	r3, r3, #4
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ffa7 	bl	800064c <LCD_WriteNibble>
	// Send the lower nibble
	LCD_WriteNibble(command & 0x0F);
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	f003 030f 	and.w	r3, r3, #15
 8000704:	b2db      	uxtb	r3, r3
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff ffa0 	bl	800064c <LCD_WriteNibble>
	HAL_Delay(1);  // Delay for command execution
 800070c:	2001      	movs	r0, #1
 800070e:	f000 fed9 	bl	80014c4 <HAL_Delay>
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	48000400 	.word	0x48000400

08000720 <LCD_Init>:
{
	while (*str) LCD_WriteData (*str++);
}

void LCD_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000724:	2032      	movs	r0, #50	@ 0x32
 8000726:	f000 fecd 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x3);
 800072a:	2003      	movs	r0, #3
 800072c:	f7ff ffd6 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(5);  // wait for >4.1ms
 8000730:	2005      	movs	r0, #5
 8000732:	f000 fec7 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x3);
 8000736:	2003      	movs	r0, #3
 8000738:	f7ff ffd0 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(1);  // wait for >100us
 800073c:	2001      	movs	r0, #1
 800073e:	f000 fec1 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x3);
 8000742:	2003      	movs	r0, #3
 8000744:	f7ff ffca 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(10);
 8000748:	200a      	movs	r0, #10
 800074a:	f000 febb 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x2);  // 4bit mode
 800074e:	2002      	movs	r0, #2
 8000750:	f7ff ffc4 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(10);
 8000754:	200a      	movs	r0, #10
 8000756:	f000 feb5 	bl	80014c4 <HAL_Delay>
	// display initialisation
	LCD_WriteCommand (0x28); // Function set --> DL=0 (4 bit mode), N = 1(2 line display) F = 0 (5x8 characters)
 800075a:	2028      	movs	r0, #40	@ 0x28
 800075c:	f7ff ffbe 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(1);
 8000760:	2001      	movs	r0, #1
 8000762:	f000 feaf 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x08); //Display on/off control --> D=0,C=0, B=0  --> display off
 8000766:	2008      	movs	r0, #8
 8000768:	f7ff ffb8 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(1);
 800076c:	2001      	movs	r0, #1
 800076e:	f000 fea9 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x01);  // clear display
 8000772:	2001      	movs	r0, #1
 8000774:	f7ff ffb2 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(1);
 8000778:	2001      	movs	r0, #1
 800077a:	f000 fea3 	bl	80014c4 <HAL_Delay>
	HAL_Delay(1);
 800077e:	2001      	movs	r0, #1
 8000780:	f000 fea0 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000784:	2006      	movs	r0, #6
 8000786:	f7ff ffa9 	bl	80006dc <LCD_WriteCommand>
	HAL_Delay(1);
 800078a:	2001      	movs	r0, #1
 800078c:	f000 fe9a 	bl	80014c4 <HAL_Delay>
	LCD_WriteCommand (0x0C); //Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
 8000790:	200c      	movs	r0, #12
 8000792:	f7ff ffa3 	bl	80006dc <LCD_WriteCommand>

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}

0800079a <LCD_Clear>:

void LCD_Clear(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0

 #define LCD_ClearDisplay 0x01
 LCD_WriteCommand(LCD_ClearDisplay);
 800079e:	2001      	movs	r0, #1
 80007a0:	f7ff ff9c 	bl	80006dc <LCD_WriteCommand>
 HAL_Delay(100);
 80007a4:	2064      	movs	r0, #100	@ 0x64
 80007a6:	f000 fe8d 	bl	80014c4 <HAL_Delay>

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b6:	f000 fe09 	bl	80013cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ba:	f000 f855 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007be:	f000 fa33 	bl	8000c28 <MX_GPIO_Init>
  MX_DMA_Init();
 80007c2:	f000 f9f7 	bl	8000bb4 <MX_DMA_Init>
  MX_ADC1_Init();
 80007c6:	f000 f8a1 	bl	800090c <MX_ADC1_Init>
  MX_I2C2_Init();
 80007ca:	f000 f935 	bl	8000a38 <MX_I2C2_Init>
  MX_TIM2_Init();
 80007ce:	f000 f973 	bl	8000ab8 <MX_TIM2_Init>
  MX_UART5_Init();
 80007d2:	f000 f9bf 	bl	8000b54 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 80007d6:	f7ff ffa3 	bl	8000720 <LCD_Init>
  LCD_Clear();
 80007da:	f7ff ffde 	bl	800079a <LCD_Clear>
  Create_Custom_Characters();
 80007de:	f7ff fee5 	bl	80005ac <Create_Custom_Characters>

  // UART //


  // ADC //
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80007e2:	217f      	movs	r1, #127	@ 0x7f
 80007e4:	4818      	ldr	r0, [pc, #96]	@ (8000848 <main+0x98>)
 80007e6:	f002 fab9 	bl	8002d5c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, adcBuffer, 3);
 80007ea:	2203      	movs	r2, #3
 80007ec:	4917      	ldr	r1, [pc, #92]	@ (800084c <main+0x9c>)
 80007ee:	4816      	ldr	r0, [pc, #88]	@ (8000848 <main+0x98>)
 80007f0:	f001 f9f8 	bl	8001be4 <HAL_ADC_Start_DMA>
			   joystickX, joystickY, speedPotValue);
	  HAL_UART_Transmit_DMA(&huart5, bluetoothTxBuffer, strlen((char*)bluetoothTxBuffer));
	  HAL_Delay(100);
	  */

	  joystickX = adcBuffer[0];
 80007f4:	4b15      	ldr	r3, [pc, #84]	@ (800084c <main+0x9c>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <main+0xa0>)
 80007fa:	6013      	str	r3, [r2, #0]
	  joystickY = adcBuffer[1];
 80007fc:	4b13      	ldr	r3, [pc, #76]	@ (800084c <main+0x9c>)
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	4a14      	ldr	r2, [pc, #80]	@ (8000854 <main+0xa4>)
 8000802:	6013      	str	r3, [r2, #0]
	  speedPotValue = adcBuffer[2];
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <main+0x9c>)
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	4a13      	ldr	r2, [pc, #76]	@ (8000858 <main+0xa8>)
 800080a:	6013      	str	r3, [r2, #0]

	  snprintf((char*)bluetoothTxBuffer, BUFFER_SIZE, "%lu, %lu, %lu\r\n",
 800080c:	4b10      	ldr	r3, [pc, #64]	@ (8000850 <main+0xa0>)
 800080e:	6819      	ldr	r1, [r3, #0]
 8000810:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <main+0xa4>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a10      	ldr	r2, [pc, #64]	@ (8000858 <main+0xa8>)
 8000816:	6812      	ldr	r2, [r2, #0]
 8000818:	9201      	str	r2, [sp, #4]
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	460b      	mov	r3, r1
 800081e:	4a0f      	ldr	r2, [pc, #60]	@ (800085c <main+0xac>)
 8000820:	212c      	movs	r1, #44	@ 0x2c
 8000822:	480f      	ldr	r0, [pc, #60]	@ (8000860 <main+0xb0>)
 8000824:	f007 f85e 	bl	80078e4 <sniprintf>
			   joystickX, joystickY, speedPotValue);

	  HAL_UART_Transmit_DMA(&huart5, bluetoothTxBuffer, strlen((char*)bluetoothTxBuffer));
 8000828:	480d      	ldr	r0, [pc, #52]	@ (8000860 <main+0xb0>)
 800082a:	f7ff fcd1 	bl	80001d0 <strlen>
 800082e:	4603      	mov	r3, r0
 8000830:	b29b      	uxth	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	490a      	ldr	r1, [pc, #40]	@ (8000860 <main+0xb0>)
 8000836:	480b      	ldr	r0, [pc, #44]	@ (8000864 <main+0xb4>)
 8000838:	f005 feca 	bl	80065d0 <HAL_UART_Transmit_DMA>
	  HAL_Delay(100);
 800083c:	2064      	movs	r0, #100	@ 0x64
 800083e:	f000 fe41 	bl	80014c4 <HAL_Delay>
  {
 8000842:	bf00      	nop
 8000844:	e7d6      	b.n	80007f4 <main+0x44>
 8000846:	bf00      	nop
 8000848:	20000078 	.word	0x20000078
 800084c:	20000314 	.word	0x20000314
 8000850:	20000308 	.word	0x20000308
 8000854:	2000030c 	.word	0x2000030c
 8000858:	20000310 	.word	0x20000310
 800085c:	080082a4 	.word	0x080082a4
 8000860:	200002dc 	.word	0x200002dc
 8000864:	200001c4 	.word	0x200001c4

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b096      	sub	sp, #88	@ 0x58
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	2244      	movs	r2, #68	@ 0x44
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f007 f86a 	bl	8007950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087c:	463b      	mov	r3, r7
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800088a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800088e:	f004 f857 	bl	8004940 <HAL_PWREx_ControlVoltageScaling>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000898:	f000 fa58 	bl	8000d4c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800089c:	2302      	movs	r3, #2
 800089e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a6:	2310      	movs	r3, #16
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008aa:	2302      	movs	r3, #2
 80008ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ae:	2302      	movs	r3, #2
 80008b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008b2:	2301      	movs	r3, #1
 80008b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008b6:	230a      	movs	r3, #10
 80008b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008ba:	2307      	movs	r3, #7
 80008bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008be:	2302      	movs	r3, #2
 80008c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4618      	mov	r0, r3
 80008cc:	f004 f88e 	bl	80049ec <HAL_RCC_OscConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008d6:	f000 fa39 	bl	8000d4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008da:	230f      	movs	r3, #15
 80008dc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008de:	2303      	movs	r3, #3
 80008e0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ee:	463b      	mov	r3, r7
 80008f0:	2104      	movs	r1, #4
 80008f2:	4618      	mov	r0, r3
 80008f4:	f004 fc56 	bl	80051a4 <HAL_RCC_ClockConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008fe:	f000 fa25 	bl	8000d4c <Error_Handler>
  }
}
 8000902:	bf00      	nop
 8000904:	3758      	adds	r7, #88	@ 0x58
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	@ 0x28
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
 800092c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800092e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000930:	4a3d      	ldr	r2, [pc, #244]	@ (8000a28 <MX_ADC1_Init+0x11c>)
 8000932:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000934:	4b3b      	ldr	r3, [pc, #236]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000936:	2200      	movs	r2, #0
 8000938:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800093a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a24 <MX_ADC1_Init+0x118>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000940:	4b38      	ldr	r3, [pc, #224]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000946:	4b37      	ldr	r3, [pc, #220]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000948:	2201      	movs	r2, #1
 800094a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800094c:	4b35      	ldr	r3, [pc, #212]	@ (8000a24 <MX_ADC1_Init+0x118>)
 800094e:	2204      	movs	r2, #4
 8000950:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000952:	4b34      	ldr	r3, [pc, #208]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000954:	2200      	movs	r2, #0
 8000956:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000958:	4b32      	ldr	r3, [pc, #200]	@ (8000a24 <MX_ADC1_Init+0x118>)
 800095a:	2201      	movs	r2, #1
 800095c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800095e:	4b31      	ldr	r3, [pc, #196]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000960:	2203      	movs	r2, #3
 8000962:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000964:	4b2f      	ldr	r3, [pc, #188]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000966:	2200      	movs	r2, #0
 8000968:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800096c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a24 <MX_ADC1_Init+0x118>)
 800096e:	2200      	movs	r2, #0
 8000970:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000972:	4b2c      	ldr	r3, [pc, #176]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000974:	2200      	movs	r2, #0
 8000976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000978:	4b2a      	ldr	r3, [pc, #168]	@ (8000a24 <MX_ADC1_Init+0x118>)
 800097a:	2201      	movs	r2, #1
 800097c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000980:	4b28      	ldr	r3, [pc, #160]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000982:	2200      	movs	r2, #0
 8000984:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000986:	4b27      	ldr	r3, [pc, #156]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000988:	2200      	movs	r2, #0
 800098a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800098e:	4825      	ldr	r0, [pc, #148]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000990:	f000 ffd8 	bl	8001944 <HAL_ADC_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800099a:	f000 f9d7 	bl	8000d4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	481e      	ldr	r0, [pc, #120]	@ (8000a24 <MX_ADC1_Init+0x118>)
 80009aa:	f002 fa69 	bl	8002e80 <HAL_ADCEx_MultiModeConfigChannel>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80009b4:	f000 f9ca 	bl	8000d4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009b8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <MX_ADC1_Init+0x120>)
 80009ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009bc:	2306      	movs	r3, #6
 80009be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80009c0:	2305      	movs	r3, #5
 80009c2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009c4:	237f      	movs	r3, #127	@ 0x7f
 80009c6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009c8:	2304      	movs	r3, #4
 80009ca:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	4619      	mov	r1, r3
 80009d4:	4813      	ldr	r0, [pc, #76]	@ (8000a24 <MX_ADC1_Init+0x118>)
 80009d6:	f001 fc03 	bl	80021e0 <HAL_ADC_ConfigChannel>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80009e0:	f000 f9b4 	bl	8000d4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009e4:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <MX_ADC1_Init+0x124>)
 80009e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009e8:	230c      	movs	r3, #12
 80009ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	4619      	mov	r1, r3
 80009f0:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <MX_ADC1_Init+0x118>)
 80009f2:	f001 fbf5 	bl	80021e0 <HAL_ADC_ConfigChannel>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80009fc:	f000 f9a6 	bl	8000d4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <MX_ADC1_Init+0x128>)
 8000a02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a04:	2312      	movs	r3, #18
 8000a06:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_ADC1_Init+0x118>)
 8000a0e:	f001 fbe7 	bl	80021e0 <HAL_ADC_ConfigChannel>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8000a18:	f000 f998 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	3728      	adds	r7, #40	@ 0x28
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000078 	.word	0x20000078
 8000a28:	50040000 	.word	0x50040000
 8000a2c:	04300002 	.word	0x04300002
 8000a30:	08600004 	.word	0x08600004
 8000a34:	14f00020 	.word	0x14f00020

08000a38 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <MX_I2C2_Init+0x78>)
 8000a40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a44:	4a1b      	ldr	r2, [pc, #108]	@ (8000ab4 <MX_I2C2_Init+0x7c>)
 8000a46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a4e:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a54:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a60:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a66:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a72:	480e      	ldr	r0, [pc, #56]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a74:	f003 f80c 	bl	8003a90 <HAL_I2C_Init>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a7e:	f000 f965 	bl	8000d4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a82:	2100      	movs	r1, #0
 8000a84:	4809      	ldr	r0, [pc, #36]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a86:	f003 feb6 	bl	80047f6 <HAL_I2CEx_ConfigAnalogFilter>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a90:	f000 f95c 	bl	8000d4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a94:	2100      	movs	r1, #0
 8000a96:	4805      	ldr	r0, [pc, #20]	@ (8000aac <MX_I2C2_Init+0x74>)
 8000a98:	f003 fef8 	bl	800488c <HAL_I2CEx_ConfigDigitalFilter>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000aa2:	f000 f953 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000124 	.word	0x20000124
 8000ab0:	40005800 	.word	0x40005800
 8000ab4:	10d19ce4 	.word	0x10d19ce4

08000ab8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000ad8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000adc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000aea:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000aec:	f04f 32ff 	mov.w	r2, #4294967295
 8000af0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af2:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af8:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000afe:	4814      	ldr	r0, [pc, #80]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000b00:	f005 fa30 	bl	8005f64 <HAL_TIM_Base_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b0a:	f000 f91f 	bl	8000d4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000b1c:	f005 fa79 	bl	8006012 <HAL_TIM_ConfigClockSource>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b26:	f000 f911 	bl	8000d4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	4619      	mov	r1, r3
 8000b36:	4806      	ldr	r0, [pc, #24]	@ (8000b50 <MX_TIM2_Init+0x98>)
 8000b38:	f005 fc74 	bl	8006424 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b42:	f000 f903 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	3720      	adds	r7, #32
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000178 	.word	0x20000178

08000b54 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000b58:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b5a:	4a15      	ldr	r2, [pc, #84]	@ (8000bb0 <MX_UART5_Init+0x5c>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000b5e:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b64:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b90:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000b96:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_UART5_Init+0x58>)
 8000b98:	f005 fccc 	bl	8006534 <HAL_UART_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8000ba2:	f000 f8d3 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	200001c4 	.word	0x200001c4
 8000bb0:	40005000 	.word	0x40005000

08000bb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bba:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bbe:	4a19      	ldr	r2, [pc, #100]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bc6:	4b17      	ldr	r3, [pc, #92]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bd2:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bd6:	4a13      	ldr	r2, [pc, #76]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000bd8:	f043 0302 	orr.w	r3, r3, #2
 8000bdc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bde:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <MX_DMA_Init+0x70>)
 8000be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	200b      	movs	r0, #11
 8000bf0:	f002 fad1 	bl	8003196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bf4:	200b      	movs	r0, #11
 8000bf6:	f002 faea 	bl	80031ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2038      	movs	r0, #56	@ 0x38
 8000c00:	f002 fac9 	bl	8003196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000c04:	2038      	movs	r0, #56	@ 0x38
 8000c06:	f002 fae2 	bl	80031ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2039      	movs	r0, #57	@ 0x39
 8000c10:	f002 fac1 	bl	8003196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000c14:	2039      	movs	r0, #57	@ 0x39
 8000c16:	f002 fada 	bl	80031ce <HAL_NVIC_EnableIRQ>

}
 8000c1a:	bf00      	nop
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40021000 	.word	0x40021000

08000c28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08a      	sub	sp, #40	@ 0x28
 8000c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3e:	4b40      	ldr	r3, [pc, #256]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4a3f      	ldr	r2, [pc, #252]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c44:	f043 0304 	orr.w	r3, r3, #4
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0304 	and.w	r3, r3, #4
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	4a39      	ldr	r2, [pc, #228]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c62:	4b37      	ldr	r3, [pc, #220]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6e:	4b34      	ldr	r3, [pc, #208]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c72:	4a33      	ldr	r2, [pc, #204]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7a:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	f003 0302 	and.w	r3, r3, #2
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c86:	4b2e      	ldr	r3, [pc, #184]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c8c:	f043 0308 	orr.w	r3, r3, #8
 8000c90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c92:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <MX_GPIO_Init+0x118>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Manual_Mode_LED_Pin|SD_Mode_LED_Pin|LCD_D3_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 51c6 	mov.w	r1, #6336	@ 0x18c0
 8000ca4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca8:	f002 feda 	bl	8003a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8000cb2:	4824      	ldr	r0, [pc, #144]	@ (8000d44 <MX_GPIO_Init+0x11c>)
 8000cb4:	f002 fed4 	bl	8003a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f649 3146 	movw	r1, #39750	@ 0x9b46
 8000cbe:	4822      	ldr	r0, [pc, #136]	@ (8000d48 <MX_GPIO_Init+0x120>)
 8000cc0:	f002 fece 	bl	8003a60 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|SD_Button_Pin|Bluetooth_State_Pin|Bluetooth_Enable_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Manual_Mode_LED_Pin SD_Mode_LED_Pin LCD_D3_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_LED_Pin|SD_Mode_LED_Pin|LCD_D3_Pin|LCD_D4_Pin;
 8000cc4:	f44f 53c6 	mov.w	r3, #6336	@ 0x18c0
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce0:	f002 fd14 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 8000ce4:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 8000ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cea:	2301      	movs	r3, #1
 8000cec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4811      	ldr	r0, [pc, #68]	@ (8000d44 <MX_GPIO_Init+0x11c>)
 8000cfe:	f002 fd05 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_EN_Pin LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin
                           LCD_RS_Pin SD_Button_Pin Bluetooth_State_Pin Bluetooth_Enable_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin
 8000d02:	f649 3346 	movw	r3, #39750	@ 0x9b46
 8000d06:	617b      	str	r3, [r7, #20]
                          |LCD_RS_Pin|SD_Button_Pin|Bluetooth_State_Pin|Bluetooth_Enable_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4619      	mov	r1, r3
 8000d1a:	480b      	ldr	r0, [pc, #44]	@ (8000d48 <MX_GPIO_Init+0x120>)
 8000d1c:	f002 fcf6 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : Manual_Mode_Button_Pin */
  GPIO_InitStruct.Pin = Manual_Mode_Button_Pin;
 8000d20:	2380      	movs	r3, #128	@ 0x80
 8000d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Manual_Mode_Button_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	4619      	mov	r1, r3
 8000d32:	4804      	ldr	r0, [pc, #16]	@ (8000d44 <MX_GPIO_Init+0x11c>)
 8000d34:	f002 fcea 	bl	800370c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d38:	bf00      	nop
 8000d3a:	3728      	adds	r7, #40	@ 0x28
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40021000 	.word	0x40021000
 8000d44:	48000800 	.word	0x48000800
 8000d48:	48000400 	.word	0x48000400

08000d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d50:	b672      	cpsid	i
}
 8000d52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <Error_Handler+0x8>

08000d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d62:	4a0e      	ldr	r2, [pc, #56]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d7a:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d82:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000

08000da0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b0ac      	sub	sp, #176	@ 0xb0
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	2288      	movs	r2, #136	@ 0x88
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f006 fdc5 	bl	8007950 <memset>
  if(hadc->Instance==ADC1)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a4f      	ldr	r2, [pc, #316]	@ (8000f08 <HAL_ADC_MspInit+0x168>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	f040 8096 	bne.w	8000efe <HAL_ADC_MspInit+0x15e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000dd6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000dd8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ddc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000de4:	2301      	movs	r3, #1
 8000de6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000de8:	2308      	movs	r3, #8
 8000dea:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000dec:	2307      	movs	r3, #7
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000df0:	2302      	movs	r3, #2
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000df4:	2302      	movs	r3, #2
 8000df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000df8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4618      	mov	r0, r3
 8000e04:	f004 fbf2 	bl	80055ec <HAL_RCCEx_PeriphCLKConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000e0e:	f7ff ff9d 	bl	8000d4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e12:	4b3e      	ldr	r3, [pc, #248]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e16:	4a3d      	ldr	r2, [pc, #244]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1e:	4b3b      	ldr	r3, [pc, #236]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	4b38      	ldr	r3, [pc, #224]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	4a37      	ldr	r2, [pc, #220]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e30:	f043 0304 	orr.w	r3, r3, #4
 8000e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e36:	4b35      	ldr	r3, [pc, #212]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	4b32      	ldr	r3, [pc, #200]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e46:	4a31      	ldr	r2, [pc, #196]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f0c <HAL_ADC_MspInit+0x16c>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = JS_X_Pin|JS_Y_Pin;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e60:	230b      	movs	r3, #11
 8000e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e70:	4619      	mov	r1, r3
 8000e72:	4827      	ldr	r0, [pc, #156]	@ (8000f10 <HAL_ADC_MspInit+0x170>)
 8000e74:	f002 fc4a 	bl	800370c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot_Val_Pin;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e7e:	230b      	movs	r3, #11
 8000e80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Pot_Val_GPIO_Port, &GPIO_InitStruct);
 8000e8a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e94:	f002 fc3a 	bl	800370c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e98:	4b1e      	ldr	r3, [pc, #120]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000e9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f18 <HAL_ADC_MspInit+0x178>)
 8000e9c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000eb0:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000eb2:	2280      	movs	r2, #128	@ 0x80
 8000eb4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eb6:	4b17      	ldr	r3, [pc, #92]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000eb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ebc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ec0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ec4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ec8:	2220      	movs	r2, #32
 8000eca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ed2:	4810      	ldr	r0, [pc, #64]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ed4:	f002 f996 	bl	8003204 <HAL_DMA_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_ADC_MspInit+0x142>
    {
      Error_Handler();
 8000ede:	f7ff ff35 	bl	8000d4c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000ee6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ee8:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <HAL_ADC_MspInit+0x174>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2012      	movs	r0, #18
 8000ef4:	f002 f94f 	bl	8003196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000ef8:	2012      	movs	r0, #18
 8000efa:	f002 f968 	bl	80031ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000efe:	bf00      	nop
 8000f00:	37b0      	adds	r7, #176	@ 0xb0
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	50040000 	.word	0x50040000
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	48000800 	.word	0x48000800
 8000f14:	200000dc 	.word	0x200000dc
 8000f18:	40020008 	.word	0x40020008

08000f1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b0ac      	sub	sp, #176	@ 0xb0
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	2288      	movs	r2, #136	@ 0x88
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fd07 	bl	8007950 <memset>
  if(hi2c->Instance==I2C2)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a29      	ldr	r2, [pc, #164]	@ (8000fec <HAL_I2C_MspInit+0xd0>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d14b      	bne.n	8000fe4 <HAL_I2C_MspInit+0xc8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000f4c:	2380      	movs	r3, #128	@ 0x80
 8000f4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f50:	2300      	movs	r3, #0
 8000f52:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f004 fb47 	bl	80055ec <HAL_RCCEx_PeriphCLKConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f64:	f7ff fef2 	bl	8000d4c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	4b21      	ldr	r3, [pc, #132]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6c:	4a20      	ldr	r2, [pc, #128]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000f6e:	f043 0302 	orr.w	r3, r3, #2
 8000f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000f80:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f88:	2312      	movs	r3, #18
 8000f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f94:	2303      	movs	r3, #3
 8000f96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4813      	ldr	r0, [pc, #76]	@ (8000ff4 <HAL_I2C_MspInit+0xd8>)
 8000fa8:	f002 fbb0 	bl	800370c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000fac:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000fb2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff0 <HAL_I2C_MspInit+0xd4>)
 8000fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	2021      	movs	r0, #33	@ 0x21
 8000fca:	f002 f8e4 	bl	8003196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000fce:	2021      	movs	r0, #33	@ 0x21
 8000fd0:	f002 f8fd 	bl	80031ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2022      	movs	r0, #34	@ 0x22
 8000fda:	f002 f8dc 	bl	8003196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000fde:	2022      	movs	r0, #34	@ 0x22
 8000fe0:	f002 f8f5 	bl	80031ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000fe4:	bf00      	nop
 8000fe6:	37b0      	adds	r7, #176	@ 0xb0
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40005800 	.word	0x40005800
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48000400 	.word	0x48000400

08000ff8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001008:	d10b      	bne.n	8001022 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <HAL_TIM_Base_MspInit+0x38>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100e:	4a08      	ldr	r2, [pc, #32]	@ (8001030 <HAL_TIM_Base_MspInit+0x38>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6593      	str	r3, [r2, #88]	@ 0x58
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <HAL_TIM_Base_MspInit+0x38>)
 8001018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001022:	bf00      	nop
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	40021000 	.word	0x40021000

08001034 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b0ac      	sub	sp, #176	@ 0xb0
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2288      	movs	r2, #136	@ 0x88
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f006 fc7b 	bl	8007950 <memset>
  if(huart->Instance==UART5)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a5f      	ldr	r2, [pc, #380]	@ (80011dc <HAL_UART_MspInit+0x1a8>)
 8001060:	4293      	cmp	r3, r2
 8001062:	f040 80b7 	bne.w	80011d4 <HAL_UART_MspInit+0x1a0>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001066:	2310      	movs	r3, #16
 8001068:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800106a:	2300      	movs	r3, #0
 800106c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4618      	mov	r0, r3
 8001074:	f004 faba 	bl	80055ec <HAL_RCCEx_PeriphCLKConfig>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800107e:	f7ff fe65 	bl	8000d4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001082:	4b57      	ldr	r3, [pc, #348]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001086:	4a56      	ldr	r2, [pc, #344]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 8001088:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800108c:	6593      	str	r3, [r2, #88]	@ 0x58
 800108e:	4b54      	ldr	r3, [pc, #336]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 8001090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800109a:	4b51      	ldr	r3, [pc, #324]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109e:	4a50      	ldr	r2, [pc, #320]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010a6:	4b4e      	ldr	r3, [pc, #312]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b2:	4b4b      	ldr	r3, [pc, #300]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b6:	4a4a      	ldr	r2, [pc, #296]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 80010b8:	f043 0308 	orr.w	r3, r3, #8
 80010bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010be:	4b48      	ldr	r3, [pc, #288]	@ (80011e0 <HAL_UART_MspInit+0x1ac>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin;
 80010ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80010e4:	2308      	movs	r3, #8
 80010e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(Bluetooth_TX_GPIO_Port, &GPIO_InitStruct);
 80010ea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010ee:	4619      	mov	r1, r3
 80010f0:	483c      	ldr	r0, [pc, #240]	@ (80011e4 <HAL_UART_MspInit+0x1b0>)
 80010f2:	f002 fb0b 	bl	800370c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Bluetooth_RX_Pin;
 80010f6:	2304      	movs	r3, #4
 80010f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001108:	2303      	movs	r3, #3
 800110a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800110e:	2308      	movs	r3, #8
 8001110:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(Bluetooth_RX_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001118:	4619      	mov	r1, r3
 800111a:	4833      	ldr	r0, [pc, #204]	@ (80011e8 <HAL_UART_MspInit+0x1b4>)
 800111c:	f002 faf6 	bl	800370c <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA2_Channel1;
 8001120:	4b32      	ldr	r3, [pc, #200]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001122:	4a33      	ldr	r2, [pc, #204]	@ (80011f0 <HAL_UART_MspInit+0x1bc>)
 8001124:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 8001126:	4b31      	ldr	r3, [pc, #196]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001128:	2202      	movs	r2, #2
 800112a:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 800112e:	2210      	movs	r2, #16
 8001130:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001132:	4b2e      	ldr	r3, [pc, #184]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001138:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800113e:	4b2b      	ldr	r3, [pc, #172]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001144:	4b29      	ldr	r3, [pc, #164]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 800114a:	4b28      	ldr	r3, [pc, #160]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 800114c:	2200      	movs	r2, #0
 800114e:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001150:	4b26      	ldr	r3, [pc, #152]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001152:	2200      	movs	r2, #0
 8001154:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8001156:	4825      	ldr	r0, [pc, #148]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 8001158:	f002 f854 	bl	8003204 <HAL_DMA_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8001162:	f7ff fdf3 	bl	8000d4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a20      	ldr	r2, [pc, #128]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 800116a:	671a      	str	r2, [r3, #112]	@ 0x70
 800116c:	4a1f      	ldr	r2, [pc, #124]	@ (80011ec <HAL_UART_MspInit+0x1b8>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8001172:	4b20      	ldr	r3, [pc, #128]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 8001174:	4a20      	ldr	r2, [pc, #128]	@ (80011f8 <HAL_UART_MspInit+0x1c4>)
 8001176:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 8001178:	4b1e      	ldr	r3, [pc, #120]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 800117a:	2202      	movs	r2, #2
 800117c:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800117e:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001184:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800118a:	4b1a      	ldr	r3, [pc, #104]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 800118c:	2280      	movs	r2, #128	@ 0x80
 800118e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001190:	4b18      	ldr	r3, [pc, #96]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001196:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800119c:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011a2:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80011a8:	4812      	ldr	r0, [pc, #72]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 80011aa:	f002 f82b 	bl	8003204 <HAL_DMA_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_UART_MspInit+0x184>
    {
      Error_Handler();
 80011b4:	f7ff fdca 	bl	8000d4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 80011bc:	675a      	str	r2, [r3, #116]	@ 0x74
 80011be:	4a0d      	ldr	r2, [pc, #52]	@ (80011f4 <HAL_UART_MspInit+0x1c0>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	2035      	movs	r0, #53	@ 0x35
 80011ca:	f001 ffe4 	bl	8003196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80011ce:	2035      	movs	r0, #53	@ 0x35
 80011d0:	f001 fffd 	bl	80031ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 80011d4:	bf00      	nop
 80011d6:	37b0      	adds	r7, #176	@ 0xb0
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40005000 	.word	0x40005000
 80011e0:	40021000 	.word	0x40021000
 80011e4:	48000800 	.word	0x48000800
 80011e8:	48000c00 	.word	0x48000c00
 80011ec:	2000024c 	.word	0x2000024c
 80011f0:	40020408 	.word	0x40020408
 80011f4:	20000294 	.word	0x20000294
 80011f8:	4002041c 	.word	0x4002041c

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <NMI_Handler+0x4>

08001204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <MemManage_Handler+0x4>

08001214 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <BusFault_Handler+0x4>

0800121c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <UsageFault_Handler+0x4>

08001224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001252:	f000 f917 	bl	8001484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <DMA1_Channel1_IRQHandler+0x10>)
 8001262:	f002 f966 	bl	8003532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200000dc 	.word	0x200000dc

08001270 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <ADC1_2_IRQHandler+0x10>)
 8001276:	f000 fd71 	bl	8001d5c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000078 	.word	0x20000078

08001284 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001288:	4802      	ldr	r0, [pc, #8]	@ (8001294 <I2C2_EV_IRQHandler+0x10>)
 800128a:	f002 fc9c 	bl	8003bc6 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000124 	.word	0x20000124

08001298 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <I2C2_ER_IRQHandler+0x10>)
 800129e:	f002 fcac 	bl	8003bfa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000124 	.word	0x20000124

080012ac <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <UART5_IRQHandler+0x10>)
 80012b2:	f005 fa09 	bl	80066c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200001c4 	.word	0x200001c4

080012c0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <DMA2_Channel1_IRQHandler+0x10>)
 80012c6:	f002 f934 	bl	8003532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	2000024c 	.word	0x2000024c

080012d4 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <DMA2_Channel2_IRQHandler+0x10>)
 80012da:	f002 f92a 	bl	8003532 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000294 	.word	0x20000294

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	@ (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f006 fb22 	bl	8007960 <__errno>
 800131c:	4603      	mov	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	@ (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	4a05      	ldr	r2, [pc, #20]	@ (800134c <_sbrk+0x64>)
 8001338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20018000 	.word	0x20018000
 8001348:	00000400 	.word	0x00000400
 800134c:	20000320 	.word	0x20000320
 8001350:	20000470 	.word	0x20000470

08001354 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <SystemInit+0x20>)
 800135a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800135e:	4a05      	ldr	r2, [pc, #20]	@ (8001374 <SystemInit+0x20>)
 8001360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001378:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800137c:	f7ff ffea 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001380:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001382:	490d      	ldr	r1, [pc, #52]	@ (80013b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001384:	4a0d      	ldr	r2, [pc, #52]	@ (80013bc <LoopForever+0xe>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001388:	e002      	b.n	8001390 <LoopCopyDataInit>

0800138a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800138c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138e:	3304      	adds	r3, #4

08001390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001394:	d3f9      	bcc.n	800138a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001396:	4a0a      	ldr	r2, [pc, #40]	@ (80013c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001398:	4c0a      	ldr	r4, [pc, #40]	@ (80013c4 <LoopForever+0x16>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800139c:	e001      	b.n	80013a2 <LoopFillZerobss>

0800139e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a0:	3204      	adds	r2, #4

080013a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a4:	d3fb      	bcc.n	800139e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013a6:	f006 fae1 	bl	800796c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013aa:	f7ff fa01 	bl	80007b0 <main>

080013ae <LoopForever>:

LoopForever:
    b LoopForever
 80013ae:	e7fe      	b.n	80013ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80013bc:	08008340 	.word	0x08008340
  ldr r2, =_sbss
 80013c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80013c4:	20000470 	.word	0x20000470

080013c8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013c8:	e7fe      	b.n	80013c8 <ADC3_IRQHandler>
	...

080013cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <HAL_Init+0x3c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a0b      	ldr	r2, [pc, #44]	@ (8001408 <HAL_Init+0x3c>)
 80013dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013e0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e2:	2003      	movs	r0, #3
 80013e4:	f001 fecc 	bl	8003180 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013e8:	2000      	movs	r0, #0
 80013ea:	f000 f80f 	bl	800140c <HAL_InitTick>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d002      	beq.n	80013fa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	e001      	b.n	80013fe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013fa:	f7ff fcad 	bl	8000d58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013fe:	79fb      	ldrb	r3, [r7, #7]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40022000 	.word	0x40022000

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <HAL_InitTick+0x6c>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d023      	beq.n	8001468 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001420:	4b16      	ldr	r3, [pc, #88]	@ (800147c <HAL_InitTick+0x70>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <HAL_InitTick+0x6c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4619      	mov	r1, r3
 800142a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001432:	fbb2 f3f3 	udiv	r3, r2, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f001 fed7 	bl	80031ea <HAL_SYSTICK_Config>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10f      	bne.n	8001462 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d809      	bhi.n	800145c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f001 fea1 	bl	8003196 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001454:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <HAL_InitTick+0x74>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	e007      	b.n	800146c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	e004      	b.n	800146c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e001      	b.n	800146c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800146c:	7bfb      	ldrb	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000008 	.word	0x20000008
 800147c:	20000000 	.word	0x20000000
 8001480:	20000004 	.word	0x20000004

08001484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001488:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <HAL_IncTick+0x20>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	461a      	mov	r2, r3
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_IncTick+0x24>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4413      	add	r3, r2
 8001494:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <HAL_IncTick+0x24>)
 8001496:	6013      	str	r3, [r2, #0]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000008 	.word	0x20000008
 80014a8:	20000324 	.word	0x20000324

080014ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return uwTick;
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <HAL_GetTick+0x14>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20000324 	.word	0x20000324

080014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014cc:	f7ff ffee 	bl	80014ac <HAL_GetTick>
 80014d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014dc:	d005      	beq.n	80014ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <HAL_Delay+0x44>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4413      	add	r3, r2
 80014e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ea:	bf00      	nop
 80014ec:	f7ff ffde 	bl	80014ac <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d8f7      	bhi.n	80014ec <HAL_Delay+0x28>
  {
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000008 	.word	0x20000008

0800150c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	609a      	str	r2, [r3, #8]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
 800153a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	609a      	str	r2, [r3, #8]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001574:	b480      	push	{r7}
 8001576:	b087      	sub	sp, #28
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3360      	adds	r3, #96	@ 0x60
 8001586:	461a      	mov	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	4413      	add	r3, r2
 800158e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <LL_ADC_SetOffset+0x44>)
 8001596:	4013      	ands	r3, r2
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	430a      	orrs	r2, r1
 80015a2:	4313      	orrs	r3, r2
 80015a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80015ac:	bf00      	nop
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	03fff000 	.word	0x03fff000

080015bc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3360      	adds	r3, #96	@ 0x60
 80015ca:	461a      	mov	r2, r3
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3360      	adds	r3, #96	@ 0x60
 80015f8:	461a      	mov	r2, r3
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	431a      	orrs	r2, r3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001612:	bf00      	nop
 8001614:	371c      	adds	r7, #28
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	3330      	adds	r3, #48	@ 0x30
 8001654:	461a      	mov	r2, r3
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	0a1b      	lsrs	r3, r3, #8
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	f003 030c 	and.w	r3, r3, #12
 8001660:	4413      	add	r3, r2
 8001662:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	f003 031f 	and.w	r3, r3, #31
 800166e:	211f      	movs	r1, #31
 8001670:	fa01 f303 	lsl.w	r3, r1, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	401a      	ands	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0e9b      	lsrs	r3, r3, #26
 800167c:	f003 011f 	and.w	r1, r3, #31
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	f003 031f 	and.w	r3, r3, #31
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	431a      	orrs	r2, r3
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001690:	bf00      	nop
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d101      	bne.n	80016b4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b087      	sub	sp, #28
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	3314      	adds	r3, #20
 80016d2:	461a      	mov	r2, r3
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	0e5b      	lsrs	r3, r3, #25
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	4413      	add	r3, r2
 80016e0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	0d1b      	lsrs	r3, r3, #20
 80016ea:	f003 031f 	and.w	r3, r3, #31
 80016ee:	2107      	movs	r1, #7
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	401a      	ands	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	0d1b      	lsrs	r3, r3, #20
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	431a      	orrs	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800170c:	bf00      	nop
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001730:	43db      	mvns	r3, r3
 8001732:	401a      	ands	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f003 0318 	and.w	r3, r3, #24
 800173a:	4908      	ldr	r1, [pc, #32]	@ (800175c <LL_ADC_SetChannelSingleDiff+0x44>)
 800173c:	40d9      	lsrs	r1, r3
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	400b      	ands	r3, r1
 8001742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001746:	431a      	orrs	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	0007ffff 	.word	0x0007ffff

08001760 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 031f 	and.w	r3, r3, #31
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80017a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6093      	str	r3, [r2, #8]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017d0:	d101      	bne.n	80017d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80017f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001820:	d101      	bne.n	8001826 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001844:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001848:	f043 0201 	orr.w	r2, r3, #1
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800186c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001870:	f043 0202 	orr.w	r2, r3, #2
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <LL_ADC_IsEnabled+0x18>
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <LL_ADC_IsEnabled+0x1a>
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d101      	bne.n	80018c2 <LL_ADC_IsDisableOngoing+0x18>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <LL_ADC_IsDisableOngoing+0x1a>
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018e4:	f043 0204 	orr.w	r2, r3, #4
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d101      	bne.n	8001910 <LL_ADC_REG_IsConversionOngoing+0x18>
 800190c:	2301      	movs	r3, #1
 800190e:	e000      	b.n	8001912 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b08      	cmp	r3, #8
 8001930:	d101      	bne.n	8001936 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001932:	2301      	movs	r3, #1
 8001934:	e000      	b.n	8001938 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b089      	sub	sp, #36	@ 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e130      	b.n	8001bc0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001968:	2b00      	cmp	r3, #0
 800196a:	d109      	bne.n	8001980 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fa17 	bl	8000da0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff19 	bl	80017bc <LL_ADC_IsDeepPowerDownEnabled>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d004      	beq.n	800199a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff feff 	bl	8001798 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ff34 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d115      	bne.n	80019d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff18 	bl	80017e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019b4:	4b84      	ldr	r3, [pc, #528]	@ (8001bc8 <HAL_ADC_Init+0x284>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	099b      	lsrs	r3, r3, #6
 80019ba:	4a84      	ldr	r2, [pc, #528]	@ (8001bcc <HAL_ADC_Init+0x288>)
 80019bc:	fba2 2303 	umull	r2, r3, r2, r3
 80019c0:	099b      	lsrs	r3, r3, #6
 80019c2:	3301      	adds	r3, #1
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019c8:	e002      	b.n	80019d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f9      	bne.n	80019ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff ff16 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10d      	bne.n	8001a02 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019ea:	f043 0210 	orr.w	r2, r3, #16
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	f043 0201 	orr.w	r2, r3, #1
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff ff76 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001a0c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 80c9 	bne.w	8001bae <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f040 80c5 	bne.w	8001bae <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a28:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a2c:	f043 0202 	orr.w	r2, r3, #2
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff23 	bl	8001884 <LL_ADC_IsEnabled>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d115      	bne.n	8001a70 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a44:	4862      	ldr	r0, [pc, #392]	@ (8001bd0 <HAL_ADC_Init+0x28c>)
 8001a46:	f7ff ff1d 	bl	8001884 <LL_ADC_IsEnabled>
 8001a4a:	4604      	mov	r4, r0
 8001a4c:	4861      	ldr	r0, [pc, #388]	@ (8001bd4 <HAL_ADC_Init+0x290>)
 8001a4e:	f7ff ff19 	bl	8001884 <LL_ADC_IsEnabled>
 8001a52:	4603      	mov	r3, r0
 8001a54:	431c      	orrs	r4, r3
 8001a56:	4860      	ldr	r0, [pc, #384]	@ (8001bd8 <HAL_ADC_Init+0x294>)
 8001a58:	f7ff ff14 	bl	8001884 <LL_ADC_IsEnabled>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4323      	orrs	r3, r4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d105      	bne.n	8001a70 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	485c      	ldr	r0, [pc, #368]	@ (8001bdc <HAL_ADC_Init+0x298>)
 8001a6c:	f7ff fd4e 	bl	800150c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7e5b      	ldrb	r3, [r3, #25]
 8001a74:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a7a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001a80:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a86:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a8e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d106      	bne.n	8001aac <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	045b      	lsls	r3, r3, #17
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d009      	beq.n	8001ac8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	4b44      	ldr	r3, [pc, #272]	@ (8001be0 <HAL_ADC_Init+0x29c>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	69b9      	ldr	r1, [r7, #24]
 8001ad8:	430b      	orrs	r3, r1
 8001ada:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff1c 	bl	800191e <LL_ADC_INJ_IsConversionOngoing>
 8001ae6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d13d      	bne.n	8001b6a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d13a      	bne.n	8001b6a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001af8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b00:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b10:	f023 0302 	bic.w	r3, r3, #2
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	6812      	ldr	r2, [r2, #0]
 8001b18:	69b9      	ldr	r1, [r7, #24]
 8001b1a:	430b      	orrs	r3, r1
 8001b1c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d118      	bne.n	8001b5a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001b32:	f023 0304 	bic.w	r3, r3, #4
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b3e:	4311      	orrs	r1, r2
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b44:	4311      	orrs	r1, r2
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0201 	orr.w	r2, r2, #1
 8001b56:	611a      	str	r2, [r3, #16]
 8001b58:	e007      	b.n	8001b6a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	691a      	ldr	r2, [r3, #16]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f022 0201 	bic.w	r2, r2, #1
 8001b68:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d10c      	bne.n	8001b8c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b78:	f023 010f 	bic.w	r1, r3, #15
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	1e5a      	subs	r2, r3, #1
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b8a:	e007      	b.n	8001b9c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 020f 	bic.w	r2, r2, #15
 8001b9a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	f023 0303 	bic.w	r3, r3, #3
 8001ba4:	f043 0201 	orr.w	r2, r3, #1
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	655a      	str	r2, [r3, #84]	@ 0x54
 8001bac:	e007      	b.n	8001bbe <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb2:	f043 0210 	orr.w	r2, r3, #16
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3724      	adds	r7, #36	@ 0x24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	053e2d63 	.word	0x053e2d63
 8001bd0:	50040000 	.word	0x50040000
 8001bd4:	50040100 	.word	0x50040100
 8001bd8:	50040200 	.word	0x50040200
 8001bdc:	50040300 	.word	0x50040300
 8001be0:	fff0c007 	.word	0xfff0c007

08001be4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bf0:	4853      	ldr	r0, [pc, #332]	@ (8001d40 <HAL_ADC_Start_DMA+0x15c>)
 8001bf2:	f7ff fdb5 	bl	8001760 <LL_ADC_GetMultimode>
 8001bf6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fe7b 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 8093 	bne.w	8001d30 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_ADC_Start_DMA+0x34>
 8001c14:	2302      	movs	r3, #2
 8001c16:	e08e      	b.n	8001d36 <HAL_ADC_Start_DMA+0x152>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a47      	ldr	r2, [pc, #284]	@ (8001d44 <HAL_ADC_Start_DMA+0x160>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d008      	beq.n	8001c3c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d005      	beq.n	8001c3c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	2b05      	cmp	r3, #5
 8001c34:	d002      	beq.n	8001c3c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	2b09      	cmp	r3, #9
 8001c3a:	d172      	bne.n	8001d22 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f000 fec1 	bl	80029c4 <ADC_Enable>
 8001c42:	4603      	mov	r3, r0
 8001c44:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001c46:	7dfb      	ldrb	r3, [r7, #23]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d165      	bne.n	8001d18 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c54:	f023 0301 	bic.w	r3, r3, #1
 8001c58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a38      	ldr	r2, [pc, #224]	@ (8001d48 <HAL_ADC_Start_DMA+0x164>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d002      	beq.n	8001c70 <HAL_ADC_Start_DMA+0x8c>
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	e000      	b.n	8001c72 <HAL_ADC_Start_DMA+0x8e>
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <HAL_ADC_Start_DMA+0x168>)
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d002      	beq.n	8001c80 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d105      	bne.n	8001c8c <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d006      	beq.n	8001ca6 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9c:	f023 0206 	bic.w	r2, r3, #6
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ca4:	e002      	b.n	8001cac <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	4a27      	ldr	r2, [pc, #156]	@ (8001d50 <HAL_ADC_Start_DMA+0x16c>)
 8001cb2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb8:	4a26      	ldr	r2, [pc, #152]	@ (8001d54 <HAL_ADC_Start_DMA+0x170>)
 8001cba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc0:	4a25      	ldr	r2, [pc, #148]	@ (8001d58 <HAL_ADC_Start_DMA+0x174>)
 8001cc2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	221c      	movs	r2, #28
 8001cca:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 0210 	orr.w	r2, r2, #16
 8001ce2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 0201 	orr.w	r2, r2, #1
 8001cf2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	3340      	adds	r3, #64	@ 0x40
 8001cfe:	4619      	mov	r1, r3
 8001d00:	68ba      	ldr	r2, [r7, #8]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f001 fb36 	bl	8003374 <HAL_DMA_Start_IT>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fddd 	bl	80018d0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001d16:	e00d      	b.n	8001d34 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8001d20:	e008      	b.n	8001d34 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001d2e:	e001      	b.n	8001d34 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d30:	2302      	movs	r3, #2
 8001d32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	50040300 	.word	0x50040300
 8001d44:	50040200 	.word	0x50040200
 8001d48:	50040100 	.word	0x50040100
 8001d4c:	50040000 	.word	0x50040000
 8001d50:	08002b8f 	.word	0x08002b8f
 8001d54:	08002c67 	.word	0x08002c67
 8001d58:	08002c83 	.word	0x08002c83

08001d5c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d64:	2300      	movs	r3, #0
 8001d66:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d78:	4882      	ldr	r0, [pc, #520]	@ (8001f84 <HAL_ADC_IRQHandler+0x228>)
 8001d7a:	f7ff fcf1 	bl	8001760 <LL_ADC_GetMultimode>
 8001d7e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d017      	beq.n	8001dba <HAL_ADC_IRQHandler+0x5e>
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d012      	beq.n	8001dba <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d98:	f003 0310 	and.w	r3, r3, #16
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d105      	bne.n	8001dac <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f001 f85d 	bl	8002e6c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2202      	movs	r2, #2
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d004      	beq.n	8001dce <HAL_ADC_IRQHandler+0x72>
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	f003 0304 	and.w	r3, r3, #4
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d10a      	bne.n	8001de4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 8083 	beq.w	8001ee0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	f003 0308 	and.w	r3, r3, #8
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d07d      	beq.n	8001ee0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff fc0c 	bl	800161e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d062      	beq.n	8001ed2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a5d      	ldr	r2, [pc, #372]	@ (8001f88 <HAL_ADC_IRQHandler+0x22c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d002      	beq.n	8001e1c <HAL_ADC_IRQHandler+0xc0>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	e000      	b.n	8001e1e <HAL_ADC_IRQHandler+0xc2>
 8001e1c:	4b5b      	ldr	r3, [pc, #364]	@ (8001f8c <HAL_ADC_IRQHandler+0x230>)
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	6812      	ldr	r2, [r2, #0]
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d008      	beq.n	8001e38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	2b05      	cmp	r3, #5
 8001e30:	d002      	beq.n	8001e38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2b09      	cmp	r3, #9
 8001e36:	d104      	bne.n	8001e42 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	623b      	str	r3, [r7, #32]
 8001e40:	e00c      	b.n	8001e5c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a50      	ldr	r2, [pc, #320]	@ (8001f88 <HAL_ADC_IRQHandler+0x22c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d002      	beq.n	8001e52 <HAL_ADC_IRQHandler+0xf6>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	e000      	b.n	8001e54 <HAL_ADC_IRQHandler+0xf8>
 8001e52:	4b4e      	ldr	r3, [pc, #312]	@ (8001f8c <HAL_ADC_IRQHandler+0x230>)
 8001e54:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d135      	bne.n	8001ed2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0308 	and.w	r3, r3, #8
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d12e      	bne.n	8001ed2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fd3d 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d11a      	bne.n	8001eba <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 020c 	bic.w	r2, r2, #12
 8001e92:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d112      	bne.n	8001ed2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8001eb8:	e00b      	b.n	8001ed2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ebe:	f043 0210 	orr.w	r2, r3, #16
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eca:	f043 0201 	orr.w	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f95c 	bl	8002190 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	220c      	movs	r2, #12
 8001ede:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d004      	beq.n	8001ef4 <HAL_ADC_IRQHandler+0x198>
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	f003 0320 	and.w	r3, r3, #32
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10b      	bne.n	8001f0c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f000 809f 	beq.w	800203e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 8099 	beq.w	800203e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f10:	f003 0310 	and.w	r3, r3, #16
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d105      	bne.n	8001f24 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fbb7 	bl	800169c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f2e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fb72 	bl	800161e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f3a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a11      	ldr	r2, [pc, #68]	@ (8001f88 <HAL_ADC_IRQHandler+0x22c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d002      	beq.n	8001f4c <HAL_ADC_IRQHandler+0x1f0>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	e000      	b.n	8001f4e <HAL_ADC_IRQHandler+0x1f2>
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f8c <HAL_ADC_IRQHandler+0x230>)
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6812      	ldr	r2, [r2, #0]
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d008      	beq.n	8001f68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d002      	beq.n	8001f68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	2b07      	cmp	r3, #7
 8001f66:	d104      	bne.n	8001f72 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	623b      	str	r3, [r7, #32]
 8001f70:	e013      	b.n	8001f9a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a04      	ldr	r2, [pc, #16]	@ (8001f88 <HAL_ADC_IRQHandler+0x22c>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d009      	beq.n	8001f90 <HAL_ADC_IRQHandler+0x234>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	e007      	b.n	8001f92 <HAL_ADC_IRQHandler+0x236>
 8001f82:	bf00      	nop
 8001f84:	50040300 	.word	0x50040300
 8001f88:	50040100 	.word	0x50040100
 8001f8c:	50040000 	.word	0x50040000
 8001f90:	4b7d      	ldr	r3, [pc, #500]	@ (8002188 <HAL_ADC_IRQHandler+0x42c>)
 8001f92:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d047      	beq.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <HAL_ADC_IRQHandler+0x25e>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d03f      	beq.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
 8001fb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d13a      	bne.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fc4:	2b40      	cmp	r3, #64	@ 0x40
 8001fc6:	d133      	bne.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d12e      	bne.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fca1 	bl	800191e <LL_ADC_INJ_IsConversionOngoing>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d11a      	bne.n	8002018 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001ff0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002006:	2b00      	cmp	r3, #0
 8002008:	d112      	bne.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200e:	f043 0201 	orr.w	r2, r3, #1
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	655a      	str	r2, [r3, #84]	@ 0x54
 8002016:	e00b      	b.n	8002030 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800201c:	f043 0210 	orr.w	r2, r3, #16
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002028:	f043 0201 	orr.w	r2, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 fef3 	bl	8002e1c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2260      	movs	r2, #96	@ 0x60
 800203c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002044:	2b00      	cmp	r3, #0
 8002046:	d011      	beq.n	800206c <HAL_ADC_IRQHandler+0x310>
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00c      	beq.n	800206c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002056:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f8aa 	bl	80021b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2280      	movs	r2, #128	@ 0x80
 800206a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002072:	2b00      	cmp	r3, #0
 8002074:	d012      	beq.n	800209c <HAL_ADC_IRQHandler+0x340>
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00d      	beq.n	800209c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002084:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 fed9 	bl	8002e44 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800209a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d012      	beq.n	80020cc <HAL_ADC_IRQHandler+0x370>
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00d      	beq.n	80020cc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 fecb 	bl	8002e58 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	f003 0310 	and.w	r3, r3, #16
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d036      	beq.n	8002144 <HAL_ADC_IRQHandler+0x3e8>
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	f003 0310 	and.w	r3, r3, #16
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d031      	beq.n	8002144 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d102      	bne.n	80020ee <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80020e8:	2301      	movs	r3, #1
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ec:	e014      	b.n	8002118 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d008      	beq.n	8002106 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80020f4:	4825      	ldr	r0, [pc, #148]	@ (800218c <HAL_ADC_IRQHandler+0x430>)
 80020f6:	f7ff fb41 	bl	800177c <LL_ADC_GetMultiDMATransfer>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00b      	beq.n	8002118 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002100:	2301      	movs	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
 8002104:	e008      	b.n	8002118 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002114:	2301      	movs	r3, #1
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211a:	2b01      	cmp	r3, #1
 800211c:	d10e      	bne.n	800213c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002122:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212e:	f043 0202 	orr.w	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f848 	bl	80021cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2210      	movs	r2, #16
 8002142:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214a:	2b00      	cmp	r3, #0
 800214c:	d018      	beq.n	8002180 <HAL_ADC_IRQHandler+0x424>
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002154:	2b00      	cmp	r3, #0
 8002156:	d013      	beq.n	8002180 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800215c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	f043 0208 	orr.w	r2, r3, #8
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002178:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 fe58 	bl	8002e30 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002180:	bf00      	nop
 8002182:	3728      	adds	r7, #40	@ 0x28
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	50040000 	.word	0x50040000
 800218c:	50040300 	.word	0x50040300

08002190 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b0b6      	sub	sp, #216	@ 0xd8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d101      	bne.n	8002202 <HAL_ADC_ConfigChannel+0x22>
 80021fe:	2302      	movs	r3, #2
 8002200:	e3c9      	b.n	8002996 <HAL_ADC_ConfigChannel+0x7b6>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fb72 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	f040 83aa 	bne.w	8002970 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b05      	cmp	r3, #5
 800222a:	d824      	bhi.n	8002276 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	3b02      	subs	r3, #2
 8002232:	2b03      	cmp	r3, #3
 8002234:	d81b      	bhi.n	800226e <HAL_ADC_ConfigChannel+0x8e>
 8002236:	a201      	add	r2, pc, #4	@ (adr r2, 800223c <HAL_ADC_ConfigChannel+0x5c>)
 8002238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223c:	0800224d 	.word	0x0800224d
 8002240:	08002255 	.word	0x08002255
 8002244:	0800225d 	.word	0x0800225d
 8002248:	08002265 	.word	0x08002265
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800224c:	230c      	movs	r3, #12
 800224e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002252:	e010      	b.n	8002276 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002254:	2312      	movs	r3, #18
 8002256:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800225a:	e00c      	b.n	8002276 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800225c:	2318      	movs	r3, #24
 800225e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002262:	e008      	b.n	8002276 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002264:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002268:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800226c:	e003      	b.n	8002276 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800226e:	2306      	movs	r3, #6
 8002270:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002274:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6818      	ldr	r0, [r3, #0]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	461a      	mov	r2, r3
 8002280:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002284:	f7ff f9de 	bl	8001644 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fb33 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8002292:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fb3f 	bl	800191e <LL_ADC_INJ_IsConversionOngoing>
 80022a0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f040 81a4 	bne.w	80025f6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f040 819f 	bne.w	80025f6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6818      	ldr	r0, [r3, #0]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	6819      	ldr	r1, [r3, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	461a      	mov	r2, r3
 80022c6:	f7ff f9fc 	bl	80016c2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	08db      	lsrs	r3, r3, #3
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	2b04      	cmp	r3, #4
 80022ea:	d00a      	beq.n	8002302 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6818      	ldr	r0, [r3, #0]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	6919      	ldr	r1, [r3, #16]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022fc:	f7ff f93a 	bl	8001574 <LL_ADC_SetOffset>
 8002300:	e179      	b.n	80025f6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff f957 	bl	80015bc <LL_ADC_GetOffsetChannel>
 800230e:	4603      	mov	r3, r0
 8002310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10a      	bne.n	800232e <HAL_ADC_ConfigChannel+0x14e>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff f94c 	bl	80015bc <LL_ADC_GetOffsetChannel>
 8002324:	4603      	mov	r3, r0
 8002326:	0e9b      	lsrs	r3, r3, #26
 8002328:	f003 021f 	and.w	r2, r3, #31
 800232c:	e01e      	b.n	800236c <HAL_ADC_ConfigChannel+0x18c>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2100      	movs	r1, #0
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff f941 	bl	80015bc <LL_ADC_GetOffsetChannel>
 800233a:	4603      	mov	r3, r0
 800233c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800234c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002354:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800235c:	2320      	movs	r3, #32
 800235e:	e004      	b.n	800236a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002360:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002364:	fab3 f383 	clz	r3, r3
 8002368:	b2db      	uxtb	r3, r3
 800236a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002374:	2b00      	cmp	r3, #0
 8002376:	d105      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x1a4>
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	0e9b      	lsrs	r3, r3, #26
 800237e:	f003 031f 	and.w	r3, r3, #31
 8002382:	e018      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x1d6>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002390:	fa93 f3a3 	rbit	r3, r3
 8002394:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002398:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800239c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80023a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80023a8:	2320      	movs	r3, #32
 80023aa:	e004      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80023ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d106      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff f910 	bl	80015e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2101      	movs	r1, #1
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff f8f4 	bl	80015bc <LL_ADC_GetOffsetChannel>
 80023d4:	4603      	mov	r3, r0
 80023d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10a      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x214>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2101      	movs	r1, #1
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff f8e9 	bl	80015bc <LL_ADC_GetOffsetChannel>
 80023ea:	4603      	mov	r3, r0
 80023ec:	0e9b      	lsrs	r3, r3, #26
 80023ee:	f003 021f 	and.w	r2, r3, #31
 80023f2:	e01e      	b.n	8002432 <HAL_ADC_ConfigChannel+0x252>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2101      	movs	r1, #1
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff f8de 	bl	80015bc <LL_ADC_GetOffsetChannel>
 8002400:	4603      	mov	r3, r0
 8002402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800240a:	fa93 f3a3 	rbit	r3, r3
 800240e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002412:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002416:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800241a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002422:	2320      	movs	r3, #32
 8002424:	e004      	b.n	8002430 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002426:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800242a:	fab3 f383 	clz	r3, r3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800243a:	2b00      	cmp	r3, #0
 800243c:	d105      	bne.n	800244a <HAL_ADC_ConfigChannel+0x26a>
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	0e9b      	lsrs	r3, r3, #26
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	e018      	b.n	800247c <HAL_ADC_ConfigChannel+0x29c>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002456:	fa93 f3a3 	rbit	r3, r3
 800245a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800245e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002462:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002466:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800246e:	2320      	movs	r3, #32
 8002470:	e004      	b.n	800247c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002472:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002476:	fab3 f383 	clz	r3, r3
 800247a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800247c:	429a      	cmp	r2, r3
 800247e:	d106      	bne.n	800248e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2200      	movs	r2, #0
 8002486:	2101      	movs	r1, #1
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff f8ad 	bl	80015e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2102      	movs	r1, #2
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff f891 	bl	80015bc <LL_ADC_GetOffsetChannel>
 800249a:	4603      	mov	r3, r0
 800249c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10a      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x2da>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2102      	movs	r1, #2
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff f886 	bl	80015bc <LL_ADC_GetOffsetChannel>
 80024b0:	4603      	mov	r3, r0
 80024b2:	0e9b      	lsrs	r3, r3, #26
 80024b4:	f003 021f 	and.w	r2, r3, #31
 80024b8:	e01e      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x318>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2102      	movs	r1, #2
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff f87b 	bl	80015bc <LL_ADC_GetOffsetChannel>
 80024c6:	4603      	mov	r3, r0
 80024c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80024d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80024e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80024e8:	2320      	movs	r3, #32
 80024ea:	e004      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80024ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024f0:	fab3 f383 	clz	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002500:	2b00      	cmp	r3, #0
 8002502:	d105      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x330>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	0e9b      	lsrs	r3, r3, #26
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	e014      	b.n	800253a <HAL_ADC_ConfigChannel+0x35a>
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002516:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002518:	fa93 f3a3 	rbit	r3, r3
 800251c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800251e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002520:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002524:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800252c:	2320      	movs	r3, #32
 800252e:	e004      	b.n	800253a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002530:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800253a:	429a      	cmp	r2, r3
 800253c:	d106      	bne.n	800254c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2200      	movs	r2, #0
 8002544:	2102      	movs	r1, #2
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff f84e 	bl	80015e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2103      	movs	r1, #3
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff f832 	bl	80015bc <LL_ADC_GetOffsetChannel>
 8002558:	4603      	mov	r3, r0
 800255a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10a      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x398>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2103      	movs	r1, #3
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff f827 	bl	80015bc <LL_ADC_GetOffsetChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	0e9b      	lsrs	r3, r3, #26
 8002572:	f003 021f 	and.w	r2, r3, #31
 8002576:	e017      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x3c8>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2103      	movs	r1, #3
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff f81c 	bl	80015bc <LL_ADC_GetOffsetChannel>
 8002584:	4603      	mov	r3, r0
 8002586:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800258a:	fa93 f3a3 	rbit	r3, r3
 800258e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002592:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002594:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800259a:	2320      	movs	r3, #32
 800259c:	e003      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800259e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a0:	fab3 f383 	clz	r3, r3
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d105      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x3e0>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	0e9b      	lsrs	r3, r3, #26
 80025ba:	f003 031f 	and.w	r3, r3, #31
 80025be:	e011      	b.n	80025e4 <HAL_ADC_ConfigChannel+0x404>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025c8:	fa93 f3a3 	rbit	r3, r3
 80025cc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80025ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025d0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80025d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80025d8:	2320      	movs	r3, #32
 80025da:	e003      	b.n	80025e4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80025dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025de:	fab3 f383 	clz	r3, r3
 80025e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d106      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2200      	movs	r2, #0
 80025ee:	2103      	movs	r1, #3
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe fff9 	bl	80015e8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff f942 	bl	8001884 <LL_ADC_IsEnabled>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	f040 8140 	bne.w	8002888 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	6819      	ldr	r1, [r3, #0]
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	461a      	mov	r2, r3
 8002616:	f7ff f87f 	bl	8001718 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	4a8f      	ldr	r2, [pc, #572]	@ (800285c <HAL_ADC_ConfigChannel+0x67c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	f040 8131 	bne.w	8002888 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10b      	bne.n	800264e <HAL_ADC_ConfigChannel+0x46e>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	0e9b      	lsrs	r3, r3, #26
 800263c:	3301      	adds	r3, #1
 800263e:	f003 031f 	and.w	r3, r3, #31
 8002642:	2b09      	cmp	r3, #9
 8002644:	bf94      	ite	ls
 8002646:	2301      	movls	r3, #1
 8002648:	2300      	movhi	r3, #0
 800264a:	b2db      	uxtb	r3, r3
 800264c:	e019      	b.n	8002682 <HAL_ADC_ConfigChannel+0x4a2>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002656:	fa93 f3a3 	rbit	r3, r3
 800265a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800265c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800265e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002666:	2320      	movs	r3, #32
 8002668:	e003      	b.n	8002672 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800266a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800266c:	fab3 f383 	clz	r3, r3
 8002670:	b2db      	uxtb	r3, r3
 8002672:	3301      	adds	r3, #1
 8002674:	f003 031f 	and.w	r3, r3, #31
 8002678:	2b09      	cmp	r3, #9
 800267a:	bf94      	ite	ls
 800267c:	2301      	movls	r3, #1
 800267e:	2300      	movhi	r3, #0
 8002680:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002682:	2b00      	cmp	r3, #0
 8002684:	d079      	beq.n	800277a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800268e:	2b00      	cmp	r3, #0
 8002690:	d107      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x4c2>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	0e9b      	lsrs	r3, r3, #26
 8002698:	3301      	adds	r3, #1
 800269a:	069b      	lsls	r3, r3, #26
 800269c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026a0:	e015      	b.n	80026ce <HAL_ADC_ConfigChannel+0x4ee>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026aa:	fa93 f3a3 	rbit	r3, r3
 80026ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80026b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026b2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80026b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80026ba:	2320      	movs	r3, #32
 80026bc:	e003      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80026be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c0:	fab3 f383 	clz	r3, r3
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	3301      	adds	r3, #1
 80026c8:	069b      	lsls	r3, r3, #26
 80026ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d109      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x50e>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	0e9b      	lsrs	r3, r3, #26
 80026e0:	3301      	adds	r3, #1
 80026e2:	f003 031f 	and.w	r3, r3, #31
 80026e6:	2101      	movs	r1, #1
 80026e8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ec:	e017      	b.n	800271e <HAL_ADC_ConfigChannel+0x53e>
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026f6:	fa93 f3a3 	rbit	r3, r3
 80026fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80026fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026fe:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002706:	2320      	movs	r3, #32
 8002708:	e003      	b.n	8002712 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800270a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800270c:	fab3 f383 	clz	r3, r3
 8002710:	b2db      	uxtb	r3, r3
 8002712:	3301      	adds	r3, #1
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	2101      	movs	r1, #1
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	ea42 0103 	orr.w	r1, r2, r3
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10a      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x564>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	0e9b      	lsrs	r3, r3, #26
 8002734:	3301      	adds	r3, #1
 8002736:	f003 021f 	and.w	r2, r3, #31
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	051b      	lsls	r3, r3, #20
 8002742:	e018      	b.n	8002776 <HAL_ADC_ConfigChannel+0x596>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800274c:	fa93 f3a3 	rbit	r3, r3
 8002750:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002754:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800275c:	2320      	movs	r3, #32
 800275e:	e003      	b.n	8002768 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002762:	fab3 f383 	clz	r3, r3
 8002766:	b2db      	uxtb	r3, r3
 8002768:	3301      	adds	r3, #1
 800276a:	f003 021f 	and.w	r2, r3, #31
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002776:	430b      	orrs	r3, r1
 8002778:	e081      	b.n	800287e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002782:	2b00      	cmp	r3, #0
 8002784:	d107      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x5b6>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	0e9b      	lsrs	r3, r3, #26
 800278c:	3301      	adds	r3, #1
 800278e:	069b      	lsls	r3, r3, #26
 8002790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002794:	e015      	b.n	80027c2 <HAL_ADC_ConfigChannel+0x5e2>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800279e:	fa93 f3a3 	rbit	r3, r3
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80027a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80027ae:	2320      	movs	r3, #32
 80027b0:	e003      	b.n	80027ba <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80027b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b4:	fab3 f383 	clz	r3, r3
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	3301      	adds	r3, #1
 80027bc:	069b      	lsls	r3, r3, #26
 80027be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x602>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	0e9b      	lsrs	r3, r3, #26
 80027d4:	3301      	adds	r3, #1
 80027d6:	f003 031f 	and.w	r3, r3, #31
 80027da:	2101      	movs	r1, #1
 80027dc:	fa01 f303 	lsl.w	r3, r1, r3
 80027e0:	e017      	b.n	8002812 <HAL_ADC_ConfigChannel+0x632>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	fa93 f3a3 	rbit	r3, r3
 80027ee:	61bb      	str	r3, [r7, #24]
  return result;
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80027fa:	2320      	movs	r3, #32
 80027fc:	e003      	b.n	8002806 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	fab3 f383 	clz	r3, r3
 8002804:	b2db      	uxtb	r3, r3
 8002806:	3301      	adds	r3, #1
 8002808:	f003 031f 	and.w	r3, r3, #31
 800280c:	2101      	movs	r1, #1
 800280e:	fa01 f303 	lsl.w	r3, r1, r3
 8002812:	ea42 0103 	orr.w	r1, r2, r3
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10d      	bne.n	800283e <HAL_ADC_ConfigChannel+0x65e>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	0e9b      	lsrs	r3, r3, #26
 8002828:	3301      	adds	r3, #1
 800282a:	f003 021f 	and.w	r2, r3, #31
 800282e:	4613      	mov	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	3b1e      	subs	r3, #30
 8002836:	051b      	lsls	r3, r3, #20
 8002838:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800283c:	e01e      	b.n	800287c <HAL_ADC_ConfigChannel+0x69c>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	fa93 f3a3 	rbit	r3, r3
 800284a:	60fb      	str	r3, [r7, #12]
  return result;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d104      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002856:	2320      	movs	r3, #32
 8002858:	e006      	b.n	8002868 <HAL_ADC_ConfigChannel+0x688>
 800285a:	bf00      	nop
 800285c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	fab3 f383 	clz	r3, r3
 8002866:	b2db      	uxtb	r3, r3
 8002868:	3301      	adds	r3, #1
 800286a:	f003 021f 	and.w	r2, r3, #31
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	3b1e      	subs	r3, #30
 8002876:	051b      	lsls	r3, r3, #20
 8002878:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800287c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002882:	4619      	mov	r1, r3
 8002884:	f7fe ff1d 	bl	80016c2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4b44      	ldr	r3, [pc, #272]	@ (80029a0 <HAL_ADC_ConfigChannel+0x7c0>)
 800288e:	4013      	ands	r3, r2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d07a      	beq.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002894:	4843      	ldr	r0, [pc, #268]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002896:	f7fe fe5f 	bl	8001558 <LL_ADC_GetCommonPathInternalCh>
 800289a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a41      	ldr	r2, [pc, #260]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7c8>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d12c      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d126      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a3c      	ldr	r2, [pc, #240]	@ (80029ac <HAL_ADC_ConfigChannel+0x7cc>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d004      	beq.n	80028c8 <HAL_ADC_ConfigChannel+0x6e8>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a3b      	ldr	r2, [pc, #236]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7d0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d15d      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028d0:	4619      	mov	r1, r3
 80028d2:	4834      	ldr	r0, [pc, #208]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7c4>)
 80028d4:	f7fe fe2d 	bl	8001532 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028d8:	4b36      	ldr	r3, [pc, #216]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7d4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	099b      	lsrs	r3, r3, #6
 80028de:	4a36      	ldr	r2, [pc, #216]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7d8>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	099b      	lsrs	r3, r3, #6
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	4613      	mov	r3, r2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4413      	add	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80028f2:	e002      	b.n	80028fa <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	3b01      	subs	r3, #1
 80028f8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1f9      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002900:	e040      	b.n	8002984 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2d      	ldr	r2, [pc, #180]	@ (80029bc <HAL_ADC_ConfigChannel+0x7dc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d118      	bne.n	800293e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800290c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002910:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d112      	bne.n	800293e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a23      	ldr	r2, [pc, #140]	@ (80029ac <HAL_ADC_ConfigChannel+0x7cc>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d004      	beq.n	800292c <HAL_ADC_ConfigChannel+0x74c>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a22      	ldr	r2, [pc, #136]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d12d      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800292c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002930:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002934:	4619      	mov	r1, r3
 8002936:	481b      	ldr	r0, [pc, #108]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002938:	f7fe fdfb 	bl	8001532 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800293c:	e024      	b.n	8002988 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a1f      	ldr	r2, [pc, #124]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d120      	bne.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002948:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800294c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d11a      	bne.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a14      	ldr	r2, [pc, #80]	@ (80029ac <HAL_ADC_ConfigChannel+0x7cc>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d115      	bne.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800295e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002962:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002966:	4619      	mov	r1, r3
 8002968:	480e      	ldr	r0, [pc, #56]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7c4>)
 800296a:	f7fe fde2 	bl	8001532 <LL_ADC_SetCommonPathInternalCh>
 800296e:	e00c      	b.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002974:	f043 0220 	orr.w	r2, r3, #32
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002982:	e002      	b.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002984:	bf00      	nop
 8002986:	e000      	b.n	800298a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002988:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002992:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002996:	4618      	mov	r0, r3
 8002998:	37d8      	adds	r7, #216	@ 0xd8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	80080000 	.word	0x80080000
 80029a4:	50040300 	.word	0x50040300
 80029a8:	c7520000 	.word	0xc7520000
 80029ac:	50040000 	.word	0x50040000
 80029b0:	50040200 	.word	0x50040200
 80029b4:	20000000 	.word	0x20000000
 80029b8:	053e2d63 	.word	0x053e2d63
 80029bc:	cb840000 	.word	0xcb840000
 80029c0:	80000001 	.word	0x80000001

080029c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe ff55 	bl	8001884 <LL_ADC_IsEnabled>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d169      	bne.n	8002ab4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	4b36      	ldr	r3, [pc, #216]	@ (8002ac0 <ADC_Enable+0xfc>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00d      	beq.n	8002a0a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f2:	f043 0210 	orr.w	r2, r3, #16
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fe:	f043 0201 	orr.w	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e055      	b.n	8002ab6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe ff10 	bl	8001834 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a14:	482b      	ldr	r0, [pc, #172]	@ (8002ac4 <ADC_Enable+0x100>)
 8002a16:	f7fe fd9f 	bl	8001558 <LL_ADC_GetCommonPathInternalCh>
 8002a1a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d013      	beq.n	8002a4c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a24:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <ADC_Enable+0x104>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	099b      	lsrs	r3, r3, #6
 8002a2a:	4a28      	ldr	r2, [pc, #160]	@ (8002acc <ADC_Enable+0x108>)
 8002a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a30:	099b      	lsrs	r3, r3, #6
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	4613      	mov	r3, r2
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a3e:	e002      	b.n	8002a46 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1f9      	bne.n	8002a40 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002a4c:	f7fe fd2e 	bl	80014ac <HAL_GetTick>
 8002a50:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a52:	e028      	b.n	8002aa6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe ff13 	bl	8001884 <LL_ADC_IsEnabled>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d104      	bne.n	8002a6e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe fee3 	bl	8001834 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a6e:	f7fe fd1d 	bl	80014ac <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d914      	bls.n	8002aa6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d00d      	beq.n	8002aa6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8e:	f043 0210 	orr.w	r2, r3, #16
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9a:	f043 0201 	orr.w	r2, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e007      	b.n	8002ab6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d1cf      	bne.n	8002a54 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	8000003f 	.word	0x8000003f
 8002ac4:	50040300 	.word	0x50040300
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	053e2d63 	.word	0x053e2d63

08002ad0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fee4 	bl	80018aa <LL_ADC_IsDisableOngoing>
 8002ae2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fe fecb 	bl	8001884 <LL_ADC_IsEnabled>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d047      	beq.n	8002b84 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d144      	bne.n	8002b84 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 030d 	and.w	r3, r3, #13
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d10c      	bne.n	8002b22 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe fea5 	bl	800185c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2203      	movs	r2, #3
 8002b18:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b1a:	f7fe fcc7 	bl	80014ac <HAL_GetTick>
 8002b1e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b20:	e029      	b.n	8002b76 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b26:	f043 0210 	orr.w	r2, r3, #16
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b32:	f043 0201 	orr.w	r2, r3, #1
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e023      	b.n	8002b86 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b3e:	f7fe fcb5 	bl	80014ac <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d914      	bls.n	8002b76 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00d      	beq.n	8002b76 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5e:	f043 0210 	orr.w	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	f043 0201 	orr.w	r2, r3, #1
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e007      	b.n	8002b86 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1dc      	bne.n	8002b3e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b084      	sub	sp, #16
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d14b      	bne.n	8002c40 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d021      	beq.n	8002c06 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fd29 	bl	800161e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d032      	beq.n	8002c38 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d12b      	bne.n	8002c38 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d11f      	bne.n	8002c38 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfc:	f043 0201 	orr.w	r2, r3, #1
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c04:	e018      	b.n	8002c38 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f7ff faa9 	bl	8002190 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c3e:	e00e      	b.n	8002c5e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f7ff fabd 	bl	80021cc <HAL_ADC_ErrorCallback>
}
 8002c52:	e004      	b.n	8002c5e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
}
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f7ff fa95 	bl	80021a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b084      	sub	sp, #16
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c94:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca0:	f043 0204 	orr.w	r2, r3, #4
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f7ff fa8f 	bl	80021cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <LL_ADC_IsEnabled>:
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d101      	bne.n	8002cce <LL_ADC_IsEnabled+0x18>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <LL_ADC_IsEnabled+0x1a>
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <LL_ADC_StartCalibration>:
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002cee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	609a      	str	r2, [r3, #8]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_ADC_IsCalibrationOnGoing>:
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d22:	d101      	bne.n	8002d28 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <LL_ADC_REG_IsConversionOngoing>:
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 0304 	and.w	r3, r3, #4
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d101      	bne.n	8002d4e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_ADCEx_Calibration_Start+0x1c>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e04d      	b.n	8002e14 <HAL_ADCEx_Calibration_Start+0xb8>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff fea5 	bl	8002ad0 <ADC_Disable>
 8002d86:	4603      	mov	r3, r0
 8002d88:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d136      	bne.n	8002dfe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d94:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d98:	f023 0302 	bic.w	r3, r3, #2
 8002d9c:	f043 0202 	orr.w	r2, r3, #2
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6839      	ldr	r1, [r7, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff ff96 	bl	8002cdc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002db0:	e014      	b.n	8002ddc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	3301      	adds	r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002dbe:	d30d      	bcc.n	8002ddc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc4:	f023 0312 	bic.w	r3, r3, #18
 8002dc8:	f043 0210 	orr.w	r2, r3, #16
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e01b      	b.n	8002e14 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff94 	bl	8002d0e <LL_ADC_IsCalibrationOnGoing>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1e2      	bne.n	8002db2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df0:	f023 0303 	bic.w	r3, r3, #3
 8002df4:	f043 0201 	orr.w	r2, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	655a      	str	r2, [r3, #84]	@ 0x54
 8002dfc:	e005      	b.n	8002e0a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e02:	f043 0210 	orr.w	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b09f      	sub	sp, #124	@ 0x7c
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e093      	b.n	8002fc6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002eaa:	2300      	movs	r3, #0
 8002eac:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a47      	ldr	r2, [pc, #284]	@ (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d102      	bne.n	8002ebe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002eb8:	4b46      	ldr	r3, [pc, #280]	@ (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	e001      	b.n	8002ec2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10b      	bne.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ecc:	f043 0220 	orr.w	r2, r3, #32
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e072      	b.n	8002fc6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff ff27 	bl	8002d36 <LL_ADC_REG_IsConversionOngoing>
 8002ee8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff ff21 	bl	8002d36 <LL_ADC_REG_IsConversionOngoing>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d154      	bne.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002efa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d151      	bne.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002f00:	4b35      	ldr	r3, [pc, #212]	@ (8002fd8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002f02:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d02c      	beq.n	8002f66 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f1e:	035b      	lsls	r3, r3, #13
 8002f20:	430b      	orrs	r3, r1
 8002f22:	431a      	orrs	r2, r3
 8002f24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f26:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f28:	4829      	ldr	r0, [pc, #164]	@ (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f2a:	f7ff fec4 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f2e:	4604      	mov	r4, r0
 8002f30:	4828      	ldr	r0, [pc, #160]	@ (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f32:	f7ff fec0 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f36:	4603      	mov	r3, r0
 8002f38:	431c      	orrs	r4, r3
 8002f3a:	4828      	ldr	r0, [pc, #160]	@ (8002fdc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f3c:	f7ff febb 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f40:	4603      	mov	r3, r0
 8002f42:	4323      	orrs	r3, r4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d137      	bne.n	8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f50:	f023 030f 	bic.w	r3, r3, #15
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	6811      	ldr	r1, [r2, #0]
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	6892      	ldr	r2, [r2, #8]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f62:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f64:	e028      	b.n	8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f70:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f72:	4817      	ldr	r0, [pc, #92]	@ (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f74:	f7ff fe9f 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f78:	4604      	mov	r4, r0
 8002f7a:	4816      	ldr	r0, [pc, #88]	@ (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f7c:	f7ff fe9b 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f80:	4603      	mov	r3, r0
 8002f82:	431c      	orrs	r4, r3
 8002f84:	4815      	ldr	r0, [pc, #84]	@ (8002fdc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f86:	f7ff fe96 	bl	8002cb6 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	4323      	orrs	r3, r4
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d112      	bne.n	8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f9a:	f023 030f 	bic.w	r3, r3, #15
 8002f9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002fa0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002fa2:	e009      	b.n	8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa8:	f043 0220 	orr.w	r2, r3, #32
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002fb6:	e000      	b.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fc2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	377c      	adds	r7, #124	@ 0x7c
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd90      	pop	{r4, r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	50040000 	.word	0x50040000
 8002fd4:	50040100 	.word	0x50040100
 8002fd8:	50040300 	.word	0x50040300
 8002fdc:	50040200 	.word	0x50040200

08002fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8003024 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800300c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003012:	4a04      	ldr	r2, [pc, #16]	@ (8003024 <__NVIC_SetPriorityGrouping+0x44>)
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	60d3      	str	r3, [r2, #12]
}
 8003018:	bf00      	nop
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800302c:	4b04      	ldr	r3, [pc, #16]	@ (8003040 <__NVIC_GetPriorityGrouping+0x18>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	0a1b      	lsrs	r3, r3, #8
 8003032:	f003 0307 	and.w	r3, r3, #7
}
 8003036:	4618      	mov	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	2b00      	cmp	r3, #0
 8003054:	db0b      	blt.n	800306e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	f003 021f 	and.w	r2, r3, #31
 800305c:	4907      	ldr	r1, [pc, #28]	@ (800307c <__NVIC_EnableIRQ+0x38>)
 800305e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2001      	movs	r0, #1
 8003066:	fa00 f202 	lsl.w	r2, r0, r2
 800306a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000e100 	.word	0xe000e100

08003080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	6039      	str	r1, [r7, #0]
 800308a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800308c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003090:	2b00      	cmp	r3, #0
 8003092:	db0a      	blt.n	80030aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	490c      	ldr	r1, [pc, #48]	@ (80030cc <__NVIC_SetPriority+0x4c>)
 800309a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309e:	0112      	lsls	r2, r2, #4
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	440b      	add	r3, r1
 80030a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a8:	e00a      	b.n	80030c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	4908      	ldr	r1, [pc, #32]	@ (80030d0 <__NVIC_SetPriority+0x50>)
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	3b04      	subs	r3, #4
 80030b8:	0112      	lsls	r2, r2, #4
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	440b      	add	r3, r1
 80030be:	761a      	strb	r2, [r3, #24]
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	e000e100 	.word	0xe000e100
 80030d0:	e000ed00 	.word	0xe000ed00

080030d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b089      	sub	sp, #36	@ 0x24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	f1c3 0307 	rsb	r3, r3, #7
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	bf28      	it	cs
 80030f2:	2304      	movcs	r3, #4
 80030f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3304      	adds	r3, #4
 80030fa:	2b06      	cmp	r3, #6
 80030fc:	d902      	bls.n	8003104 <NVIC_EncodePriority+0x30>
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	3b03      	subs	r3, #3
 8003102:	e000      	b.n	8003106 <NVIC_EncodePriority+0x32>
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	f04f 32ff 	mov.w	r2, #4294967295
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43da      	mvns	r2, r3
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	401a      	ands	r2, r3
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800311c:	f04f 31ff 	mov.w	r1, #4294967295
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	fa01 f303 	lsl.w	r3, r1, r3
 8003126:	43d9      	mvns	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800312c:	4313      	orrs	r3, r2
         );
}
 800312e:	4618      	mov	r0, r3
 8003130:	3724      	adds	r7, #36	@ 0x24
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3b01      	subs	r3, #1
 8003148:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800314c:	d301      	bcc.n	8003152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800314e:	2301      	movs	r3, #1
 8003150:	e00f      	b.n	8003172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003152:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <SysTick_Config+0x40>)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3b01      	subs	r3, #1
 8003158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800315a:	210f      	movs	r1, #15
 800315c:	f04f 30ff 	mov.w	r0, #4294967295
 8003160:	f7ff ff8e 	bl	8003080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003164:	4b05      	ldr	r3, [pc, #20]	@ (800317c <SysTick_Config+0x40>)
 8003166:	2200      	movs	r2, #0
 8003168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800316a:	4b04      	ldr	r3, [pc, #16]	@ (800317c <SysTick_Config+0x40>)
 800316c:	2207      	movs	r2, #7
 800316e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	e000e010 	.word	0xe000e010

08003180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f7ff ff29 	bl	8002fe0 <__NVIC_SetPriorityGrouping>
}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b086      	sub	sp, #24
 800319a:	af00      	add	r7, sp, #0
 800319c:	4603      	mov	r3, r0
 800319e:	60b9      	str	r1, [r7, #8]
 80031a0:	607a      	str	r2, [r7, #4]
 80031a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031a4:	2300      	movs	r3, #0
 80031a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031a8:	f7ff ff3e 	bl	8003028 <__NVIC_GetPriorityGrouping>
 80031ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	6978      	ldr	r0, [r7, #20]
 80031b4:	f7ff ff8e 	bl	80030d4 <NVIC_EncodePriority>
 80031b8:	4602      	mov	r2, r0
 80031ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031be:	4611      	mov	r1, r2
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff ff5d 	bl	8003080 <__NVIC_SetPriority>
}
 80031c6:	bf00      	nop
 80031c8:	3718      	adds	r7, #24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	4603      	mov	r3, r0
 80031d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff ff31 	bl	8003044 <__NVIC_EnableIRQ>
}
 80031e2:	bf00      	nop
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b082      	sub	sp, #8
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7ff ffa2 	bl	800313c <SysTick_Config>
 80031f8:	4603      	mov	r3, r0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e098      	b.n	8003348 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	4b4d      	ldr	r3, [pc, #308]	@ (8003354 <HAL_DMA_Init+0x150>)
 800321e:	429a      	cmp	r2, r3
 8003220:	d80f      	bhi.n	8003242 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	4b4b      	ldr	r3, [pc, #300]	@ (8003358 <HAL_DMA_Init+0x154>)
 800322a:	4413      	add	r3, r2
 800322c:	4a4b      	ldr	r2, [pc, #300]	@ (800335c <HAL_DMA_Init+0x158>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	091b      	lsrs	r3, r3, #4
 8003234:	009a      	lsls	r2, r3, #2
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a48      	ldr	r2, [pc, #288]	@ (8003360 <HAL_DMA_Init+0x15c>)
 800323e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003240:	e00e      	b.n	8003260 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	4b46      	ldr	r3, [pc, #280]	@ (8003364 <HAL_DMA_Init+0x160>)
 800324a:	4413      	add	r3, r2
 800324c:	4a43      	ldr	r2, [pc, #268]	@ (800335c <HAL_DMA_Init+0x158>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	091b      	lsrs	r3, r3, #4
 8003254:	009a      	lsls	r2, r3, #2
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a42      	ldr	r2, [pc, #264]	@ (8003368 <HAL_DMA_Init+0x164>)
 800325e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2202      	movs	r2, #2
 8003264:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ba:	d039      	beq.n	8003330 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	4a27      	ldr	r2, [pc, #156]	@ (8003360 <HAL_DMA_Init+0x15c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d11a      	bne.n	80032fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80032c6:	4b29      	ldr	r3, [pc, #164]	@ (800336c <HAL_DMA_Init+0x168>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ce:	f003 031c 	and.w	r3, r3, #28
 80032d2:	210f      	movs	r1, #15
 80032d4:	fa01 f303 	lsl.w	r3, r1, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	4924      	ldr	r1, [pc, #144]	@ (800336c <HAL_DMA_Init+0x168>)
 80032dc:	4013      	ands	r3, r2
 80032de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80032e0:	4b22      	ldr	r3, [pc, #136]	@ (800336c <HAL_DMA_Init+0x168>)
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ec:	f003 031c 	and.w	r3, r3, #28
 80032f0:	fa01 f303 	lsl.w	r3, r1, r3
 80032f4:	491d      	ldr	r1, [pc, #116]	@ (800336c <HAL_DMA_Init+0x168>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	600b      	str	r3, [r1, #0]
 80032fa:	e019      	b.n	8003330 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80032fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <HAL_DMA_Init+0x16c>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003304:	f003 031c 	and.w	r3, r3, #28
 8003308:	210f      	movs	r1, #15
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43db      	mvns	r3, r3
 8003310:	4917      	ldr	r1, [pc, #92]	@ (8003370 <HAL_DMA_Init+0x16c>)
 8003312:	4013      	ands	r3, r2
 8003314:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003316:	4b16      	ldr	r3, [pc, #88]	@ (8003370 <HAL_DMA_Init+0x16c>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6859      	ldr	r1, [r3, #4]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003322:	f003 031c 	and.w	r3, r3, #28
 8003326:	fa01 f303 	lsl.w	r3, r1, r3
 800332a:	4911      	ldr	r1, [pc, #68]	@ (8003370 <HAL_DMA_Init+0x16c>)
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	40020407 	.word	0x40020407
 8003358:	bffdfff8 	.word	0xbffdfff8
 800335c:	cccccccd 	.word	0xcccccccd
 8003360:	40020000 	.word	0x40020000
 8003364:	bffdfbf8 	.word	0xbffdfbf8
 8003368:	40020400 	.word	0x40020400
 800336c:	400200a8 	.word	0x400200a8
 8003370:	400204a8 	.word	0x400204a8

08003374 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
 8003380:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_DMA_Start_IT+0x20>
 8003390:	2302      	movs	r3, #2
 8003392:	e04b      	b.n	800342c <HAL_DMA_Start_IT+0xb8>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d13a      	bne.n	800341e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 f96d 	bl	80036ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 020e 	orr.w	r2, r2, #14
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	e00f      	b.n	800340c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0204 	bic.w	r2, r2, #4
 80033fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 020a 	orr.w	r2, r2, #10
 800340a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	e005      	b.n	800342a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003426:	2302      	movs	r3, #2
 8003428:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800342a:	7dfb      	ldrb	r3, [r7, #23]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d008      	beq.n	800345e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2204      	movs	r2, #4
 8003450:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e022      	b.n	80034a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 020e 	bic.w	r2, r2, #14
 800346c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0201 	bic.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003482:	f003 021c 	and.w	r2, r3, #28
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	2101      	movs	r1, #1
 800348c:	fa01 f202 	lsl.w	r2, r1, r2
 8003490:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d005      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2204      	movs	r2, #4
 80034cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
 80034d2:	e029      	b.n	8003528 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 020e 	bic.w	r2, r2, #14
 80034e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0201 	bic.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f8:	f003 021c 	and.w	r2, r3, #28
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003500:	2101      	movs	r1, #1
 8003502:	fa01 f202 	lsl.w	r2, r1, r2
 8003506:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	4798      	blx	r3
    }
  }
  return status;
 8003528:	7bfb      	ldrb	r3, [r7, #15]
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	f003 031c 	and.w	r3, r3, #28
 8003552:	2204      	movs	r2, #4
 8003554:	409a      	lsls	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4013      	ands	r3, r2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d026      	beq.n	80035ac <HAL_DMA_IRQHandler+0x7a>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d021      	beq.n	80035ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	2b00      	cmp	r3, #0
 8003574:	d107      	bne.n	8003586 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0204 	bic.w	r2, r2, #4
 8003584:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358a:	f003 021c 	and.w	r2, r3, #28
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	2104      	movs	r1, #4
 8003594:	fa01 f202 	lsl.w	r2, r1, r2
 8003598:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d071      	beq.n	8003686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035aa:	e06c      	b.n	8003686 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b0:	f003 031c 	and.w	r3, r3, #28
 80035b4:	2202      	movs	r2, #2
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d02e      	beq.n	800361e <HAL_DMA_IRQHandler+0xec>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d029      	beq.n	800361e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10b      	bne.n	80035f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 020a 	bic.w	r2, r2, #10
 80035e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f4:	f003 021c 	and.w	r2, r3, #28
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	2102      	movs	r1, #2
 80035fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003602:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d038      	beq.n	8003686 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800361c:	e033      	b.n	8003686 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003622:	f003 031c 	and.w	r3, r3, #28
 8003626:	2208      	movs	r2, #8
 8003628:	409a      	lsls	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4013      	ands	r3, r2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d02a      	beq.n	8003688 <HAL_DMA_IRQHandler+0x156>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f003 0308 	and.w	r3, r3, #8
 8003638:	2b00      	cmp	r3, #0
 800363a:	d025      	beq.n	8003688 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 020e 	bic.w	r2, r2, #14
 800364a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003650:	f003 021c 	and.w	r2, r3, #28
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	2101      	movs	r1, #1
 800365a:	fa01 f202 	lsl.w	r2, r1, r2
 800365e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003686:	bf00      	nop
 8003688:	bf00      	nop
}
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800369e:	b2db      	uxtb	r3, r3
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036be:	f003 021c 	and.w	r2, r3, #28
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	2101      	movs	r1, #1
 80036c8:	fa01 f202 	lsl.w	r2, r1, r2
 80036cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d108      	bne.n	80036f0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036ee:	e007      	b.n	8003700 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68ba      	ldr	r2, [r7, #8]
 80036f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	60da      	str	r2, [r3, #12]
}
 8003700:	bf00      	nop
 8003702:	3714      	adds	r7, #20
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800370c:	b480      	push	{r7}
 800370e:	b087      	sub	sp, #28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800371a:	e17f      	b.n	8003a1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	fa01 f303 	lsl.w	r3, r1, r3
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 8171 	beq.w	8003a16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d005      	beq.n	800374c <HAL_GPIO_Init+0x40>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d130      	bne.n	80037ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4013      	ands	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003782:	2201      	movs	r2, #1
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4013      	ands	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	f003 0201 	and.w	r2, r3, #1
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	d118      	bne.n	80037ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80037c0:	2201      	movs	r2, #1
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	08db      	lsrs	r3, r3, #3
 80037d6:	f003 0201 	and.w	r2, r3, #1
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d017      	beq.n	8003828 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4013      	ands	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	4313      	orrs	r3, r2
 8003820:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d123      	bne.n	800387c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	08da      	lsrs	r2, r3, #3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3208      	adds	r2, #8
 800383c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003840:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	220f      	movs	r2, #15
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	08da      	lsrs	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3208      	adds	r2, #8
 8003876:	6939      	ldr	r1, [r7, #16]
 8003878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2203      	movs	r2, #3
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0203 	and.w	r2, r3, #3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 80ac 	beq.w	8003a16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038be:	4b5f      	ldr	r3, [pc, #380]	@ (8003a3c <HAL_GPIO_Init+0x330>)
 80038c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c2:	4a5e      	ldr	r2, [pc, #376]	@ (8003a3c <HAL_GPIO_Init+0x330>)
 80038c4:	f043 0301 	orr.w	r3, r3, #1
 80038c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80038ca:	4b5c      	ldr	r3, [pc, #368]	@ (8003a3c <HAL_GPIO_Init+0x330>)
 80038cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038d6:	4a5a      	ldr	r2, [pc, #360]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	089b      	lsrs	r3, r3, #2
 80038dc:	3302      	adds	r3, #2
 80038de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	220f      	movs	r2, #15
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003900:	d025      	beq.n	800394e <HAL_GPIO_Init+0x242>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4f      	ldr	r2, [pc, #316]	@ (8003a44 <HAL_GPIO_Init+0x338>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d01f      	beq.n	800394a <HAL_GPIO_Init+0x23e>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4e      	ldr	r2, [pc, #312]	@ (8003a48 <HAL_GPIO_Init+0x33c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d019      	beq.n	8003946 <HAL_GPIO_Init+0x23a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4d      	ldr	r2, [pc, #308]	@ (8003a4c <HAL_GPIO_Init+0x340>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d013      	beq.n	8003942 <HAL_GPIO_Init+0x236>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a50 <HAL_GPIO_Init+0x344>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00d      	beq.n	800393e <HAL_GPIO_Init+0x232>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a4b      	ldr	r2, [pc, #300]	@ (8003a54 <HAL_GPIO_Init+0x348>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <HAL_GPIO_Init+0x22e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a58 <HAL_GPIO_Init+0x34c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d101      	bne.n	8003936 <HAL_GPIO_Init+0x22a>
 8003932:	2306      	movs	r3, #6
 8003934:	e00c      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003936:	2307      	movs	r3, #7
 8003938:	e00a      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800393a:	2305      	movs	r3, #5
 800393c:	e008      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800393e:	2304      	movs	r3, #4
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003942:	2303      	movs	r3, #3
 8003944:	e004      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003946:	2302      	movs	r3, #2
 8003948:	e002      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800394e:	2300      	movs	r3, #0
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	f002 0203 	and.w	r2, r2, #3
 8003956:	0092      	lsls	r2, r2, #2
 8003958:	4093      	lsls	r3, r2
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003960:	4937      	ldr	r1, [pc, #220]	@ (8003a40 <HAL_GPIO_Init+0x334>)
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	089b      	lsrs	r3, r3, #2
 8003966:	3302      	adds	r3, #2
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800396e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003992:	4a32      	ldr	r2, [pc, #200]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003998:	4b30      	ldr	r3, [pc, #192]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4013      	ands	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039bc:	4a27      	ldr	r2, [pc, #156]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039c2:	4b26      	ldr	r3, [pc, #152]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039e6:	4a1d      	ldr	r2, [pc, #116]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039ec:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	43db      	mvns	r3, r3
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	4013      	ands	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a10:	4a12      	ldr	r2, [pc, #72]	@ (8003a5c <HAL_GPIO_Init+0x350>)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa22 f303 	lsr.w	r3, r2, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f47f ae78 	bne.w	800371c <HAL_GPIO_Init+0x10>
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	371c      	adds	r7, #28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40010000 	.word	0x40010000
 8003a44:	48000400 	.word	0x48000400
 8003a48:	48000800 	.word	0x48000800
 8003a4c:	48000c00 	.word	0x48000c00
 8003a50:	48001000 	.word	0x48001000
 8003a54:	48001400 	.word	0x48001400
 8003a58:	48001800 	.word	0x48001800
 8003a5c:	40010400 	.word	0x40010400

08003a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a70:	787b      	ldrb	r3, [r7, #1]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a76:	887a      	ldrh	r2, [r7, #2]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a7c:	e002      	b.n	8003a84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a7e:	887a      	ldrh	r2, [r7, #2]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e08d      	b.n	8003bbe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fd fa30 	bl	8000f1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	@ 0x24
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ae0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003af0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d107      	bne.n	8003b0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b06:	609a      	str	r2, [r3, #8]
 8003b08:	e006      	b.n	8003b18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689a      	ldr	r2, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d108      	bne.n	8003b32 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	e007      	b.n	8003b42 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6812      	ldr	r2, [r2, #0]
 8003b4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691a      	ldr	r2, [r3, #16]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	69d9      	ldr	r1, [r3, #28]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a1a      	ldr	r2, [r3, #32]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b084      	sub	sp, #16
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d005      	beq.n	8003bf2 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	68f9      	ldr	r1, [r7, #12]
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	4798      	blx	r3
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b086      	sub	sp, #24
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	0a1b      	lsrs	r3, r3, #8
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d010      	beq.n	8003c40 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	09db      	lsrs	r3, r3, #7
 8003c22:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2e:	f043 0201 	orr.w	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c3e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	0a9b      	lsrs	r3, r3, #10
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d010      	beq.n	8003c6e <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	09db      	lsrs	r3, r3, #7
 8003c50:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5c:	f043 0208 	orr.w	r2, r3, #8
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c6c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	0a5b      	lsrs	r3, r3, #9
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d010      	beq.n	8003c9c <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	09db      	lsrs	r3, r3, #7
 8003c7e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00a      	beq.n	8003c9c <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	f043 0202 	orr.w	r2, r3, #2
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c9a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f003 030b 	and.w	r3, r3, #11
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003cac:	68f9      	ldr	r1, [r7, #12]
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 fbea 	bl	8004488 <I2C_ITError>
  }
}
 8003cb4:	bf00      	nop
 8003cb6:	3718      	adds	r7, #24
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	460b      	mov	r3, r1
 8003cee:	70fb      	strb	r3, [r7, #3]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d101      	bne.n	8003d60 <I2C_Slave_ISR_IT+0x24>
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	e0ed      	b.n	8003f3c <I2C_Slave_ISR_IT+0x200>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	095b      	lsrs	r3, r3, #5
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00a      	beq.n	8003d8a <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	095b      	lsrs	r3, r3, #5
 8003d78:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d004      	beq.n	8003d8a <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003d80:	6939      	ldr	r1, [r7, #16]
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	f000 f9c0 	bl	8004108 <I2C_ITSlaveCplt>
 8003d88:	e0d3      	b.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	091b      	lsrs	r3, r3, #4
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d04d      	beq.n	8003e32 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d047      	beq.n	8003e32 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d128      	bne.n	8003dfe <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b28      	cmp	r3, #40	@ 0x28
 8003db6:	d108      	bne.n	8003dca <I2C_Slave_ISR_IT+0x8e>
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dbe:	d104      	bne.n	8003dca <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003dc0:	6939      	ldr	r1, [r7, #16]
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fb0a 	bl	80043dc <I2C_ITListenCplt>
 8003dc8:	e032      	b.n	8003e30 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b29      	cmp	r3, #41	@ 0x29
 8003dd4:	d10e      	bne.n	8003df4 <I2C_Slave_ISR_IT+0xb8>
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ddc:	d00a      	beq.n	8003df4 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2210      	movs	r2, #16
 8003de4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f000 fc65 	bl	80046b6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f92d 	bl	800404c <I2C_ITSlaveSeqCplt>
 8003df2:	e01d      	b.n	8003e30 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2210      	movs	r2, #16
 8003dfa:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003dfc:	e096      	b.n	8003f2c <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2210      	movs	r2, #16
 8003e04:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f043 0204 	orr.w	r2, r3, #4
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d004      	beq.n	8003e22 <I2C_Slave_ISR_IT+0xe6>
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e1e:	f040 8085 	bne.w	8003f2c <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	4619      	mov	r1, r3
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fb2d 	bl	8004488 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003e2e:	e07d      	b.n	8003f2c <I2C_Slave_ISR_IT+0x1f0>
 8003e30:	e07c      	b.n	8003f2c <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	089b      	lsrs	r3, r3, #2
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d030      	beq.n	8003ea0 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d02a      	beq.n	8003ea0 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d018      	beq.n	8003e86 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d14f      	bne.n	8003f30 <I2C_Slave_ISR_IT+0x1f4>
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e96:	d04b      	beq.n	8003f30 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f8d7 	bl	800404c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003e9e:	e047      	b.n	8003f30 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	08db      	lsrs	r3, r3, #3
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	08db      	lsrs	r3, r3, #3
 8003eb0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d004      	beq.n	8003ec2 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003eb8:	6939      	ldr	r1, [r7, #16]
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 f842 	bl	8003f44 <I2C_ITAddrCplt>
 8003ec0:	e037      	b.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	085b      	lsrs	r3, r3, #1
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d031      	beq.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	085b      	lsrs	r3, r3, #1
 8003ed2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d02b      	beq.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d018      	beq.n	8003f16 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	781a      	ldrb	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	3b01      	subs	r3, #1
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003f14:	e00d      	b.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f1c:	d002      	beq.n	8003f24 <I2C_Slave_ISR_IT+0x1e8>
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d106      	bne.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 f891 	bl	800404c <I2C_ITSlaveSeqCplt>
 8003f2a:	e002      	b.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003f2c:	bf00      	nop
 8003f2e:	e000      	b.n	8003f32 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003f30:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f5a:	2b28      	cmp	r3, #40	@ 0x28
 8003f5c:	d16a      	bne.n	8004034 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	0c1b      	lsrs	r3, r3, #16
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	0c1b      	lsrs	r3, r3, #16
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f7c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f8a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003f98:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d138      	bne.n	8004014 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003fa2:	897b      	ldrh	r3, [r7, #10]
 8003fa4:	09db      	lsrs	r3, r3, #7
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	89bb      	ldrh	r3, [r7, #12]
 8003faa:	4053      	eors	r3, r2
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	f003 0306 	and.w	r3, r3, #6
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d11c      	bne.n	8003ff0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003fb6:	897b      	ldrh	r3, [r7, #10]
 8003fb8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fbe:	1c5a      	adds	r2, r3, #1
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d13b      	bne.n	8004044 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fe2:	89ba      	ldrh	r2, [r7, #12]
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7ff fe7b 	bl	8003ce4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003fee:	e029      	b.n	8004044 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003ff0:	893b      	ldrh	r3, [r7, #8]
 8003ff2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003ff4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fb9e 	bl	800473a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004006:	89ba      	ldrh	r2, [r7, #12]
 8004008:	7bfb      	ldrb	r3, [r7, #15]
 800400a:	4619      	mov	r1, r3
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f7ff fe69 	bl	8003ce4 <HAL_I2C_AddrCallback>
}
 8004012:	e017      	b.n	8004044 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004014:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 fb8e 	bl	800473a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004026:	89ba      	ldrh	r2, [r7, #12]
 8004028:	7bfb      	ldrb	r3, [r7, #15]
 800402a:	4619      	mov	r1, r3
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7ff fe59 	bl	8003ce4 <HAL_I2C_AddrCallback>
}
 8004032:	e007      	b.n	8004044 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2208      	movs	r2, #8
 800403a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004044:	bf00      	nop
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	0b9b      	lsrs	r3, r3, #14
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	e00d      	b.n	800409e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	0bdb      	lsrs	r3, r3, #15
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800409c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b29      	cmp	r3, #41	@ 0x29
 80040a8:	d112      	bne.n	80040d0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2228      	movs	r2, #40	@ 0x28
 80040ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2221      	movs	r2, #33	@ 0x21
 80040b6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040b8:	2101      	movs	r1, #1
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fb3d 	bl	800473a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff fdf7 	bl	8003cbc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80040ce:	e017      	b.n	8004100 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80040da:	d111      	bne.n	8004100 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2228      	movs	r2, #40	@ 0x28
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2222      	movs	r2, #34	@ 0x22
 80040e8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80040ea:	2102      	movs	r1, #2
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fb24 	bl	800473a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7ff fde8 	bl	8003cd0 <HAL_I2C_SlaveRxCpltCallback>
}
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800412a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2220      	movs	r2, #32
 8004132:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004134:	7afb      	ldrb	r3, [r7, #11]
 8004136:	2b21      	cmp	r3, #33	@ 0x21
 8004138:	d002      	beq.n	8004140 <I2C_ITSlaveCplt+0x38>
 800413a:	7afb      	ldrb	r3, [r7, #11]
 800413c:	2b29      	cmp	r3, #41	@ 0x29
 800413e:	d108      	bne.n	8004152 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004140:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 faf8 	bl	800473a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2221      	movs	r2, #33	@ 0x21
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004150:	e019      	b.n	8004186 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004152:	7afb      	ldrb	r3, [r7, #11]
 8004154:	2b22      	cmp	r3, #34	@ 0x22
 8004156:	d002      	beq.n	800415e <I2C_ITSlaveCplt+0x56>
 8004158:	7afb      	ldrb	r3, [r7, #11]
 800415a:	2b2a      	cmp	r3, #42	@ 0x2a
 800415c:	d108      	bne.n	8004170 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800415e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 fae9 	bl	800473a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2222      	movs	r2, #34	@ 0x22
 800416c:	631a      	str	r2, [r3, #48]	@ 0x30
 800416e:	e00a      	b.n	8004186 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004170:	7afb      	ldrb	r3, [r7, #11]
 8004172:	2b28      	cmp	r3, #40	@ 0x28
 8004174:	d107      	bne.n	8004186 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004176:	f248 0103 	movw	r1, #32771	@ 0x8003
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fadd 	bl	800473a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004194:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6859      	ldr	r1, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	4b8c      	ldr	r3, [pc, #560]	@ (80043d4 <I2C_ITSlaveCplt+0x2cc>)
 80041a2:	400b      	ands	r3, r1
 80041a4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 fa85 	bl	80046b6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	0b9b      	lsrs	r3, r3, #14
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d013      	beq.n	80041e0 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041c6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d020      	beq.n	8004212 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	b29a      	uxth	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041de:	e018      	b.n	8004212 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	0bdb      	lsrs	r3, r3, #15
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d012      	beq.n	8004212 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041fa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004200:	2b00      	cmp	r3, #0
 8004202:	d006      	beq.n	8004212 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	b29a      	uxth	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	089b      	lsrs	r3, r3, #2
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d020      	beq.n	8004260 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	f023 0304 	bic.w	r3, r3, #4
 8004224:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	b2d2      	uxtb	r2, r2
 8004232:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00c      	beq.n	8004260 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424a:	3b01      	subs	r3, #1
 800424c:	b29a      	uxth	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d005      	beq.n	8004276 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426e:	f043 0204 	orr.w	r2, r3, #4
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	091b      	lsrs	r3, r3, #4
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d04a      	beq.n	8004318 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	091b      	lsrs	r3, r3, #4
 8004286:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800428a:	2b00      	cmp	r3, #0
 800428c:	d044      	beq.n	8004318 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d128      	bne.n	80042ea <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b28      	cmp	r3, #40	@ 0x28
 80042a2:	d108      	bne.n	80042b6 <I2C_ITSlaveCplt+0x1ae>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042aa:	d104      	bne.n	80042b6 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80042ac:	6979      	ldr	r1, [r7, #20]
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f894 	bl	80043dc <I2C_ITListenCplt>
 80042b4:	e030      	b.n	8004318 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b29      	cmp	r3, #41	@ 0x29
 80042c0:	d10e      	bne.n	80042e0 <I2C_ITSlaveCplt+0x1d8>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042c8:	d00a      	beq.n	80042e0 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2210      	movs	r2, #16
 80042d0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f9ef 	bl	80046b6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7ff feb7 	bl	800404c <I2C_ITSlaveSeqCplt>
 80042de:	e01b      	b.n	8004318 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2210      	movs	r2, #16
 80042e6:	61da      	str	r2, [r3, #28]
 80042e8:	e016      	b.n	8004318 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2210      	movs	r2, #16
 80042f0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	f043 0204 	orr.w	r2, r3, #4
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <I2C_ITSlaveCplt+0x204>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800430a:	d105      	bne.n	8004318 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004310:	4619      	mov	r1, r3
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f8b8 	bl	8004488 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	2b00      	cmp	r3, #0
 800432c:	d010      	beq.n	8004350 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004332:	4619      	mov	r1, r3
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 f8a7 	bl	8004488 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b28      	cmp	r3, #40	@ 0x28
 8004344:	d141      	bne.n	80043ca <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004346:	6979      	ldr	r1, [r7, #20]
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f847 	bl	80043dc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800434e:	e03c      	b.n	80043ca <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004358:	d014      	beq.n	8004384 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7ff fe76 	bl	800404c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a1d      	ldr	r2, [pc, #116]	@ (80043d8 <I2C_ITSlaveCplt+0x2d0>)
 8004364:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f7ff fcbf 	bl	8003d00 <HAL_I2C_ListenCpltCallback>
}
 8004382:	e022      	b.n	80043ca <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b22      	cmp	r3, #34	@ 0x22
 800438e:	d10e      	bne.n	80043ae <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2220      	movs	r2, #32
 8004394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff fc92 	bl	8003cd0 <HAL_I2C_SlaveRxCpltCallback>
}
 80043ac:	e00d      	b.n	80043ca <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f7ff fc79 	bl	8003cbc <HAL_I2C_SlaveTxCpltCallback>
}
 80043ca:	bf00      	nop
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	fe00e800 	.word	0xfe00e800
 80043d8:	ffff0000 	.word	0xffff0000

080043dc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a26      	ldr	r2, [pc, #152]	@ (8004484 <I2C_ITListenCplt+0xa8>)
 80043ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2220      	movs	r2, #32
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	089b      	lsrs	r3, r3, #2
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d022      	beq.n	800445a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004430:	2b00      	cmp	r3, #0
 8004432:	d012      	beq.n	800445a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004452:	f043 0204 	orr.w	r2, r3, #4
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800445a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f96b 	bl	800473a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2210      	movs	r2, #16
 800446a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7ff fc43 	bl	8003d00 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800447a:	bf00      	nop
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	ffff0000 	.word	0xffff0000

08004488 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004498:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a6d      	ldr	r2, [pc, #436]	@ (800465c <I2C_ITError+0x1d4>)
 80044a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
 80044bc:	2b28      	cmp	r3, #40	@ 0x28
 80044be:	d005      	beq.n	80044cc <I2C_ITError+0x44>
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	2b29      	cmp	r3, #41	@ 0x29
 80044c4:	d002      	beq.n	80044cc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80044ca:	d10b      	bne.n	80044e4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80044cc:	2103      	movs	r1, #3
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f933 	bl	800473a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2228      	movs	r2, #40	@ 0x28
 80044d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a60      	ldr	r2, [pc, #384]	@ (8004660 <I2C_ITError+0x1d8>)
 80044e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80044e2:	e030      	b.n	8004546 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80044e4:	f248 0103 	movw	r1, #32771	@ 0x8003
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f926 	bl	800473a <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f8e1 	bl	80046b6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b60      	cmp	r3, #96	@ 0x60
 80044fe:	d01f      	beq.n	8004540 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	f003 0320 	and.w	r3, r3, #32
 8004512:	2b20      	cmp	r3, #32
 8004514:	d114      	bne.n	8004540 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	f003 0310 	and.w	r3, r3, #16
 8004520:	2b10      	cmp	r3, #16
 8004522:	d109      	bne.n	8004538 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2210      	movs	r2, #16
 800452a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004530:	f043 0204 	orr.w	r2, r3, #4
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2220      	movs	r2, #32
 800453e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004550:	2b00      	cmp	r3, #0
 8004552:	d039      	beq.n	80045c8 <I2C_ITError+0x140>
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b11      	cmp	r3, #17
 8004558:	d002      	beq.n	8004560 <I2C_ITError+0xd8>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b21      	cmp	r3, #33	@ 0x21
 800455e:	d133      	bne.n	80045c8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800456a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800456e:	d107      	bne.n	8004580 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800457e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff f883 	bl	8003690 <HAL_DMA_GetState>
 800458a:	4603      	mov	r3, r0
 800458c:	2b01      	cmp	r3, #1
 800458e:	d017      	beq.n	80045c0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004594:	4a33      	ldr	r2, [pc, #204]	@ (8004664 <I2C_ITError+0x1dc>)
 8004596:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fe ff83 	bl	80034b0 <HAL_DMA_Abort_IT>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d04d      	beq.n	800464c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80045ba:	4610      	mov	r0, r2
 80045bc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80045be:	e045      	b.n	800464c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f851 	bl	8004668 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80045c6:	e041      	b.n	800464c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d039      	beq.n	8004644 <I2C_ITError+0x1bc>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b12      	cmp	r3, #18
 80045d4:	d002      	beq.n	80045dc <I2C_ITError+0x154>
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	2b22      	cmp	r3, #34	@ 0x22
 80045da:	d133      	bne.n	8004644 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045ea:	d107      	bne.n	80045fc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045fa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff f845 	bl	8003690 <HAL_DMA_GetState>
 8004606:	4603      	mov	r3, r0
 8004608:	2b01      	cmp	r3, #1
 800460a:	d017      	beq.n	800463c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004610:	4a14      	ldr	r2, [pc, #80]	@ (8004664 <I2C_ITError+0x1dc>)
 8004612:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004620:	4618      	mov	r0, r3
 8004622:	f7fe ff45 	bl	80034b0 <HAL_DMA_Abort_IT>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d011      	beq.n	8004650 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004636:	4610      	mov	r0, r2
 8004638:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800463a:	e009      	b.n	8004650 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f813 	bl	8004668 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004642:	e005      	b.n	8004650 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 f80f 	bl	8004668 <I2C_TreatErrorCallback>
  }
}
 800464a:	e002      	b.n	8004652 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800464c:	bf00      	nop
 800464e:	e000      	b.n	8004652 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004650:	bf00      	nop
}
 8004652:	bf00      	nop
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	ffff0000 	.word	0xffff0000
 8004660:	08003d3d 	.word	0x08003d3d
 8004664:	080046ff 	.word	0x080046ff

08004668 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2b60      	cmp	r3, #96	@ 0x60
 800467a:	d10e      	bne.n	800469a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff fb48 	bl	8003d28 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004698:	e009      	b.n	80046ae <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f7ff fb33 	bl	8003d14 <HAL_I2C_ErrorCallback>
}
 80046ae:	bf00      	nop
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d103      	bne.n	80046d4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2200      	movs	r2, #0
 80046d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d007      	beq.n	80046f2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699a      	ldr	r2, [r3, #24]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0201 	orr.w	r2, r2, #1
 80046f0:	619a      	str	r2, [r3, #24]
  }
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr

080046fe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	2200      	movs	r2, #0
 800471a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	2200      	movs	r2, #0
 800472a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f7ff ff9b 	bl	8004668 <I2C_TreatErrorCallback>
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800473a:	b480      	push	{r7}
 800473c:	b085      	sub	sp, #20
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	460b      	mov	r3, r1
 8004744:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800474a:	887b      	ldrh	r3, [r7, #2]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00f      	beq.n	8004774 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800475a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004762:	b2db      	uxtb	r3, r3
 8004764:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004768:	2b28      	cmp	r3, #40	@ 0x28
 800476a:	d003      	beq.n	8004774 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004772:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004774:	887b      	ldrh	r3, [r7, #2]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00f      	beq.n	800479e <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004784:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004792:	2b28      	cmp	r3, #40	@ 0x28
 8004794:	d003      	beq.n	800479e <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800479c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800479e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	da03      	bge.n	80047ae <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80047ac:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80047ae:	887b      	ldrh	r3, [r7, #2]
 80047b0:	2b10      	cmp	r3, #16
 80047b2:	d103      	bne.n	80047bc <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80047bc:	887b      	ldrh	r3, [r7, #2]
 80047be:	2b20      	cmp	r3, #32
 80047c0:	d103      	bne.n	80047ca <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f043 0320 	orr.w	r3, r3, #32
 80047c8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80047ca:	887b      	ldrh	r3, [r7, #2]
 80047cc:	2b40      	cmp	r3, #64	@ 0x40
 80047ce:	d103      	bne.n	80047d8 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047d6:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6819      	ldr	r1, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	43da      	mvns	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	400a      	ands	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]
}
 80047ea:	bf00      	nop
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b20      	cmp	r3, #32
 800480a:	d138      	bne.n	800487e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004812:	2b01      	cmp	r3, #1
 8004814:	d101      	bne.n	800481a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004816:	2302      	movs	r3, #2
 8004818:	e032      	b.n	8004880 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2224      	movs	r2, #36	@ 0x24
 8004826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0201 	bic.w	r2, r2, #1
 8004838:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004848:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6819      	ldr	r1, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	e000      	b.n	8004880 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800487e:	2302      	movs	r3, #2
  }
}
 8004880:	4618      	mov	r0, r3
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b20      	cmp	r3, #32
 80048a0:	d139      	bne.n	8004916 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d101      	bne.n	80048b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048ac:	2302      	movs	r3, #2
 80048ae:	e033      	b.n	8004918 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2224      	movs	r2, #36	@ 0x24
 80048bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0201 	bic.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	021b      	lsls	r3, r3, #8
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f042 0201 	orr.w	r2, r2, #1
 8004900:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2220      	movs	r2, #32
 8004906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004912:	2300      	movs	r3, #0
 8004914:	e000      	b.n	8004918 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004916:	2302      	movs	r3, #2
  }
}
 8004918:	4618      	mov	r0, r3
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004928:	4b04      	ldr	r3, [pc, #16]	@ (800493c <HAL_PWREx_GetVoltageRange+0x18>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	40007000 	.word	0x40007000

08004940 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800494e:	d130      	bne.n	80049b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004950:	4b23      	ldr	r3, [pc, #140]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495c:	d038      	beq.n	80049d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800495e:	4b20      	ldr	r3, [pc, #128]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004966:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004968:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800496c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800496e:	4b1d      	ldr	r3, [pc, #116]	@ (80049e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2232      	movs	r2, #50	@ 0x32
 8004974:	fb02 f303 	mul.w	r3, r2, r3
 8004978:	4a1b      	ldr	r2, [pc, #108]	@ (80049e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800497a:	fba2 2303 	umull	r2, r3, r2, r3
 800497e:	0c9b      	lsrs	r3, r3, #18
 8004980:	3301      	adds	r3, #1
 8004982:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004984:	e002      	b.n	800498c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	3b01      	subs	r3, #1
 800498a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800498c:	4b14      	ldr	r3, [pc, #80]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004998:	d102      	bne.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1f2      	bne.n	8004986 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049a0:	4b0f      	ldr	r3, [pc, #60]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ac:	d110      	bne.n	80049d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e00f      	b.n	80049d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80049b2:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049be:	d007      	beq.n	80049d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049c0:	4b07      	ldr	r3, [pc, #28]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049c8:	4a05      	ldr	r2, [pc, #20]	@ (80049e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80049ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	40007000 	.word	0x40007000
 80049e4:	20000000 	.word	0x20000000
 80049e8:	431bde83 	.word	0x431bde83

080049ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b088      	sub	sp, #32
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e3ca      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049fe:	4b97      	ldr	r3, [pc, #604]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a08:	4b94      	ldr	r3, [pc, #592]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0303 	and.w	r3, r3, #3
 8004a10:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0310 	and.w	r3, r3, #16
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 80e4 	beq.w	8004be8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <HAL_RCC_OscConfig+0x4a>
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b0c      	cmp	r3, #12
 8004a2a:	f040 808b 	bne.w	8004b44 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	f040 8087 	bne.w	8004b44 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a36:	4b89      	ldr	r3, [pc, #548]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d005      	beq.n	8004a4e <HAL_RCC_OscConfig+0x62>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e3a2      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1a      	ldr	r2, [r3, #32]
 8004a52:	4b82      	ldr	r3, [pc, #520]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d004      	beq.n	8004a68 <HAL_RCC_OscConfig+0x7c>
 8004a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a66:	e005      	b.n	8004a74 <HAL_RCC_OscConfig+0x88>
 8004a68:	4b7c      	ldr	r3, [pc, #496]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a6e:	091b      	lsrs	r3, r3, #4
 8004a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d223      	bcs.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 fd55 	bl	800552c <RCC_SetFlashLatencyFromMSIRange>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e383      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a8c:	4b73      	ldr	r3, [pc, #460]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a72      	ldr	r2, [pc, #456]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a92:	f043 0308 	orr.w	r3, r3, #8
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	4b70      	ldr	r3, [pc, #448]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	496d      	ldr	r1, [pc, #436]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	021b      	lsls	r3, r3, #8
 8004ab8:	4968      	ldr	r1, [pc, #416]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	604b      	str	r3, [r1, #4]
 8004abe:	e025      	b.n	8004b0c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a65      	ldr	r2, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004ac6:	f043 0308 	orr.w	r3, r3, #8
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	4b63      	ldr	r3, [pc, #396]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	4960      	ldr	r1, [pc, #384]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ade:	4b5f      	ldr	r3, [pc, #380]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	021b      	lsls	r3, r3, #8
 8004aec:	495b      	ldr	r1, [pc, #364]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d109      	bne.n	8004b0c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fd15 	bl	800552c <RCC_SetFlashLatencyFromMSIRange>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e343      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b0c:	f000 fc4a 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 8004b10:	4602      	mov	r2, r0
 8004b12:	4b52      	ldr	r3, [pc, #328]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	091b      	lsrs	r3, r3, #4
 8004b18:	f003 030f 	and.w	r3, r3, #15
 8004b1c:	4950      	ldr	r1, [pc, #320]	@ (8004c60 <HAL_RCC_OscConfig+0x274>)
 8004b1e:	5ccb      	ldrb	r3, [r1, r3]
 8004b20:	f003 031f 	and.w	r3, r3, #31
 8004b24:	fa22 f303 	lsr.w	r3, r2, r3
 8004b28:	4a4e      	ldr	r2, [pc, #312]	@ (8004c64 <HAL_RCC_OscConfig+0x278>)
 8004b2a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b2c:	4b4e      	ldr	r3, [pc, #312]	@ (8004c68 <HAL_RCC_OscConfig+0x27c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7fc fc6b 	bl	800140c <HAL_InitTick>
 8004b36:	4603      	mov	r3, r0
 8004b38:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d052      	beq.n	8004be6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
 8004b42:	e327      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d032      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b4c:	4b43      	ldr	r3, [pc, #268]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a42      	ldr	r2, [pc, #264]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b52:	f043 0301 	orr.w	r3, r3, #1
 8004b56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b58:	f7fc fca8 	bl	80014ac <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b60:	f7fc fca4 	bl	80014ac <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e310      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b72:	4b3a      	ldr	r3, [pc, #232]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b7e:	4b37      	ldr	r3, [pc, #220]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a36      	ldr	r2, [pc, #216]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b84:	f043 0308 	orr.w	r3, r3, #8
 8004b88:	6013      	str	r3, [r2, #0]
 8004b8a:	4b34      	ldr	r3, [pc, #208]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	4931      	ldr	r1, [pc, #196]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69db      	ldr	r3, [r3, #28]
 8004ba8:	021b      	lsls	r3, r3, #8
 8004baa:	492c      	ldr	r1, [pc, #176]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	604b      	str	r3, [r1, #4]
 8004bb0:	e01a      	b.n	8004be8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a29      	ldr	r2, [pc, #164]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bbe:	f7fc fc75 	bl	80014ac <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bc6:	f7fc fc71 	bl	80014ac <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e2dd      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bd8:	4b20      	ldr	r3, [pc, #128]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1f0      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x1da>
 8004be4:	e000      	b.n	8004be8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004be6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d074      	beq.n	8004cde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	2b08      	cmp	r3, #8
 8004bf8:	d005      	beq.n	8004c06 <HAL_RCC_OscConfig+0x21a>
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	2b0c      	cmp	r3, #12
 8004bfe:	d10e      	bne.n	8004c1e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	d10b      	bne.n	8004c1e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c06:	4b15      	ldr	r3, [pc, #84]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d064      	beq.n	8004cdc <HAL_RCC_OscConfig+0x2f0>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d160      	bne.n	8004cdc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e2ba      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c26:	d106      	bne.n	8004c36 <HAL_RCC_OscConfig+0x24a>
 8004c28:	4b0c      	ldr	r3, [pc, #48]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	e026      	b.n	8004c84 <HAL_RCC_OscConfig+0x298>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c3e:	d115      	bne.n	8004c6c <HAL_RCC_OscConfig+0x280>
 8004c40:	4b06      	ldr	r3, [pc, #24]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a05      	ldr	r2, [pc, #20]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	4b03      	ldr	r3, [pc, #12]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a02      	ldr	r2, [pc, #8]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	e014      	b.n	8004c84 <HAL_RCC_OscConfig+0x298>
 8004c5a:	bf00      	nop
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	080082b4 	.word	0x080082b4
 8004c64:	20000000 	.word	0x20000000
 8004c68:	20000004 	.word	0x20000004
 8004c6c:	4ba0      	ldr	r3, [pc, #640]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a9f      	ldr	r2, [pc, #636]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c76:	6013      	str	r3, [r2, #0]
 8004c78:	4b9d      	ldr	r3, [pc, #628]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a9c      	ldr	r2, [pc, #624]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004c7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d013      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8c:	f7fc fc0e 	bl	80014ac <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c94:	f7fc fc0a 	bl	80014ac <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b64      	cmp	r3, #100	@ 0x64
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e276      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca6:	4b92      	ldr	r3, [pc, #584]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0f0      	beq.n	8004c94 <HAL_RCC_OscConfig+0x2a8>
 8004cb2:	e014      	b.n	8004cde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fc fbfa 	bl	80014ac <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cbc:	f7fc fbf6 	bl	80014ac <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b64      	cmp	r3, #100	@ 0x64
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e262      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cce:	4b88      	ldr	r3, [pc, #544]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1f0      	bne.n	8004cbc <HAL_RCC_OscConfig+0x2d0>
 8004cda:	e000      	b.n	8004cde <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d060      	beq.n	8004dac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	2b04      	cmp	r3, #4
 8004cee:	d005      	beq.n	8004cfc <HAL_RCC_OscConfig+0x310>
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2b0c      	cmp	r3, #12
 8004cf4:	d119      	bne.n	8004d2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d116      	bne.n	8004d2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cfc:	4b7c      	ldr	r3, [pc, #496]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d005      	beq.n	8004d14 <HAL_RCC_OscConfig+0x328>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e23f      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d14:	4b76      	ldr	r3, [pc, #472]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	061b      	lsls	r3, r3, #24
 8004d22:	4973      	ldr	r1, [pc, #460]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d28:	e040      	b.n	8004dac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d023      	beq.n	8004d7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d32:	4b6f      	ldr	r3, [pc, #444]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a6e      	ldr	r2, [pc, #440]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3e:	f7fc fbb5 	bl	80014ac <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d46:	f7fc fbb1 	bl	80014ac <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e21d      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d58:	4b65      	ldr	r3, [pc, #404]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d64:	4b62      	ldr	r3, [pc, #392]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	061b      	lsls	r3, r3, #24
 8004d72:	495f      	ldr	r1, [pc, #380]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	604b      	str	r3, [r1, #4]
 8004d78:	e018      	b.n	8004dac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d86:	f7fc fb91 	bl	80014ac <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8e:	f7fc fb8d 	bl	80014ac <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e1f9      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004da0:	4b53      	ldr	r3, [pc, #332]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f0      	bne.n	8004d8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d03c      	beq.n	8004e32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01c      	beq.n	8004dfa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dc0:	4b4b      	ldr	r3, [pc, #300]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dc6:	4a4a      	ldr	r2, [pc, #296]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd0:	f7fc fb6c 	bl	80014ac <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dd8:	f7fc fb68 	bl	80014ac <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e1d4      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dea:	4b41      	ldr	r3, [pc, #260]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0ef      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x3ec>
 8004df8:	e01b      	b.n	8004e32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dfa:	4b3d      	ldr	r3, [pc, #244]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e00:	4a3b      	ldr	r2, [pc, #236]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e02:	f023 0301 	bic.w	r3, r3, #1
 8004e06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e0a:	f7fc fb4f 	bl	80014ac <HAL_GetTick>
 8004e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e10:	e008      	b.n	8004e24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e12:	f7fc fb4b 	bl	80014ac <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e1b7      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e24:	4b32      	ldr	r3, [pc, #200]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1ef      	bne.n	8004e12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 80a6 	beq.w	8004f8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e40:	2300      	movs	r3, #0
 8004e42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e44:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10d      	bne.n	8004e6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e50:	4b27      	ldr	r3, [pc, #156]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e54:	4a26      	ldr	r2, [pc, #152]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e5c:	4b24      	ldr	r3, [pc, #144]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e64:	60bb      	str	r3, [r7, #8]
 8004e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e6c:	4b21      	ldr	r3, [pc, #132]	@ (8004ef4 <HAL_RCC_OscConfig+0x508>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d118      	bne.n	8004eaa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e78:	4b1e      	ldr	r3, [pc, #120]	@ (8004ef4 <HAL_RCC_OscConfig+0x508>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ef4 <HAL_RCC_OscConfig+0x508>)
 8004e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e84:	f7fc fb12 	bl	80014ac <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e8c:	f7fc fb0e 	bl	80014ac <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e17a      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9e:	4b15      	ldr	r3, [pc, #84]	@ (8004ef4 <HAL_RCC_OscConfig+0x508>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d108      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x4d8>
 8004eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004eba:	f043 0301 	orr.w	r3, r3, #1
 8004ebe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ec2:	e029      	b.n	8004f18 <HAL_RCC_OscConfig+0x52c>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b05      	cmp	r3, #5
 8004eca:	d115      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x50c>
 8004ecc:	4b08      	ldr	r3, [pc, #32]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed2:	4a07      	ldr	r2, [pc, #28]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004ed4:	f043 0304 	orr.w	r3, r3, #4
 8004ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004edc:	4b04      	ldr	r3, [pc, #16]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee2:	4a03      	ldr	r2, [pc, #12]	@ (8004ef0 <HAL_RCC_OscConfig+0x504>)
 8004ee4:	f043 0301 	orr.w	r3, r3, #1
 8004ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eec:	e014      	b.n	8004f18 <HAL_RCC_OscConfig+0x52c>
 8004eee:	bf00      	nop
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	40007000 	.word	0x40007000
 8004ef8:	4b9c      	ldr	r3, [pc, #624]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efe:	4a9b      	ldr	r2, [pc, #620]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f00:	f023 0301 	bic.w	r3, r3, #1
 8004f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f08:	4b98      	ldr	r3, [pc, #608]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0e:	4a97      	ldr	r2, [pc, #604]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f10:	f023 0304 	bic.w	r3, r3, #4
 8004f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d016      	beq.n	8004f4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f20:	f7fc fac4 	bl	80014ac <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f26:	e00a      	b.n	8004f3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f28:	f7fc fac0 	bl	80014ac <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e12a      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f3e:	4b8b      	ldr	r3, [pc, #556]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0ed      	beq.n	8004f28 <HAL_RCC_OscConfig+0x53c>
 8004f4c:	e015      	b.n	8004f7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f4e:	f7fc faad 	bl	80014ac <HAL_GetTick>
 8004f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f54:	e00a      	b.n	8004f6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f56:	f7fc faa9 	bl	80014ac <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e113      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f6c:	4b7f      	ldr	r3, [pc, #508]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1ed      	bne.n	8004f56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f7a:	7ffb      	ldrb	r3, [r7, #31]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d105      	bne.n	8004f8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f80:	4b7a      	ldr	r3, [pc, #488]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f84:	4a79      	ldr	r2, [pc, #484]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004f86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f8a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80fe 	beq.w	8005192 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	f040 80d0 	bne.w	8005140 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004fa0:	4b72      	ldr	r3, [pc, #456]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f003 0203 	and.w	r2, r3, #3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d130      	bne.n	8005016 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d127      	bne.n	8005016 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fd0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d11f      	bne.n	8005016 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004fe0:	2a07      	cmp	r2, #7
 8004fe2:	bf14      	ite	ne
 8004fe4:	2201      	movne	r2, #1
 8004fe6:	2200      	moveq	r2, #0
 8004fe8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d113      	bne.n	8005016 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff8:	085b      	lsrs	r3, r3, #1
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d109      	bne.n	8005016 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	3b01      	subs	r3, #1
 8005010:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005012:	429a      	cmp	r2, r3
 8005014:	d06e      	beq.n	80050f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	2b0c      	cmp	r3, #12
 800501a:	d069      	beq.n	80050f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800501c:	4b53      	ldr	r3, [pc, #332]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d105      	bne.n	8005034 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005028:	4b50      	ldr	r3, [pc, #320]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e0ad      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005038:	4b4c      	ldr	r3, [pc, #304]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a4b      	ldr	r2, [pc, #300]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800503e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005042:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005044:	f7fc fa32 	bl	80014ac <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504c:	f7fc fa2e 	bl	80014ac <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b02      	cmp	r3, #2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e09a      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800505e:	4b43      	ldr	r3, [pc, #268]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f0      	bne.n	800504c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800506a:	4b40      	ldr	r3, [pc, #256]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	4b40      	ldr	r3, [pc, #256]	@ (8005170 <HAL_RCC_OscConfig+0x784>)
 8005070:	4013      	ands	r3, r2
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800507a:	3a01      	subs	r2, #1
 800507c:	0112      	lsls	r2, r2, #4
 800507e:	4311      	orrs	r1, r2
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005084:	0212      	lsls	r2, r2, #8
 8005086:	4311      	orrs	r1, r2
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800508c:	0852      	lsrs	r2, r2, #1
 800508e:	3a01      	subs	r2, #1
 8005090:	0552      	lsls	r2, r2, #21
 8005092:	4311      	orrs	r1, r2
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005098:	0852      	lsrs	r2, r2, #1
 800509a:	3a01      	subs	r2, #1
 800509c:	0652      	lsls	r2, r2, #25
 800509e:	4311      	orrs	r1, r2
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050a4:	0912      	lsrs	r2, r2, #4
 80050a6:	0452      	lsls	r2, r2, #17
 80050a8:	430a      	orrs	r2, r1
 80050aa:	4930      	ldr	r1, [pc, #192]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80050b0:	4b2e      	ldr	r3, [pc, #184]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a2d      	ldr	r2, [pc, #180]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050bc:	4b2b      	ldr	r3, [pc, #172]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4a2a      	ldr	r2, [pc, #168]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050c8:	f7fc f9f0 	bl	80014ac <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ce:	e008      	b.n	80050e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d0:	f7fc f9ec 	bl	80014ac <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e058      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050e2:	4b22      	ldr	r3, [pc, #136]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0f0      	beq.n	80050d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050ee:	e050      	b.n	8005192 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e04f      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050f4:	4b1d      	ldr	r3, [pc, #116]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d148      	bne.n	8005192 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005100:	4b1a      	ldr	r3, [pc, #104]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a19      	ldr	r2, [pc, #100]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005106:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800510a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800510c:	4b17      	ldr	r3, [pc, #92]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4a16      	ldr	r2, [pc, #88]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005112:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005116:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005118:	f7fc f9c8 	bl	80014ac <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005120:	f7fc f9c4 	bl	80014ac <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e030      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005132:	4b0e      	ldr	r3, [pc, #56]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0f0      	beq.n	8005120 <HAL_RCC_OscConfig+0x734>
 800513e:	e028      	b.n	8005192 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d023      	beq.n	800518e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005146:	4b09      	ldr	r3, [pc, #36]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a08      	ldr	r2, [pc, #32]	@ (800516c <HAL_RCC_OscConfig+0x780>)
 800514c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005152:	f7fc f9ab 	bl	80014ac <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005158:	e00c      	b.n	8005174 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800515a:	f7fc f9a7 	bl	80014ac <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d905      	bls.n	8005174 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e013      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
 800516c:	40021000 	.word	0x40021000
 8005170:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005174:	4b09      	ldr	r3, [pc, #36]	@ (800519c <HAL_RCC_OscConfig+0x7b0>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1ec      	bne.n	800515a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <HAL_RCC_OscConfig+0x7b0>)
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	4905      	ldr	r1, [pc, #20]	@ (800519c <HAL_RCC_OscConfig+0x7b0>)
 8005186:	4b06      	ldr	r3, [pc, #24]	@ (80051a0 <HAL_RCC_OscConfig+0x7b4>)
 8005188:	4013      	ands	r3, r2
 800518a:	60cb      	str	r3, [r1, #12]
 800518c:	e001      	b.n	8005192 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e000      	b.n	8005194 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3720      	adds	r7, #32
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	40021000 	.word	0x40021000
 80051a0:	feeefffc 	.word	0xfeeefffc

080051a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0e7      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051b8:	4b75      	ldr	r3, [pc, #468]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d910      	bls.n	80051e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c6:	4b72      	ldr	r3, [pc, #456]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f023 0207 	bic.w	r2, r3, #7
 80051ce:	4970      	ldr	r1, [pc, #448]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d6:	4b6e      	ldr	r3, [pc, #440]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0307 	and.w	r3, r3, #7
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d001      	beq.n	80051e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e0cf      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d010      	beq.n	8005216 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	4b66      	ldr	r3, [pc, #408]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005200:	429a      	cmp	r2, r3
 8005202:	d908      	bls.n	8005216 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005204:	4b63      	ldr	r3, [pc, #396]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	4960      	ldr	r1, [pc, #384]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b00      	cmp	r3, #0
 8005220:	d04c      	beq.n	80052bc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b03      	cmp	r3, #3
 8005228:	d107      	bne.n	800523a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800522a:	4b5a      	ldr	r3, [pc, #360]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d121      	bne.n	800527a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e0a6      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2b02      	cmp	r3, #2
 8005240:	d107      	bne.n	8005252 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005242:	4b54      	ldr	r3, [pc, #336]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d115      	bne.n	800527a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e09a      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d107      	bne.n	800526a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800525a:	4b4e      	ldr	r3, [pc, #312]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d109      	bne.n	800527a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e08e      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800526a:	4b4a      	ldr	r3, [pc, #296]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e086      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800527a:	4b46      	ldr	r3, [pc, #280]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f023 0203 	bic.w	r2, r3, #3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	4943      	ldr	r1, [pc, #268]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005288:	4313      	orrs	r3, r2
 800528a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800528c:	f7fc f90e 	bl	80014ac <HAL_GetTick>
 8005290:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005292:	e00a      	b.n	80052aa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005294:	f7fc f90a 	bl	80014ac <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e06e      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 020c 	and.w	r2, r3, #12
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d1eb      	bne.n	8005294 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d010      	beq.n	80052ea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	689a      	ldr	r2, [r3, #8]
 80052cc:	4b31      	ldr	r3, [pc, #196]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d208      	bcs.n	80052ea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	492b      	ldr	r1, [pc, #172]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052ea:	4b29      	ldr	r3, [pc, #164]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d210      	bcs.n	800531a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052f8:	4b25      	ldr	r3, [pc, #148]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f023 0207 	bic.w	r2, r3, #7
 8005300:	4923      	ldr	r1, [pc, #140]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	4313      	orrs	r3, r2
 8005306:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005308:	4b21      	ldr	r3, [pc, #132]	@ (8005390 <HAL_RCC_ClockConfig+0x1ec>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	683a      	ldr	r2, [r7, #0]
 8005312:	429a      	cmp	r2, r3
 8005314:	d001      	beq.n	800531a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e036      	b.n	8005388 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0304 	and.w	r3, r3, #4
 8005322:	2b00      	cmp	r3, #0
 8005324:	d008      	beq.n	8005338 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005326:	4b1b      	ldr	r3, [pc, #108]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	4918      	ldr	r1, [pc, #96]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005334:	4313      	orrs	r3, r2
 8005336:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0308 	and.w	r3, r3, #8
 8005340:	2b00      	cmp	r3, #0
 8005342:	d009      	beq.n	8005358 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005344:	4b13      	ldr	r3, [pc, #76]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	4910      	ldr	r1, [pc, #64]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005354:	4313      	orrs	r3, r2
 8005356:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005358:	f000 f824 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 800535c:	4602      	mov	r2, r0
 800535e:	4b0d      	ldr	r3, [pc, #52]	@ (8005394 <HAL_RCC_ClockConfig+0x1f0>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	091b      	lsrs	r3, r3, #4
 8005364:	f003 030f 	and.w	r3, r3, #15
 8005368:	490b      	ldr	r1, [pc, #44]	@ (8005398 <HAL_RCC_ClockConfig+0x1f4>)
 800536a:	5ccb      	ldrb	r3, [r1, r3]
 800536c:	f003 031f 	and.w	r3, r3, #31
 8005370:	fa22 f303 	lsr.w	r3, r2, r3
 8005374:	4a09      	ldr	r2, [pc, #36]	@ (800539c <HAL_RCC_ClockConfig+0x1f8>)
 8005376:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005378:	4b09      	ldr	r3, [pc, #36]	@ (80053a0 <HAL_RCC_ClockConfig+0x1fc>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4618      	mov	r0, r3
 800537e:	f7fc f845 	bl	800140c <HAL_InitTick>
 8005382:	4603      	mov	r3, r0
 8005384:	72fb      	strb	r3, [r7, #11]

  return status;
 8005386:	7afb      	ldrb	r3, [r7, #11]
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40022000 	.word	0x40022000
 8005394:	40021000 	.word	0x40021000
 8005398:	080082b4 	.word	0x080082b4
 800539c:	20000000 	.word	0x20000000
 80053a0:	20000004 	.word	0x20000004

080053a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b089      	sub	sp, #36	@ 0x24
 80053a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
 80053ae:	2300      	movs	r3, #0
 80053b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053b2:	4b3e      	ldr	r3, [pc, #248]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 030c 	and.w	r3, r3, #12
 80053ba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053bc:	4b3b      	ldr	r3, [pc, #236]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	f003 0303 	and.w	r3, r3, #3
 80053c4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d005      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0x34>
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b0c      	cmp	r3, #12
 80053d0:	d121      	bne.n	8005416 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d11e      	bne.n	8005416 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053d8:	4b34      	ldr	r3, [pc, #208]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d107      	bne.n	80053f4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053e4:	4b31      	ldr	r3, [pc, #196]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 80053e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ea:	0a1b      	lsrs	r3, r3, #8
 80053ec:	f003 030f 	and.w	r3, r3, #15
 80053f0:	61fb      	str	r3, [r7, #28]
 80053f2:	e005      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053f4:	4b2d      	ldr	r3, [pc, #180]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	091b      	lsrs	r3, r3, #4
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005400:	4a2b      	ldr	r2, [pc, #172]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005408:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10d      	bne.n	800542c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005414:	e00a      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	2b04      	cmp	r3, #4
 800541a:	d102      	bne.n	8005422 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800541c:	4b25      	ldr	r3, [pc, #148]	@ (80054b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800541e:	61bb      	str	r3, [r7, #24]
 8005420:	e004      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	2b08      	cmp	r3, #8
 8005426:	d101      	bne.n	800542c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005428:	4b23      	ldr	r3, [pc, #140]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800542a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	2b0c      	cmp	r3, #12
 8005430:	d134      	bne.n	800549c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005432:	4b1e      	ldr	r3, [pc, #120]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d003      	beq.n	800544a <HAL_RCC_GetSysClockFreq+0xa6>
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d003      	beq.n	8005450 <HAL_RCC_GetSysClockFreq+0xac>
 8005448:	e005      	b.n	8005456 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800544a:	4b1a      	ldr	r3, [pc, #104]	@ (80054b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800544c:	617b      	str	r3, [r7, #20]
      break;
 800544e:	e005      	b.n	800545c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005450:	4b19      	ldr	r3, [pc, #100]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005452:	617b      	str	r3, [r7, #20]
      break;
 8005454:	e002      	b.n	800545c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	617b      	str	r3, [r7, #20]
      break;
 800545a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800545c:	4b13      	ldr	r3, [pc, #76]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	091b      	lsrs	r3, r3, #4
 8005462:	f003 0307 	and.w	r3, r3, #7
 8005466:	3301      	adds	r3, #1
 8005468:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800546a:	4b10      	ldr	r3, [pc, #64]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	0a1b      	lsrs	r3, r3, #8
 8005470:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	fb03 f202 	mul.w	r2, r3, r2
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005480:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005482:	4b0a      	ldr	r3, [pc, #40]	@ (80054ac <HAL_RCC_GetSysClockFreq+0x108>)
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	0e5b      	lsrs	r3, r3, #25
 8005488:	f003 0303 	and.w	r3, r3, #3
 800548c:	3301      	adds	r3, #1
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	fbb2 f3f3 	udiv	r3, r2, r3
 800549a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800549c:	69bb      	ldr	r3, [r7, #24]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3724      	adds	r7, #36	@ 0x24
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40021000 	.word	0x40021000
 80054b0:	080082cc 	.word	0x080082cc
 80054b4:	00f42400 	.word	0x00f42400
 80054b8:	007a1200 	.word	0x007a1200

080054bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054c0:	4b03      	ldr	r3, [pc, #12]	@ (80054d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80054c2:	681b      	ldr	r3, [r3, #0]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	20000000 	.word	0x20000000

080054d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054d8:	f7ff fff0 	bl	80054bc <HAL_RCC_GetHCLKFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	0a1b      	lsrs	r3, r3, #8
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	4904      	ldr	r1, [pc, #16]	@ (80054fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40021000 	.word	0x40021000
 80054fc:	080082c4 	.word	0x080082c4

08005500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005504:	f7ff ffda 	bl	80054bc <HAL_RCC_GetHCLKFreq>
 8005508:	4602      	mov	r2, r0
 800550a:	4b06      	ldr	r3, [pc, #24]	@ (8005524 <HAL_RCC_GetPCLK2Freq+0x24>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	0adb      	lsrs	r3, r3, #11
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	4904      	ldr	r1, [pc, #16]	@ (8005528 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005516:	5ccb      	ldrb	r3, [r1, r3]
 8005518:	f003 031f 	and.w	r3, r3, #31
 800551c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005520:	4618      	mov	r0, r3
 8005522:	bd80      	pop	{r7, pc}
 8005524:	40021000 	.word	0x40021000
 8005528:	080082c4 	.word	0x080082c4

0800552c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005538:	4b2a      	ldr	r3, [pc, #168]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800553a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800553c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005544:	f7ff f9ee 	bl	8004924 <HAL_PWREx_GetVoltageRange>
 8005548:	6178      	str	r0, [r7, #20]
 800554a:	e014      	b.n	8005576 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800554c:	4b25      	ldr	r3, [pc, #148]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800554e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005550:	4a24      	ldr	r2, [pc, #144]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005556:	6593      	str	r3, [r2, #88]	@ 0x58
 8005558:	4b22      	ldr	r3, [pc, #136]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800555a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800555c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005560:	60fb      	str	r3, [r7, #12]
 8005562:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005564:	f7ff f9de 	bl	8004924 <HAL_PWREx_GetVoltageRange>
 8005568:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800556a:	4b1e      	ldr	r3, [pc, #120]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800556c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556e:	4a1d      	ldr	r2, [pc, #116]	@ (80055e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005570:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005574:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800557c:	d10b      	bne.n	8005596 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b80      	cmp	r3, #128	@ 0x80
 8005582:	d919      	bls.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2ba0      	cmp	r3, #160	@ 0xa0
 8005588:	d902      	bls.n	8005590 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800558a:	2302      	movs	r3, #2
 800558c:	613b      	str	r3, [r7, #16]
 800558e:	e013      	b.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005590:	2301      	movs	r3, #1
 8005592:	613b      	str	r3, [r7, #16]
 8005594:	e010      	b.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b80      	cmp	r3, #128	@ 0x80
 800559a:	d902      	bls.n	80055a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800559c:	2303      	movs	r3, #3
 800559e:	613b      	str	r3, [r7, #16]
 80055a0:	e00a      	b.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b80      	cmp	r3, #128	@ 0x80
 80055a6:	d102      	bne.n	80055ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055a8:	2302      	movs	r3, #2
 80055aa:	613b      	str	r3, [r7, #16]
 80055ac:	e004      	b.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b70      	cmp	r3, #112	@ 0x70
 80055b2:	d101      	bne.n	80055b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055b4:	2301      	movs	r3, #1
 80055b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055b8:	4b0b      	ldr	r3, [pc, #44]	@ (80055e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f023 0207 	bic.w	r2, r3, #7
 80055c0:	4909      	ldr	r1, [pc, #36]	@ (80055e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80055c8:	4b07      	ldr	r3, [pc, #28]	@ (80055e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d001      	beq.n	80055da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	40022000 	.word	0x40022000

080055ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055f4:	2300      	movs	r3, #0
 80055f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055f8:	2300      	movs	r3, #0
 80055fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005604:	2b00      	cmp	r3, #0
 8005606:	d041      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800560c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005610:	d02a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005612:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005616:	d824      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005618:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800561c:	d008      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800561e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005622:	d81e      	bhi.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00a      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005628:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800562c:	d010      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800562e:	e018      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005630:	4b86      	ldr	r3, [pc, #536]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4a85      	ldr	r2, [pc, #532]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005636:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800563a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800563c:	e015      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	3304      	adds	r3, #4
 8005642:	2100      	movs	r1, #0
 8005644:	4618      	mov	r0, r3
 8005646:	f000 fabb 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 800564a:	4603      	mov	r3, r0
 800564c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800564e:	e00c      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3320      	adds	r3, #32
 8005654:	2100      	movs	r1, #0
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fba6 	bl	8005da8 <RCCEx_PLLSAI2_Config>
 800565c:	4603      	mov	r3, r0
 800565e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005660:	e003      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	74fb      	strb	r3, [r7, #19]
      break;
 8005666:	e000      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005668:	bf00      	nop
    }

    if(ret == HAL_OK)
 800566a:	7cfb      	ldrb	r3, [r7, #19]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10b      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005670:	4b76      	ldr	r3, [pc, #472]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005676:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800567e:	4973      	ldr	r1, [pc, #460]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005686:	e001      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005688:	7cfb      	ldrb	r3, [r7, #19]
 800568a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d041      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800569c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80056a0:	d02a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80056a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80056a6:	d824      	bhi.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056ac:	d008      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056b2:	d81e      	bhi.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80056b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056bc:	d010      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056be:	e018      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056c0:	4b62      	ldr	r3, [pc, #392]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	4a61      	ldr	r2, [pc, #388]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056cc:	e015      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3304      	adds	r3, #4
 80056d2:	2100      	movs	r1, #0
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 fa73 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 80056da:	4603      	mov	r3, r0
 80056dc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056de:	e00c      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3320      	adds	r3, #32
 80056e4:	2100      	movs	r1, #0
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fb5e 	bl	8005da8 <RCCEx_PLLSAI2_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	74fb      	strb	r3, [r7, #19]
      break;
 80056f6:	e000      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80056f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056fa:	7cfb      	ldrb	r3, [r7, #19]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10b      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005700:	4b52      	ldr	r3, [pc, #328]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005706:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800570e:	494f      	ldr	r1, [pc, #316]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005710:	4313      	orrs	r3, r2
 8005712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005716:	e001      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005718:	7cfb      	ldrb	r3, [r7, #19]
 800571a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 80a0 	beq.w	800586a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800572a:	2300      	movs	r3, #0
 800572c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800572e:	4b47      	ldr	r3, [pc, #284]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800573e:	2300      	movs	r3, #0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00d      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005744:	4b41      	ldr	r3, [pc, #260]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005748:	4a40      	ldr	r2, [pc, #256]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800574a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800574e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005750:	4b3e      	ldr	r3, [pc, #248]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005758:	60bb      	str	r3, [r7, #8]
 800575a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800575c:	2301      	movs	r3, #1
 800575e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005760:	4b3b      	ldr	r3, [pc, #236]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a3a      	ldr	r2, [pc, #232]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800576a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800576c:	f7fb fe9e 	bl	80014ac <HAL_GetTick>
 8005770:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005772:	e009      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005774:	f7fb fe9a 	bl	80014ac <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b02      	cmp	r3, #2
 8005780:	d902      	bls.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	74fb      	strb	r3, [r7, #19]
        break;
 8005786:	e005      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005788:	4b31      	ldr	r3, [pc, #196]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005790:	2b00      	cmp	r3, #0
 8005792:	d0ef      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d15c      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800579a:	4b2c      	ldr	r3, [pc, #176]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800579c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d01f      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x200>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d019      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057b8:	4b24      	ldr	r3, [pc, #144]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057c4:	4b21      	ldr	r3, [pc, #132]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ca:	4a20      	ldr	r2, [pc, #128]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057d4:	4b1d      	ldr	r3, [pc, #116]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057da:	4a1c      	ldr	r2, [pc, #112]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057e4:	4a19      	ldr	r2, [pc, #100]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d016      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f6:	f7fb fe59 	bl	80014ac <HAL_GetTick>
 80057fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057fc:	e00b      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057fe:	f7fb fe55 	bl	80014ac <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800580c:	4293      	cmp	r3, r2
 800580e:	d902      	bls.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	74fb      	strb	r3, [r7, #19]
            break;
 8005814:	e006      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005816:	4b0d      	ldr	r3, [pc, #52]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800581c:	f003 0302 	and.w	r3, r3, #2
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0ec      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005824:	7cfb      	ldrb	r3, [r7, #19]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10c      	bne.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800582a:	4b08      	ldr	r3, [pc, #32]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800582c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005830:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800583a:	4904      	ldr	r1, [pc, #16]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583c:	4313      	orrs	r3, r2
 800583e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005842:	e009      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005844:	7cfb      	ldrb	r3, [r7, #19]
 8005846:	74bb      	strb	r3, [r7, #18]
 8005848:	e006      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800584a:	bf00      	nop
 800584c:	40021000 	.word	0x40021000
 8005850:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005854:	7cfb      	ldrb	r3, [r7, #19]
 8005856:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005858:	7c7b      	ldrb	r3, [r7, #17]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d105      	bne.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800585e:	4b9e      	ldr	r3, [pc, #632]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005862:	4a9d      	ldr	r2, [pc, #628]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005864:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005868:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005876:	4b98      	ldr	r3, [pc, #608]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587c:	f023 0203 	bic.w	r2, r3, #3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	4994      	ldr	r1, [pc, #592]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005886:	4313      	orrs	r3, r2
 8005888:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00a      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005898:	4b8f      	ldr	r3, [pc, #572]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589e:	f023 020c 	bic.w	r2, r3, #12
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a6:	498c      	ldr	r1, [pc, #560]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0304 	and.w	r3, r3, #4
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058ba:	4b87      	ldr	r3, [pc, #540]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c8:	4983      	ldr	r1, [pc, #524]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0308 	and.w	r3, r3, #8
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00a      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058dc:	4b7e      	ldr	r3, [pc, #504]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ea:	497b      	ldr	r1, [pc, #492]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0310 	and.w	r3, r3, #16
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00a      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058fe:	4b76      	ldr	r3, [pc, #472]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005904:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800590c:	4972      	ldr	r1, [pc, #456]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590e:	4313      	orrs	r3, r2
 8005910:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00a      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005920:	4b6d      	ldr	r3, [pc, #436]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005926:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800592e:	496a      	ldr	r1, [pc, #424]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005930:	4313      	orrs	r3, r2
 8005932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00a      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005942:	4b65      	ldr	r3, [pc, #404]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005948:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005950:	4961      	ldr	r1, [pc, #388]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005952:	4313      	orrs	r3, r2
 8005954:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00a      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005964:	4b5c      	ldr	r3, [pc, #368]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800596a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005972:	4959      	ldr	r1, [pc, #356]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005974:	4313      	orrs	r3, r2
 8005976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00a      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005986:	4b54      	ldr	r3, [pc, #336]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800598c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005994:	4950      	ldr	r1, [pc, #320]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005996:	4313      	orrs	r3, r2
 8005998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059a8:	4b4b      	ldr	r3, [pc, #300]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059b6:	4948      	ldr	r1, [pc, #288]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00a      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059ca:	4b43      	ldr	r3, [pc, #268]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059d8:	493f      	ldr	r1, [pc, #252]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d028      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059ec:	4b3a      	ldr	r3, [pc, #232]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059fa:	4937      	ldr	r1, [pc, #220]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a0a:	d106      	bne.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a0c:	4b32      	ldr	r3, [pc, #200]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	4a31      	ldr	r2, [pc, #196]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a16:	60d3      	str	r3, [r2, #12]
 8005a18:	e011      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a22:	d10c      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	3304      	adds	r3, #4
 8005a28:	2101      	movs	r1, #1
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 f8c8 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 8005a30:	4603      	mov	r3, r0
 8005a32:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a34:	7cfb      	ldrb	r3, [r7, #19]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005a3a:	7cfb      	ldrb	r3, [r7, #19]
 8005a3c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d028      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a4a:	4b23      	ldr	r3, [pc, #140]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a50:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a58:	491f      	ldr	r1, [pc, #124]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a68:	d106      	bne.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	4a1a      	ldr	r2, [pc, #104]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a74:	60d3      	str	r3, [r2, #12]
 8005a76:	e011      	b.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a80:	d10c      	bne.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	3304      	adds	r3, #4
 8005a86:	2101      	movs	r1, #1
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f000 f899 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a92:	7cfb      	ldrb	r3, [r7, #19]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d001      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005a98:	7cfb      	ldrb	r3, [r7, #19]
 8005a9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d02b      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ab6:	4908      	ldr	r1, [pc, #32]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ac6:	d109      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ac8:	4b03      	ldr	r3, [pc, #12]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	4a02      	ldr	r2, [pc, #8]	@ (8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ad2:	60d3      	str	r3, [r2, #12]
 8005ad4:	e014      	b.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005ad6:	bf00      	nop
 8005ad8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ae0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ae4:	d10c      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	3304      	adds	r3, #4
 8005aea:	2101      	movs	r1, #1
 8005aec:	4618      	mov	r0, r3
 8005aee:	f000 f867 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 8005af2:	4603      	mov	r3, r0
 8005af4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005af6:	7cfb      	ldrb	r3, [r7, #19]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d001      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005afc:	7cfb      	ldrb	r3, [r7, #19]
 8005afe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d02f      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b1a:	4928      	ldr	r1, [pc, #160]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b2a:	d10d      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3304      	adds	r3, #4
 8005b30:	2102      	movs	r1, #2
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 f844 	bl	8005bc0 <RCCEx_PLLSAI1_Config>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b3c:	7cfb      	ldrb	r3, [r7, #19]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d014      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b42:	7cfb      	ldrb	r3, [r7, #19]
 8005b44:	74bb      	strb	r3, [r7, #18]
 8005b46:	e011      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b50:	d10c      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3320      	adds	r3, #32
 8005b56:	2102      	movs	r1, #2
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f000 f925 	bl	8005da8 <RCCEx_PLLSAI2_Config>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b62:	7cfb      	ldrb	r3, [r7, #19]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b68:	7cfb      	ldrb	r3, [r7, #19]
 8005b6a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00a      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b78:	4b10      	ldr	r3, [pc, #64]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b86:	490d      	ldr	r1, [pc, #52]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00b      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b9a:	4b08      	ldr	r3, [pc, #32]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005baa:	4904      	ldr	r1, [pc, #16]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005bb2:	7cbb      	ldrb	r3, [r7, #18]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3718      	adds	r7, #24
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40021000 	.word	0x40021000

08005bc0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bce:	4b75      	ldr	r3, [pc, #468]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f003 0303 	and.w	r3, r3, #3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d018      	beq.n	8005c0c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005bda:	4b72      	ldr	r3, [pc, #456]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	f003 0203 	and.w	r2, r3, #3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d10d      	bne.n	8005c06 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
       ||
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d009      	beq.n	8005c06 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005bf2:	4b6c      	ldr	r3, [pc, #432]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	091b      	lsrs	r3, r3, #4
 8005bf8:	f003 0307 	and.w	r3, r3, #7
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
       ||
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d047      	beq.n	8005c96 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	73fb      	strb	r3, [r7, #15]
 8005c0a:	e044      	b.n	8005c96 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b03      	cmp	r3, #3
 8005c12:	d018      	beq.n	8005c46 <RCCEx_PLLSAI1_Config+0x86>
 8005c14:	2b03      	cmp	r3, #3
 8005c16:	d825      	bhi.n	8005c64 <RCCEx_PLLSAI1_Config+0xa4>
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d002      	beq.n	8005c22 <RCCEx_PLLSAI1_Config+0x62>
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d009      	beq.n	8005c34 <RCCEx_PLLSAI1_Config+0x74>
 8005c20:	e020      	b.n	8005c64 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c22:	4b60      	ldr	r3, [pc, #384]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d11d      	bne.n	8005c6a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c32:	e01a      	b.n	8005c6a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c34:	4b5b      	ldr	r3, [pc, #364]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d116      	bne.n	8005c6e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c44:	e013      	b.n	8005c6e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c46:	4b57      	ldr	r3, [pc, #348]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d10f      	bne.n	8005c72 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c52:	4b54      	ldr	r3, [pc, #336]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d109      	bne.n	8005c72 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c62:	e006      	b.n	8005c72 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
      break;
 8005c68:	e004      	b.n	8005c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c6a:	bf00      	nop
 8005c6c:	e002      	b.n	8005c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c6e:	bf00      	nop
 8005c70:	e000      	b.n	8005c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c72:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10d      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6819      	ldr	r1, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	430b      	orrs	r3, r1
 8005c90:	4944      	ldr	r1, [pc, #272]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d17d      	bne.n	8005d98 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005c9c:	4b41      	ldr	r3, [pc, #260]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a40      	ldr	r2, [pc, #256]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ca6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ca8:	f7fb fc00 	bl	80014ac <HAL_GetTick>
 8005cac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cae:	e009      	b.n	8005cc4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cb0:	f7fb fbfc 	bl	80014ac <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d902      	bls.n	8005cc4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	73fb      	strb	r3, [r7, #15]
        break;
 8005cc2:	e005      	b.n	8005cd0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cc4:	4b37      	ldr	r3, [pc, #220]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1ef      	bne.n	8005cb0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d160      	bne.n	8005d98 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d111      	bne.n	8005d00 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cdc:	4b31      	ldr	r3, [pc, #196]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ce4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6892      	ldr	r2, [r2, #8]
 8005cec:	0211      	lsls	r1, r2, #8
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	68d2      	ldr	r2, [r2, #12]
 8005cf2:	0912      	lsrs	r2, r2, #4
 8005cf4:	0452      	lsls	r2, r2, #17
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	492a      	ldr	r1, [pc, #168]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	610b      	str	r3, [r1, #16]
 8005cfe:	e027      	b.n	8005d50 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d112      	bne.n	8005d2c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d06:	4b27      	ldr	r3, [pc, #156]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	6892      	ldr	r2, [r2, #8]
 8005d16:	0211      	lsls	r1, r2, #8
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6912      	ldr	r2, [r2, #16]
 8005d1c:	0852      	lsrs	r2, r2, #1
 8005d1e:	3a01      	subs	r2, #1
 8005d20:	0552      	lsls	r2, r2, #21
 8005d22:	430a      	orrs	r2, r1
 8005d24:	491f      	ldr	r1, [pc, #124]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	610b      	str	r3, [r1, #16]
 8005d2a:	e011      	b.n	8005d50 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005d34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	6892      	ldr	r2, [r2, #8]
 8005d3c:	0211      	lsls	r1, r2, #8
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6952      	ldr	r2, [r2, #20]
 8005d42:	0852      	lsrs	r2, r2, #1
 8005d44:	3a01      	subs	r2, #1
 8005d46:	0652      	lsls	r2, r2, #25
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	4916      	ldr	r1, [pc, #88]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d50:	4b14      	ldr	r3, [pc, #80]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a13      	ldr	r2, [pc, #76]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d5a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d5c:	f7fb fba6 	bl	80014ac <HAL_GetTick>
 8005d60:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d62:	e009      	b.n	8005d78 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d64:	f7fb fba2 	bl	80014ac <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d902      	bls.n	8005d78 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	73fb      	strb	r3, [r7, #15]
          break;
 8005d76:	e005      	b.n	8005d84 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d78:	4b0a      	ldr	r3, [pc, #40]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d0ef      	beq.n	8005d64 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d106      	bne.n	8005d98 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d8a:	4b06      	ldr	r3, [pc, #24]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d8c:	691a      	ldr	r2, [r3, #16]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	4904      	ldr	r1, [pc, #16]	@ (8005da4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40021000 	.word	0x40021000

08005da8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005db6:	4b6a      	ldr	r3, [pc, #424]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	f003 0303 	and.w	r3, r3, #3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d018      	beq.n	8005df4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005dc2:	4b67      	ldr	r3, [pc, #412]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f003 0203 	and.w	r2, r3, #3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d10d      	bne.n	8005dee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
       ||
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d009      	beq.n	8005dee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005dda:	4b61      	ldr	r3, [pc, #388]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	091b      	lsrs	r3, r3, #4
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
       ||
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d047      	beq.n	8005e7e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	73fb      	strb	r3, [r7, #15]
 8005df2:	e044      	b.n	8005e7e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b03      	cmp	r3, #3
 8005dfa:	d018      	beq.n	8005e2e <RCCEx_PLLSAI2_Config+0x86>
 8005dfc:	2b03      	cmp	r3, #3
 8005dfe:	d825      	bhi.n	8005e4c <RCCEx_PLLSAI2_Config+0xa4>
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d002      	beq.n	8005e0a <RCCEx_PLLSAI2_Config+0x62>
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d009      	beq.n	8005e1c <RCCEx_PLLSAI2_Config+0x74>
 8005e08:	e020      	b.n	8005e4c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e0a:	4b55      	ldr	r3, [pc, #340]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d11d      	bne.n	8005e52 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e1a:	e01a      	b.n	8005e52 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e1c:	4b50      	ldr	r3, [pc, #320]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d116      	bne.n	8005e56 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e2c:	e013      	b.n	8005e56 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e2e:	4b4c      	ldr	r3, [pc, #304]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10f      	bne.n	8005e5a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e3a:	4b49      	ldr	r3, [pc, #292]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d109      	bne.n	8005e5a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e4a:	e006      	b.n	8005e5a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e50:	e004      	b.n	8005e5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e52:	bf00      	nop
 8005e54:	e002      	b.n	8005e5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e56:	bf00      	nop
 8005e58:	e000      	b.n	8005e5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10d      	bne.n	8005e7e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e62:	4b3f      	ldr	r3, [pc, #252]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6819      	ldr	r1, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	430b      	orrs	r3, r1
 8005e78:	4939      	ldr	r1, [pc, #228]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e7e:	7bfb      	ldrb	r3, [r7, #15]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d167      	bne.n	8005f54 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e84:	4b36      	ldr	r3, [pc, #216]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a35      	ldr	r2, [pc, #212]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e90:	f7fb fb0c 	bl	80014ac <HAL_GetTick>
 8005e94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e96:	e009      	b.n	8005eac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e98:	f7fb fb08 	bl	80014ac <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d902      	bls.n	8005eac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	73fb      	strb	r3, [r7, #15]
        break;
 8005eaa:	e005      	b.n	8005eb8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eac:	4b2c      	ldr	r3, [pc, #176]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1ef      	bne.n	8005e98 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d14a      	bne.n	8005f54 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d111      	bne.n	8005ee8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ec4:	4b26      	ldr	r3, [pc, #152]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	6892      	ldr	r2, [r2, #8]
 8005ed4:	0211      	lsls	r1, r2, #8
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	68d2      	ldr	r2, [r2, #12]
 8005eda:	0912      	lsrs	r2, r2, #4
 8005edc:	0452      	lsls	r2, r2, #17
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	491f      	ldr	r1, [pc, #124]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	614b      	str	r3, [r1, #20]
 8005ee6:	e011      	b.n	8005f0c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005ef0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6892      	ldr	r2, [r2, #8]
 8005ef8:	0211      	lsls	r1, r2, #8
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6912      	ldr	r2, [r2, #16]
 8005efe:	0852      	lsrs	r2, r2, #1
 8005f00:	3a01      	subs	r2, #1
 8005f02:	0652      	lsls	r2, r2, #25
 8005f04:	430a      	orrs	r2, r1
 8005f06:	4916      	ldr	r1, [pc, #88]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f0c:	4b14      	ldr	r3, [pc, #80]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a13      	ldr	r2, [pc, #76]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f18:	f7fb fac8 	bl	80014ac <HAL_GetTick>
 8005f1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f1e:	e009      	b.n	8005f34 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f20:	f7fb fac4 	bl	80014ac <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d902      	bls.n	8005f34 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	73fb      	strb	r3, [r7, #15]
          break;
 8005f32:	e005      	b.n	8005f40 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f34:	4b0a      	ldr	r3, [pc, #40]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d0ef      	beq.n	8005f20 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d106      	bne.n	8005f54 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f46:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f48:	695a      	ldr	r2, [r3, #20]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	4904      	ldr	r1, [pc, #16]	@ (8005f60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	40021000 	.word	0x40021000

08005f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e049      	b.n	800600a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d106      	bne.n	8005f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7fb f834 	bl	8000ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f000 f8fe 	bl	80061a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
 800601a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601c:	2300      	movs	r3, #0
 800601e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006026:	2b01      	cmp	r3, #1
 8006028:	d101      	bne.n	800602e <HAL_TIM_ConfigClockSource+0x1c>
 800602a:	2302      	movs	r3, #2
 800602c:	e0b6      	b.n	800619c <HAL_TIM_ConfigClockSource+0x18a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800604c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006050:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006058:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606a:	d03e      	beq.n	80060ea <HAL_TIM_ConfigClockSource+0xd8>
 800606c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006070:	f200 8087 	bhi.w	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006078:	f000 8086 	beq.w	8006188 <HAL_TIM_ConfigClockSource+0x176>
 800607c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006080:	d87f      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006082:	2b70      	cmp	r3, #112	@ 0x70
 8006084:	d01a      	beq.n	80060bc <HAL_TIM_ConfigClockSource+0xaa>
 8006086:	2b70      	cmp	r3, #112	@ 0x70
 8006088:	d87b      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 800608a:	2b60      	cmp	r3, #96	@ 0x60
 800608c:	d050      	beq.n	8006130 <HAL_TIM_ConfigClockSource+0x11e>
 800608e:	2b60      	cmp	r3, #96	@ 0x60
 8006090:	d877      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006092:	2b50      	cmp	r3, #80	@ 0x50
 8006094:	d03c      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0xfe>
 8006096:	2b50      	cmp	r3, #80	@ 0x50
 8006098:	d873      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 800609a:	2b40      	cmp	r3, #64	@ 0x40
 800609c:	d058      	beq.n	8006150 <HAL_TIM_ConfigClockSource+0x13e>
 800609e:	2b40      	cmp	r3, #64	@ 0x40
 80060a0:	d86f      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060a2:	2b30      	cmp	r3, #48	@ 0x30
 80060a4:	d064      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060a6:	2b30      	cmp	r3, #48	@ 0x30
 80060a8:	d86b      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	d060      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	d867      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d05c      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d05a      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060ba:	e062      	b.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060cc:	f000 f98a 	bl	80063e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060de:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	609a      	str	r2, [r3, #8]
      break;
 80060e8:	e04f      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060fa:	f000 f973 	bl	80063e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800610c:	609a      	str	r2, [r3, #8]
      break;
 800610e:	e03c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800611c:	461a      	mov	r2, r3
 800611e:	f000 f8e7 	bl	80062f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2150      	movs	r1, #80	@ 0x50
 8006128:	4618      	mov	r0, r3
 800612a:	f000 f940 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800612e:	e02c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800613c:	461a      	mov	r2, r3
 800613e:	f000 f906 	bl	800634e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2160      	movs	r1, #96	@ 0x60
 8006148:	4618      	mov	r0, r3
 800614a:	f000 f930 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800614e:	e01c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800615c:	461a      	mov	r2, r3
 800615e:	f000 f8c7 	bl	80062f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2140      	movs	r1, #64	@ 0x40
 8006168:	4618      	mov	r0, r3
 800616a:	f000 f920 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800616e:	e00c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f000 f917 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 8006180:	e003      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	73fb      	strb	r3, [r7, #15]
      break;
 8006186:	e000      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006188:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800619a:	7bfb      	ldrb	r3, [r7, #15]
}
 800619c:	4618      	mov	r0, r3
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a46      	ldr	r2, [pc, #280]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d013      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c2:	d00f      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a43      	ldr	r2, [pc, #268]	@ (80062d4 <TIM_Base_SetConfig+0x130>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00b      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a42      	ldr	r2, [pc, #264]	@ (80062d8 <TIM_Base_SetConfig+0x134>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d007      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a41      	ldr	r2, [pc, #260]	@ (80062dc <TIM_Base_SetConfig+0x138>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d003      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a40      	ldr	r2, [pc, #256]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d108      	bne.n	80061f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a35      	ldr	r2, [pc, #212]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d01f      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006204:	d01b      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a32      	ldr	r2, [pc, #200]	@ (80062d4 <TIM_Base_SetConfig+0x130>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d017      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a31      	ldr	r2, [pc, #196]	@ (80062d8 <TIM_Base_SetConfig+0x134>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d013      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a30      	ldr	r2, [pc, #192]	@ (80062dc <TIM_Base_SetConfig+0x138>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d00f      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a2f      	ldr	r2, [pc, #188]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d00b      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a2e      	ldr	r2, [pc, #184]	@ (80062e4 <TIM_Base_SetConfig+0x140>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d007      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a2d      	ldr	r2, [pc, #180]	@ (80062e8 <TIM_Base_SetConfig+0x144>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d003      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a2c      	ldr	r2, [pc, #176]	@ (80062ec <TIM_Base_SetConfig+0x148>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d108      	bne.n	8006250 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	4313      	orrs	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a16      	ldr	r2, [pc, #88]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00f      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a18      	ldr	r2, [pc, #96]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d00b      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a17      	ldr	r2, [pc, #92]	@ (80062e4 <TIM_Base_SetConfig+0x140>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d007      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a16      	ldr	r2, [pc, #88]	@ (80062e8 <TIM_Base_SetConfig+0x144>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d003      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a15      	ldr	r2, [pc, #84]	@ (80062ec <TIM_Base_SetConfig+0x148>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d103      	bne.n	80062a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	691a      	ldr	r2, [r3, #16]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d105      	bne.n	80062c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	f023 0201 	bic.w	r2, r3, #1
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	611a      	str	r2, [r3, #16]
  }
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800

080062f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0201 	bic.w	r2, r3, #1
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800631a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f023 030a 	bic.w	r3, r3, #10
 800632c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	4313      	orrs	r3, r2
 8006334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	621a      	str	r2, [r3, #32]
}
 8006342:	bf00      	nop
 8006344:	371c      	adds	r7, #28
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800634e:	b480      	push	{r7}
 8006350:	b087      	sub	sp, #28
 8006352:	af00      	add	r7, sp, #0
 8006354:	60f8      	str	r0, [r7, #12]
 8006356:	60b9      	str	r1, [r7, #8]
 8006358:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	f023 0210 	bic.w	r2, r3, #16
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006378:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	031b      	lsls	r3, r3, #12
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	4313      	orrs	r3, r2
 8006382:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800638a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	011b      	lsls	r3, r3, #4
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b085      	sub	sp, #20
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
 80063b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	f043 0307 	orr.w	r3, r3, #7
 80063d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	609a      	str	r2, [r3, #8]
}
 80063d8:	bf00      	nop
 80063da:	3714      	adds	r7, #20
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
 80063f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	021a      	lsls	r2, r3, #8
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	431a      	orrs	r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	4313      	orrs	r3, r2
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	609a      	str	r2, [r3, #8]
}
 8006418:	bf00      	nop
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006434:	2b01      	cmp	r3, #1
 8006436:	d101      	bne.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006438:	2302      	movs	r3, #2
 800643a:	e068      	b.n	800650e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a2e      	ldr	r2, [pc, #184]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d004      	beq.n	8006470 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a2d      	ldr	r2, [pc, #180]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d108      	bne.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006476:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006488:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1e      	ldr	r2, [pc, #120]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d01d      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ae:	d018      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d013      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a1a      	ldr	r2, [pc, #104]	@ (8006528 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00e      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a18      	ldr	r2, [pc, #96]	@ (800652c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d009      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a13      	ldr	r2, [pc, #76]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d004      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a14      	ldr	r2, [pc, #80]	@ (8006530 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d10c      	bne.n	80064fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	40012c00 	.word	0x40012c00
 8006520:	40013400 	.word	0x40013400
 8006524:	40000400 	.word	0x40000400
 8006528:	40000800 	.word	0x40000800
 800652c:	40000c00 	.word	0x40000c00
 8006530:	40014000 	.word	0x40014000

08006534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e040      	b.n	80065c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800654a:	2b00      	cmp	r3, #0
 800654c:	d106      	bne.n	800655c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7fa fd6c 	bl	8001034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2224      	movs	r2, #36	@ 0x24
 8006560:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f022 0201 	bic.w	r2, r2, #1
 8006570:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fe8c 	bl	8007298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fbd1 	bl	8006d28 <UART_SetConfig>
 8006586:	4603      	mov	r3, r0
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e01b      	b.n	80065c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800659e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689a      	ldr	r2, [r3, #8]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 ff0b 	bl	80073dc <UART_CheckIdleState>
 80065c6:	4603      	mov	r3, r0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3708      	adds	r7, #8
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08a      	sub	sp, #40	@ 0x28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	4613      	mov	r3, r2
 80065dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d165      	bne.n	80066b2 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_UART_Transmit_DMA+0x22>
 80065ec:	88fb      	ldrh	r3, [r7, #6]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e05e      	b.n	80066b4 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	68ba      	ldr	r2, [r7, #8]
 80065fa:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	88fa      	ldrh	r2, [r7, #6]
 8006600:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	88fa      	ldrh	r2, [r7, #6]
 8006608:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2221      	movs	r2, #33	@ 0x21
 8006618:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661e:	2b00      	cmp	r3, #0
 8006620:	d027      	beq.n	8006672 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006626:	4a25      	ldr	r2, [pc, #148]	@ (80066bc <HAL_UART_Transmit_DMA+0xec>)
 8006628:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662e:	4a24      	ldr	r2, [pc, #144]	@ (80066c0 <HAL_UART_Transmit_DMA+0xf0>)
 8006630:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006636:	4a23      	ldr	r2, [pc, #140]	@ (80066c4 <HAL_UART_Transmit_DMA+0xf4>)
 8006638:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663e:	2200      	movs	r2, #0
 8006640:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800664a:	4619      	mov	r1, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3328      	adds	r3, #40	@ 0x28
 8006652:	461a      	mov	r2, r3
 8006654:	88fb      	ldrh	r3, [r7, #6]
 8006656:	f7fc fe8d 	bl	8003374 <HAL_DMA_Start_IT>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d008      	beq.n	8006672 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2210      	movs	r2, #16
 8006664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2220      	movs	r2, #32
 800666c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e020      	b.n	80066b4 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2240      	movs	r2, #64	@ 0x40
 8006678:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	3308      	adds	r3, #8
 8006680:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	613b      	str	r3, [r7, #16]
   return(result);
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3308      	adds	r3, #8
 8006698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800669a:	623a      	str	r2, [r7, #32]
 800669c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	69f9      	ldr	r1, [r7, #28]
 80066a0:	6a3a      	ldr	r2, [r7, #32]
 80066a2:	e841 2300 	strex	r3, r2, [r1]
 80066a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1e5      	bne.n	800667a <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	e000      	b.n	80066b4 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80066b2:	2302      	movs	r3, #2
  }
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3728      	adds	r7, #40	@ 0x28
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	0800771b 	.word	0x0800771b
 80066c0:	080077b5 	.word	0x080077b5
 80066c4:	080077d1 	.word	0x080077d1

080066c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b0ba      	sub	sp, #232	@ 0xe8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80066ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80066f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80066f6:	4013      	ands	r3, r2
 80066f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80066fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006700:	2b00      	cmp	r3, #0
 8006702:	d115      	bne.n	8006730 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006708:	f003 0320 	and.w	r3, r3, #32
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00f      	beq.n	8006730 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006714:	f003 0320 	and.w	r3, r3, #32
 8006718:	2b00      	cmp	r3, #0
 800671a:	d009      	beq.n	8006730 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 82ca 	beq.w	8006cba <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	4798      	blx	r3
      }
      return;
 800672e:	e2c4      	b.n	8006cba <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 8117 	beq.w	8006968 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800673a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d106      	bne.n	8006754 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006746:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800674a:	4b85      	ldr	r3, [pc, #532]	@ (8006960 <HAL_UART_IRQHandler+0x298>)
 800674c:	4013      	ands	r3, r2
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 810a 	beq.w	8006968 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	2b00      	cmp	r3, #0
 800675e:	d011      	beq.n	8006784 <HAL_UART_IRQHandler+0xbc>
 8006760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2201      	movs	r2, #1
 8006772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800677a:	f043 0201 	orr.w	r2, r3, #1
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d011      	beq.n	80067b4 <HAL_UART_IRQHandler+0xec>
 8006790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2202      	movs	r2, #2
 80067a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067aa:	f043 0204 	orr.w	r2, r3, #4
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d011      	beq.n	80067e4 <HAL_UART_IRQHandler+0x11c>
 80067c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067c4:	f003 0301 	and.w	r3, r3, #1
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00b      	beq.n	80067e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2204      	movs	r2, #4
 80067d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067da:	f043 0202 	orr.w	r2, r3, #2
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80067e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e8:	f003 0308 	and.w	r3, r3, #8
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d017      	beq.n	8006820 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80067f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f4:	f003 0320 	and.w	r3, r3, #32
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d105      	bne.n	8006808 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80067fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006800:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00b      	beq.n	8006820 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2208      	movs	r2, #8
 800680e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006816:	f043 0208 	orr.w	r2, r3, #8
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006824:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006828:	2b00      	cmp	r3, #0
 800682a:	d012      	beq.n	8006852 <HAL_UART_IRQHandler+0x18a>
 800682c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d00c      	beq.n	8006852 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006848:	f043 0220 	orr.w	r2, r3, #32
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 8230 	beq.w	8006cbe <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800685e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00d      	beq.n	8006886 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800686a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800686e:	f003 0320 	and.w	r3, r3, #32
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800687a:	2b00      	cmp	r3, #0
 800687c:	d003      	beq.n	8006886 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800688c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800689a:	2b40      	cmp	r3, #64	@ 0x40
 800689c:	d005      	beq.n	80068aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800689e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d04f      	beq.n	800694a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 fed1 	bl	8007652 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ba:	2b40      	cmp	r3, #64	@ 0x40
 80068bc:	d141      	bne.n	8006942 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3308      	adds	r3, #8
 80068c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3308      	adds	r3, #8
 80068e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1d9      	bne.n	80068be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800690e:	2b00      	cmp	r3, #0
 8006910:	d013      	beq.n	800693a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006916:	4a13      	ldr	r2, [pc, #76]	@ (8006964 <HAL_UART_IRQHandler+0x29c>)
 8006918:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800691e:	4618      	mov	r0, r3
 8006920:	f7fc fdc6 	bl	80034b0 <HAL_DMA_Abort_IT>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d017      	beq.n	800695a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800692e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006934:	4610      	mov	r0, r2
 8006936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006938:	e00f      	b.n	800695a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f9de 	bl	8006cfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006940:	e00b      	b.n	800695a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f9da 	bl	8006cfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006948:	e007      	b.n	800695a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f9d6 	bl	8006cfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006958:	e1b1      	b.n	8006cbe <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800695a:	bf00      	nop
    return;
 800695c:	e1af      	b.n	8006cbe <HAL_UART_IRQHandler+0x5f6>
 800695e:	bf00      	nop
 8006960:	04000120 	.word	0x04000120
 8006964:	0800784f 	.word	0x0800784f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696c:	2b01      	cmp	r3, #1
 800696e:	f040 816a 	bne.w	8006c46 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006976:	f003 0310 	and.w	r3, r3, #16
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 8163 	beq.w	8006c46 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006984:	f003 0310 	and.w	r3, r3, #16
 8006988:	2b00      	cmp	r3, #0
 800698a:	f000 815c 	beq.w	8006c46 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2210      	movs	r2, #16
 8006994:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	f040 80d4 	bne.w	8006b4e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	f000 80ad 	beq.w	8006b16 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069c6:	429a      	cmp	r2, r3
 80069c8:	f080 80a5 	bcs.w	8006b16 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0320 	and.w	r3, r3, #32
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f040 8086 	bne.w	8006af4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069f4:	e853 3f00 	ldrex	r3, [r3]
 80069f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a16:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a22:	e841 2300 	strex	r3, r2, [r1]
 8006a26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1da      	bne.n	80069e8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3308      	adds	r3, #8
 8006a38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a44:	f023 0301 	bic.w	r3, r3, #1
 8006a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3308      	adds	r3, #8
 8006a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e1      	bne.n	8006a32 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3308      	adds	r3, #8
 8006a74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1e3      	bne.n	8006a6e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ac4:	f023 0310 	bic.w	r3, r3, #16
 8006ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ad6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ad8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ada:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006adc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ade:	e841 2300 	strex	r3, r2, [r1]
 8006ae2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1e4      	bne.n	8006ab4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fc fca0 	bl	8003434 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2202      	movs	r2, #2
 8006af8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f8fe 	bl	8006d10 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b14:	e0d5      	b.n	8006cc2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b20:	429a      	cmp	r2, r3
 8006b22:	f040 80ce 	bne.w	8006cc2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0320 	and.w	r3, r3, #32
 8006b32:	2b20      	cmp	r3, #32
 8006b34:	f040 80c5 	bne.w	8006cc2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b44:	4619      	mov	r1, r3
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f8e2 	bl	8006d10 <HAL_UARTEx_RxEventCallback>
      return;
 8006b4c:	e0b9      	b.n	8006cc2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 80ab 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006b70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f000 80a6 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	461a      	mov	r2, r3
 8006b98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e4      	bne.n	8006b7a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bba:	e853 3f00 	ldrex	r3, [r3]
 8006bbe:	623b      	str	r3, [r7, #32]
   return(result);
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	f023 0301 	bic.w	r3, r3, #1
 8006bc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3308      	adds	r3, #8
 8006bd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bd4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bdc:	e841 2300 	strex	r3, r2, [r1]
 8006be0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1e3      	bne.n	8006bb0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	e853 3f00 	ldrex	r3, [r3]
 8006c08:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f023 0310 	bic.w	r3, r3, #16
 8006c10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006c1e:	61fb      	str	r3, [r7, #28]
 8006c20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	69b9      	ldr	r1, [r7, #24]
 8006c24:	69fa      	ldr	r2, [r7, #28]
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e4      	bne.n	8006bfc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f866 	bl	8006d10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c44:	e03f      	b.n	8006cc6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00e      	beq.n	8006c70 <HAL_UART_IRQHandler+0x5a8>
 8006c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d008      	beq.n	8006c70 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006c66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fe30 	bl	80078ce <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c6e:	e02d      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00e      	beq.n	8006c9a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d008      	beq.n	8006c9a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01c      	beq.n	8006cca <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	4798      	blx	r3
    }
    return;
 8006c98:	e017      	b.n	8006cca <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d012      	beq.n	8006ccc <HAL_UART_IRQHandler+0x604>
 8006ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00c      	beq.n	8006ccc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 fde1 	bl	800787a <UART_EndTransmit_IT>
    return;
 8006cb8:	e008      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
      return;
 8006cba:	bf00      	nop
 8006cbc:	e006      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
    return;
 8006cbe:	bf00      	nop
 8006cc0:	e004      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
      return;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
      return;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <HAL_UART_IRQHandler+0x604>
    return;
 8006cca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006ccc:	37e8      	adds	r7, #232	@ 0xe8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop

08006cd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006cf0:	bf00      	nop
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d2c:	b08a      	sub	sp, #40	@ 0x28
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	431a      	orrs	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	431a      	orrs	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	69db      	ldr	r3, [r3, #28]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	4ba4      	ldr	r3, [pc, #656]	@ (8006fe8 <UART_SetConfig+0x2c0>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	6812      	ldr	r2, [r2, #0]
 8006d5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d60:	430b      	orrs	r3, r1
 8006d62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	68da      	ldr	r2, [r3, #12]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a99      	ldr	r2, [pc, #612]	@ (8006fec <UART_SetConfig+0x2c4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d004      	beq.n	8006d94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d90:	4313      	orrs	r3, r2
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da4:	430a      	orrs	r2, r1
 8006da6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a90      	ldr	r2, [pc, #576]	@ (8006ff0 <UART_SetConfig+0x2c8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d126      	bne.n	8006e00 <UART_SetConfig+0xd8>
 8006db2:	4b90      	ldr	r3, [pc, #576]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006db8:	f003 0303 	and.w	r3, r3, #3
 8006dbc:	2b03      	cmp	r3, #3
 8006dbe:	d81b      	bhi.n	8006df8 <UART_SetConfig+0xd0>
 8006dc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc8 <UART_SetConfig+0xa0>)
 8006dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc6:	bf00      	nop
 8006dc8:	08006dd9 	.word	0x08006dd9
 8006dcc:	08006de9 	.word	0x08006de9
 8006dd0:	08006de1 	.word	0x08006de1
 8006dd4:	08006df1 	.word	0x08006df1
 8006dd8:	2301      	movs	r3, #1
 8006dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dde:	e116      	b.n	800700e <UART_SetConfig+0x2e6>
 8006de0:	2302      	movs	r3, #2
 8006de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006de6:	e112      	b.n	800700e <UART_SetConfig+0x2e6>
 8006de8:	2304      	movs	r3, #4
 8006dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dee:	e10e      	b.n	800700e <UART_SetConfig+0x2e6>
 8006df0:	2308      	movs	r3, #8
 8006df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006df6:	e10a      	b.n	800700e <UART_SetConfig+0x2e6>
 8006df8:	2310      	movs	r3, #16
 8006dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dfe:	e106      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a7c      	ldr	r2, [pc, #496]	@ (8006ff8 <UART_SetConfig+0x2d0>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d138      	bne.n	8006e7c <UART_SetConfig+0x154>
 8006e0a:	4b7a      	ldr	r3, [pc, #488]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e10:	f003 030c 	and.w	r3, r3, #12
 8006e14:	2b0c      	cmp	r3, #12
 8006e16:	d82d      	bhi.n	8006e74 <UART_SetConfig+0x14c>
 8006e18:	a201      	add	r2, pc, #4	@ (adr r2, 8006e20 <UART_SetConfig+0xf8>)
 8006e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1e:	bf00      	nop
 8006e20:	08006e55 	.word	0x08006e55
 8006e24:	08006e75 	.word	0x08006e75
 8006e28:	08006e75 	.word	0x08006e75
 8006e2c:	08006e75 	.word	0x08006e75
 8006e30:	08006e65 	.word	0x08006e65
 8006e34:	08006e75 	.word	0x08006e75
 8006e38:	08006e75 	.word	0x08006e75
 8006e3c:	08006e75 	.word	0x08006e75
 8006e40:	08006e5d 	.word	0x08006e5d
 8006e44:	08006e75 	.word	0x08006e75
 8006e48:	08006e75 	.word	0x08006e75
 8006e4c:	08006e75 	.word	0x08006e75
 8006e50:	08006e6d 	.word	0x08006e6d
 8006e54:	2300      	movs	r3, #0
 8006e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5a:	e0d8      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e62:	e0d4      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e64:	2304      	movs	r3, #4
 8006e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6a:	e0d0      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e72:	e0cc      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e74:	2310      	movs	r3, #16
 8006e76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e7a:	e0c8      	b.n	800700e <UART_SetConfig+0x2e6>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a5e      	ldr	r2, [pc, #376]	@ (8006ffc <UART_SetConfig+0x2d4>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d125      	bne.n	8006ed2 <UART_SetConfig+0x1aa>
 8006e86:	4b5b      	ldr	r3, [pc, #364]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e8c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e90:	2b30      	cmp	r3, #48	@ 0x30
 8006e92:	d016      	beq.n	8006ec2 <UART_SetConfig+0x19a>
 8006e94:	2b30      	cmp	r3, #48	@ 0x30
 8006e96:	d818      	bhi.n	8006eca <UART_SetConfig+0x1a2>
 8006e98:	2b20      	cmp	r3, #32
 8006e9a:	d00a      	beq.n	8006eb2 <UART_SetConfig+0x18a>
 8006e9c:	2b20      	cmp	r3, #32
 8006e9e:	d814      	bhi.n	8006eca <UART_SetConfig+0x1a2>
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d002      	beq.n	8006eaa <UART_SetConfig+0x182>
 8006ea4:	2b10      	cmp	r3, #16
 8006ea6:	d008      	beq.n	8006eba <UART_SetConfig+0x192>
 8006ea8:	e00f      	b.n	8006eca <UART_SetConfig+0x1a2>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb0:	e0ad      	b.n	800700e <UART_SetConfig+0x2e6>
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb8:	e0a9      	b.n	800700e <UART_SetConfig+0x2e6>
 8006eba:	2304      	movs	r3, #4
 8006ebc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec0:	e0a5      	b.n	800700e <UART_SetConfig+0x2e6>
 8006ec2:	2308      	movs	r3, #8
 8006ec4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec8:	e0a1      	b.n	800700e <UART_SetConfig+0x2e6>
 8006eca:	2310      	movs	r3, #16
 8006ecc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ed0:	e09d      	b.n	800700e <UART_SetConfig+0x2e6>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a4a      	ldr	r2, [pc, #296]	@ (8007000 <UART_SetConfig+0x2d8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d125      	bne.n	8006f28 <UART_SetConfig+0x200>
 8006edc:	4b45      	ldr	r3, [pc, #276]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ee2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ee6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ee8:	d016      	beq.n	8006f18 <UART_SetConfig+0x1f0>
 8006eea:	2bc0      	cmp	r3, #192	@ 0xc0
 8006eec:	d818      	bhi.n	8006f20 <UART_SetConfig+0x1f8>
 8006eee:	2b80      	cmp	r3, #128	@ 0x80
 8006ef0:	d00a      	beq.n	8006f08 <UART_SetConfig+0x1e0>
 8006ef2:	2b80      	cmp	r3, #128	@ 0x80
 8006ef4:	d814      	bhi.n	8006f20 <UART_SetConfig+0x1f8>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d002      	beq.n	8006f00 <UART_SetConfig+0x1d8>
 8006efa:	2b40      	cmp	r3, #64	@ 0x40
 8006efc:	d008      	beq.n	8006f10 <UART_SetConfig+0x1e8>
 8006efe:	e00f      	b.n	8006f20 <UART_SetConfig+0x1f8>
 8006f00:	2300      	movs	r3, #0
 8006f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f06:	e082      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f08:	2302      	movs	r3, #2
 8006f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f0e:	e07e      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f10:	2304      	movs	r3, #4
 8006f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f16:	e07a      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f18:	2308      	movs	r3, #8
 8006f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f1e:	e076      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f20:	2310      	movs	r3, #16
 8006f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f26:	e072      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a35      	ldr	r2, [pc, #212]	@ (8007004 <UART_SetConfig+0x2dc>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d12a      	bne.n	8006f88 <UART_SetConfig+0x260>
 8006f32:	4b30      	ldr	r3, [pc, #192]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f40:	d01a      	beq.n	8006f78 <UART_SetConfig+0x250>
 8006f42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f46:	d81b      	bhi.n	8006f80 <UART_SetConfig+0x258>
 8006f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f4c:	d00c      	beq.n	8006f68 <UART_SetConfig+0x240>
 8006f4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f52:	d815      	bhi.n	8006f80 <UART_SetConfig+0x258>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <UART_SetConfig+0x238>
 8006f58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f5c:	d008      	beq.n	8006f70 <UART_SetConfig+0x248>
 8006f5e:	e00f      	b.n	8006f80 <UART_SetConfig+0x258>
 8006f60:	2300      	movs	r3, #0
 8006f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f66:	e052      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f68:	2302      	movs	r3, #2
 8006f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f6e:	e04e      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f70:	2304      	movs	r3, #4
 8006f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f76:	e04a      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f78:	2308      	movs	r3, #8
 8006f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f7e:	e046      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f80:	2310      	movs	r3, #16
 8006f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f86:	e042      	b.n	800700e <UART_SetConfig+0x2e6>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a17      	ldr	r2, [pc, #92]	@ (8006fec <UART_SetConfig+0x2c4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d13a      	bne.n	8007008 <UART_SetConfig+0x2e0>
 8006f92:	4b18      	ldr	r3, [pc, #96]	@ (8006ff4 <UART_SetConfig+0x2cc>)
 8006f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f98:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f9c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fa0:	d01a      	beq.n	8006fd8 <UART_SetConfig+0x2b0>
 8006fa2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fa6:	d81b      	bhi.n	8006fe0 <UART_SetConfig+0x2b8>
 8006fa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fac:	d00c      	beq.n	8006fc8 <UART_SetConfig+0x2a0>
 8006fae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fb2:	d815      	bhi.n	8006fe0 <UART_SetConfig+0x2b8>
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <UART_SetConfig+0x298>
 8006fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fbc:	d008      	beq.n	8006fd0 <UART_SetConfig+0x2a8>
 8006fbe:	e00f      	b.n	8006fe0 <UART_SetConfig+0x2b8>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc6:	e022      	b.n	800700e <UART_SetConfig+0x2e6>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fce:	e01e      	b.n	800700e <UART_SetConfig+0x2e6>
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fd6:	e01a      	b.n	800700e <UART_SetConfig+0x2e6>
 8006fd8:	2308      	movs	r3, #8
 8006fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fde:	e016      	b.n	800700e <UART_SetConfig+0x2e6>
 8006fe0:	2310      	movs	r3, #16
 8006fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fe6:	e012      	b.n	800700e <UART_SetConfig+0x2e6>
 8006fe8:	efff69f3 	.word	0xefff69f3
 8006fec:	40008000 	.word	0x40008000
 8006ff0:	40013800 	.word	0x40013800
 8006ff4:	40021000 	.word	0x40021000
 8006ff8:	40004400 	.word	0x40004400
 8006ffc:	40004800 	.word	0x40004800
 8007000:	40004c00 	.word	0x40004c00
 8007004:	40005000 	.word	0x40005000
 8007008:	2310      	movs	r3, #16
 800700a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a9f      	ldr	r2, [pc, #636]	@ (8007290 <UART_SetConfig+0x568>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d17a      	bne.n	800710e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007018:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800701c:	2b08      	cmp	r3, #8
 800701e:	d824      	bhi.n	800706a <UART_SetConfig+0x342>
 8007020:	a201      	add	r2, pc, #4	@ (adr r2, 8007028 <UART_SetConfig+0x300>)
 8007022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007026:	bf00      	nop
 8007028:	0800704d 	.word	0x0800704d
 800702c:	0800706b 	.word	0x0800706b
 8007030:	08007055 	.word	0x08007055
 8007034:	0800706b 	.word	0x0800706b
 8007038:	0800705b 	.word	0x0800705b
 800703c:	0800706b 	.word	0x0800706b
 8007040:	0800706b 	.word	0x0800706b
 8007044:	0800706b 	.word	0x0800706b
 8007048:	08007063 	.word	0x08007063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800704c:	f7fe fa42 	bl	80054d4 <HAL_RCC_GetPCLK1Freq>
 8007050:	61f8      	str	r0, [r7, #28]
        break;
 8007052:	e010      	b.n	8007076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007054:	4b8f      	ldr	r3, [pc, #572]	@ (8007294 <UART_SetConfig+0x56c>)
 8007056:	61fb      	str	r3, [r7, #28]
        break;
 8007058:	e00d      	b.n	8007076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800705a:	f7fe f9a3 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 800705e:	61f8      	str	r0, [r7, #28]
        break;
 8007060:	e009      	b.n	8007076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007066:	61fb      	str	r3, [r7, #28]
        break;
 8007068:	e005      	b.n	8007076 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007074:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 80fb 	beq.w	8007274 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	4613      	mov	r3, r2
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	4413      	add	r3, r2
 8007088:	69fa      	ldr	r2, [r7, #28]
 800708a:	429a      	cmp	r2, r3
 800708c:	d305      	bcc.n	800709a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007094:	69fa      	ldr	r2, [r7, #28]
 8007096:	429a      	cmp	r2, r3
 8007098:	d903      	bls.n	80070a2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070a0:	e0e8      	b.n	8007274 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	2200      	movs	r2, #0
 80070a6:	461c      	mov	r4, r3
 80070a8:	4615      	mov	r5, r2
 80070aa:	f04f 0200 	mov.w	r2, #0
 80070ae:	f04f 0300 	mov.w	r3, #0
 80070b2:	022b      	lsls	r3, r5, #8
 80070b4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80070b8:	0222      	lsls	r2, r4, #8
 80070ba:	68f9      	ldr	r1, [r7, #12]
 80070bc:	6849      	ldr	r1, [r1, #4]
 80070be:	0849      	lsrs	r1, r1, #1
 80070c0:	2000      	movs	r0, #0
 80070c2:	4688      	mov	r8, r1
 80070c4:	4681      	mov	r9, r0
 80070c6:	eb12 0a08 	adds.w	sl, r2, r8
 80070ca:	eb43 0b09 	adc.w	fp, r3, r9
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	603b      	str	r3, [r7, #0]
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070dc:	4650      	mov	r0, sl
 80070de:	4659      	mov	r1, fp
 80070e0:	f7f9 f8ce 	bl	8000280 <__aeabi_uldivmod>
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	4613      	mov	r3, r2
 80070ea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070f2:	d308      	bcc.n	8007106 <UART_SetConfig+0x3de>
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070fa:	d204      	bcs.n	8007106 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	69ba      	ldr	r2, [r7, #24]
 8007102:	60da      	str	r2, [r3, #12]
 8007104:	e0b6      	b.n	8007274 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800710c:	e0b2      	b.n	8007274 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007116:	d15e      	bne.n	80071d6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007118:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800711c:	2b08      	cmp	r3, #8
 800711e:	d828      	bhi.n	8007172 <UART_SetConfig+0x44a>
 8007120:	a201      	add	r2, pc, #4	@ (adr r2, 8007128 <UART_SetConfig+0x400>)
 8007122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007126:	bf00      	nop
 8007128:	0800714d 	.word	0x0800714d
 800712c:	08007155 	.word	0x08007155
 8007130:	0800715d 	.word	0x0800715d
 8007134:	08007173 	.word	0x08007173
 8007138:	08007163 	.word	0x08007163
 800713c:	08007173 	.word	0x08007173
 8007140:	08007173 	.word	0x08007173
 8007144:	08007173 	.word	0x08007173
 8007148:	0800716b 	.word	0x0800716b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800714c:	f7fe f9c2 	bl	80054d4 <HAL_RCC_GetPCLK1Freq>
 8007150:	61f8      	str	r0, [r7, #28]
        break;
 8007152:	e014      	b.n	800717e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007154:	f7fe f9d4 	bl	8005500 <HAL_RCC_GetPCLK2Freq>
 8007158:	61f8      	str	r0, [r7, #28]
        break;
 800715a:	e010      	b.n	800717e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800715c:	4b4d      	ldr	r3, [pc, #308]	@ (8007294 <UART_SetConfig+0x56c>)
 800715e:	61fb      	str	r3, [r7, #28]
        break;
 8007160:	e00d      	b.n	800717e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007162:	f7fe f91f 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 8007166:	61f8      	str	r0, [r7, #28]
        break;
 8007168:	e009      	b.n	800717e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800716a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800716e:	61fb      	str	r3, [r7, #28]
        break;
 8007170:	e005      	b.n	800717e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007172:	2300      	movs	r3, #0
 8007174:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800717c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d077      	beq.n	8007274 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	005a      	lsls	r2, r3, #1
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	085b      	lsrs	r3, r3, #1
 800718e:	441a      	add	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	fbb2 f3f3 	udiv	r3, r2, r3
 8007198:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b0f      	cmp	r3, #15
 800719e:	d916      	bls.n	80071ce <UART_SetConfig+0x4a6>
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071a6:	d212      	bcs.n	80071ce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	f023 030f 	bic.w	r3, r3, #15
 80071b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	085b      	lsrs	r3, r3, #1
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	f003 0307 	and.w	r3, r3, #7
 80071bc:	b29a      	uxth	r2, r3
 80071be:	8afb      	ldrh	r3, [r7, #22]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	8afa      	ldrh	r2, [r7, #22]
 80071ca:	60da      	str	r2, [r3, #12]
 80071cc:	e052      	b.n	8007274 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80071d4:	e04e      	b.n	8007274 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071da:	2b08      	cmp	r3, #8
 80071dc:	d827      	bhi.n	800722e <UART_SetConfig+0x506>
 80071de:	a201      	add	r2, pc, #4	@ (adr r2, 80071e4 <UART_SetConfig+0x4bc>)
 80071e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e4:	08007209 	.word	0x08007209
 80071e8:	08007211 	.word	0x08007211
 80071ec:	08007219 	.word	0x08007219
 80071f0:	0800722f 	.word	0x0800722f
 80071f4:	0800721f 	.word	0x0800721f
 80071f8:	0800722f 	.word	0x0800722f
 80071fc:	0800722f 	.word	0x0800722f
 8007200:	0800722f 	.word	0x0800722f
 8007204:	08007227 	.word	0x08007227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007208:	f7fe f964 	bl	80054d4 <HAL_RCC_GetPCLK1Freq>
 800720c:	61f8      	str	r0, [r7, #28]
        break;
 800720e:	e014      	b.n	800723a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007210:	f7fe f976 	bl	8005500 <HAL_RCC_GetPCLK2Freq>
 8007214:	61f8      	str	r0, [r7, #28]
        break;
 8007216:	e010      	b.n	800723a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007218:	4b1e      	ldr	r3, [pc, #120]	@ (8007294 <UART_SetConfig+0x56c>)
 800721a:	61fb      	str	r3, [r7, #28]
        break;
 800721c:	e00d      	b.n	800723a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800721e:	f7fe f8c1 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 8007222:	61f8      	str	r0, [r7, #28]
        break;
 8007224:	e009      	b.n	800723a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800722a:	61fb      	str	r3, [r7, #28]
        break;
 800722c:	e005      	b.n	800723a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007238:	bf00      	nop
    }

    if (pclk != 0U)
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d019      	beq.n	8007274 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	085a      	lsrs	r2, r3, #1
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	441a      	add	r2, r3
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007252:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b0f      	cmp	r3, #15
 8007258:	d909      	bls.n	800726e <UART_SetConfig+0x546>
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007260:	d205      	bcs.n	800726e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	b29a      	uxth	r2, r3
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60da      	str	r2, [r3, #12]
 800726c:	e002      	b.n	8007274 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007280:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007284:	4618      	mov	r0, r3
 8007286:	3728      	adds	r7, #40	@ 0x28
 8007288:	46bd      	mov	sp, r7
 800728a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800728e:	bf00      	nop
 8007290:	40008000 	.word	0x40008000
 8007294:	00f42400 	.word	0x00f42400

08007298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a4:	f003 0308 	and.w	r3, r3, #8
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00a      	beq.n	80072c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	430a      	orrs	r2, r1
 80072c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00a      	beq.n	80072e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	430a      	orrs	r2, r1
 80072e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00a      	beq.n	8007306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	430a      	orrs	r2, r1
 8007304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730a:	f003 0304 	and.w	r3, r3, #4
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800732c:	f003 0310 	and.w	r3, r3, #16
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00a      	beq.n	800734a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00a      	beq.n	800736c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007374:	2b00      	cmp	r3, #0
 8007376:	d01a      	beq.n	80073ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	430a      	orrs	r2, r1
 800738c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007396:	d10a      	bne.n	80073ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00a      	beq.n	80073d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	430a      	orrs	r2, r1
 80073ce:	605a      	str	r2, [r3, #4]
  }
}
 80073d0:	bf00      	nop
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b098      	sub	sp, #96	@ 0x60
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073ec:	f7fa f85e 	bl	80014ac <HAL_GetTick>
 80073f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0308 	and.w	r3, r3, #8
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d12e      	bne.n	800745e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007400:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007408:	2200      	movs	r2, #0
 800740a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f88c 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d021      	beq.n	800745e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	e853 3f00 	ldrex	r3, [r3]
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800742e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	461a      	mov	r2, r3
 8007436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007438:	647b      	str	r3, [r7, #68]	@ 0x44
 800743a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800743e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007440:	e841 2300 	strex	r3, r2, [r1]
 8007444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1e6      	bne.n	800741a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2220      	movs	r2, #32
 8007450:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e062      	b.n	8007524 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b04      	cmp	r3, #4
 800746a:	d149      	bne.n	8007500 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800746c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007474:	2200      	movs	r2, #0
 8007476:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f856 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d03c      	beq.n	8007500 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748e:	e853 3f00 	ldrex	r3, [r3]
 8007492:	623b      	str	r3, [r7, #32]
   return(result);
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800749a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80074a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074ac:	e841 2300 	strex	r3, r2, [r1]
 80074b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d1e6      	bne.n	8007486 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3308      	adds	r3, #8
 80074be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	e853 3f00 	ldrex	r3, [r3]
 80074c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f023 0301 	bic.w	r3, r3, #1
 80074ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3308      	adds	r3, #8
 80074d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074d8:	61fa      	str	r2, [r7, #28]
 80074da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074dc:	69b9      	ldr	r1, [r7, #24]
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	e841 2300 	strex	r3, r2, [r1]
 80074e4:	617b      	str	r3, [r7, #20]
   return(result);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1e5      	bne.n	80074b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2220      	movs	r2, #32
 80074f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e011      	b.n	8007524 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2220      	movs	r2, #32
 8007504:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2220      	movs	r2, #32
 800750a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3758      	adds	r7, #88	@ 0x58
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	4613      	mov	r3, r2
 800753a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800753c:	e04f      	b.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007544:	d04b      	beq.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007546:	f7f9 ffb1 	bl	80014ac <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	69ba      	ldr	r2, [r7, #24]
 8007552:	429a      	cmp	r2, r3
 8007554:	d302      	bcc.n	800755c <UART_WaitOnFlagUntilTimeout+0x30>
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	e04e      	b.n	80075fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b00      	cmp	r3, #0
 800756c:	d037      	beq.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2b80      	cmp	r3, #128	@ 0x80
 8007572:	d034      	beq.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2b40      	cmp	r3, #64	@ 0x40
 8007578:	d031      	beq.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	69db      	ldr	r3, [r3, #28]
 8007580:	f003 0308 	and.w	r3, r3, #8
 8007584:	2b08      	cmp	r3, #8
 8007586:	d110      	bne.n	80075aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2208      	movs	r2, #8
 800758e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 f85e 	bl	8007652 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2208      	movs	r2, #8
 800759a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e029      	b.n	80075fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	69db      	ldr	r3, [r3, #28]
 80075b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075b8:	d111      	bne.n	80075de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 f844 	bl	8007652 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2220      	movs	r2, #32
 80075ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e00f      	b.n	80075fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	69da      	ldr	r2, [r3, #28]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4013      	ands	r3, r2
 80075e8:	68ba      	ldr	r2, [r7, #8]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	bf0c      	ite	eq
 80075ee:	2301      	moveq	r3, #1
 80075f0:	2300      	movne	r3, #0
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	461a      	mov	r2, r3
 80075f6:	79fb      	ldrb	r3, [r7, #7]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d0a0      	beq.n	800753e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007606:	b480      	push	{r7}
 8007608:	b089      	sub	sp, #36	@ 0x24
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	e853 3f00 	ldrex	r3, [r3]
 800761a:	60bb      	str	r3, [r7, #8]
   return(result);
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007622:	61fb      	str	r3, [r7, #28]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	61bb      	str	r3, [r7, #24]
 800762e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007630:	6979      	ldr	r1, [r7, #20]
 8007632:	69ba      	ldr	r2, [r7, #24]
 8007634:	e841 2300 	strex	r3, r2, [r1]
 8007638:	613b      	str	r3, [r7, #16]
   return(result);
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1e6      	bne.n	800760e <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2220      	movs	r2, #32
 8007644:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007646:	bf00      	nop
 8007648:	3724      	adds	r7, #36	@ 0x24
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007652:	b480      	push	{r7}
 8007654:	b095      	sub	sp, #84	@ 0x54
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007662:	e853 3f00 	ldrex	r3, [r3]
 8007666:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800766e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	461a      	mov	r2, r3
 8007676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007678:	643b      	str	r3, [r7, #64]	@ 0x40
 800767a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800767e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e6      	bne.n	800765a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3308      	adds	r3, #8
 8007692:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	61fb      	str	r3, [r7, #28]
   return(result);
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	f023 0301 	bic.w	r3, r3, #1
 80076a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3308      	adds	r3, #8
 80076aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e5      	bne.n	800768c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d118      	bne.n	80076fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	f023 0310 	bic.w	r3, r3, #16
 80076dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076e6:	61bb      	str	r3, [r7, #24]
 80076e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ea:	6979      	ldr	r1, [r7, #20]
 80076ec:	69ba      	ldr	r2, [r7, #24]
 80076ee:	e841 2300 	strex	r3, r2, [r1]
 80076f2:	613b      	str	r3, [r7, #16]
   return(result);
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1e6      	bne.n	80076c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2220      	movs	r2, #32
 80076fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800770e:	bf00      	nop
 8007710:	3754      	adds	r7, #84	@ 0x54
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b090      	sub	sp, #64	@ 0x40
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007726:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0320 	and.w	r3, r3, #32
 8007732:	2b00      	cmp	r3, #0
 8007734:	d137      	bne.n	80077a6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007738:	2200      	movs	r2, #0
 800773a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800773e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3308      	adds	r3, #8
 8007744:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007748:	e853 3f00 	ldrex	r3, [r3]
 800774c:	623b      	str	r3, [r7, #32]
   return(result);
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007754:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3308      	adds	r3, #8
 800775c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800775e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007760:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007762:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007764:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007766:	e841 2300 	strex	r3, r2, [r1]
 800776a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1e5      	bne.n	800773e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	e853 3f00 	ldrex	r3, [r3]
 800777e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007786:	637b      	str	r3, [r7, #52]	@ 0x34
 8007788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	461a      	mov	r2, r3
 800778e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007790:	61fb      	str	r3, [r7, #28]
 8007792:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007794:	69b9      	ldr	r1, [r7, #24]
 8007796:	69fa      	ldr	r2, [r7, #28]
 8007798:	e841 2300 	strex	r3, r2, [r1]
 800779c:	617b      	str	r3, [r7, #20]
   return(result);
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1e6      	bne.n	8007772 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077a4:	e002      	b.n	80077ac <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80077a6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80077a8:	f7ff fa94 	bl	8006cd4 <HAL_UART_TxCpltCallback>
}
 80077ac:	bf00      	nop
 80077ae:	3740      	adds	r7, #64	@ 0x40
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f7ff fa90 	bl	8006ce8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077c8:	bf00      	nop
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077dc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077e2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f6:	2b80      	cmp	r3, #128	@ 0x80
 80077f8:	d109      	bne.n	800780e <UART_DMAError+0x3e>
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	2b21      	cmp	r3, #33	@ 0x21
 80077fe:	d106      	bne.n	800780e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	2200      	movs	r2, #0
 8007804:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8007808:	6978      	ldr	r0, [r7, #20]
 800780a:	f7ff fefc 	bl	8007606 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007818:	2b40      	cmp	r3, #64	@ 0x40
 800781a:	d109      	bne.n	8007830 <UART_DMAError+0x60>
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2b22      	cmp	r3, #34	@ 0x22
 8007820:	d106      	bne.n	8007830 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	2200      	movs	r2, #0
 8007826:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800782a:	6978      	ldr	r0, [r7, #20]
 800782c:	f7ff ff11 	bl	8007652 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007836:	f043 0210 	orr.w	r2, r3, #16
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007840:	6978      	ldr	r0, [r7, #20]
 8007842:	f7ff fa5b 	bl	8006cfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007846:	bf00      	nop
 8007848:	3718      	adds	r7, #24
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800785a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2200      	movs	r2, #0
 8007860:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f7ff fa45 	bl	8006cfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007872:	bf00      	nop
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800787a:	b580      	push	{r7, lr}
 800787c:	b088      	sub	sp, #32
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007896:	61fb      	str	r3, [r7, #28]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	461a      	mov	r2, r3
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	61bb      	str	r3, [r7, #24]
 80078a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	6979      	ldr	r1, [r7, #20]
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	e841 2300 	strex	r3, r2, [r1]
 80078ac:	613b      	str	r3, [r7, #16]
   return(result);
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e6      	bne.n	8007882 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2220      	movs	r2, #32
 80078b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f7ff fa07 	bl	8006cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078c6:	bf00      	nop
 80078c8:	3720      	adds	r7, #32
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b083      	sub	sp, #12
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078d6:	bf00      	nop
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
	...

080078e4 <sniprintf>:
 80078e4:	b40c      	push	{r2, r3}
 80078e6:	b530      	push	{r4, r5, lr}
 80078e8:	4b18      	ldr	r3, [pc, #96]	@ (800794c <sniprintf+0x68>)
 80078ea:	1e0c      	subs	r4, r1, #0
 80078ec:	681d      	ldr	r5, [r3, #0]
 80078ee:	b09d      	sub	sp, #116	@ 0x74
 80078f0:	da08      	bge.n	8007904 <sniprintf+0x20>
 80078f2:	238b      	movs	r3, #139	@ 0x8b
 80078f4:	602b      	str	r3, [r5, #0]
 80078f6:	f04f 30ff 	mov.w	r0, #4294967295
 80078fa:	b01d      	add	sp, #116	@ 0x74
 80078fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007900:	b002      	add	sp, #8
 8007902:	4770      	bx	lr
 8007904:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007908:	f8ad 3014 	strh.w	r3, [sp, #20]
 800790c:	f04f 0300 	mov.w	r3, #0
 8007910:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007912:	bf14      	ite	ne
 8007914:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007918:	4623      	moveq	r3, r4
 800791a:	9304      	str	r3, [sp, #16]
 800791c:	9307      	str	r3, [sp, #28]
 800791e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007922:	9002      	str	r0, [sp, #8]
 8007924:	9006      	str	r0, [sp, #24]
 8007926:	f8ad 3016 	strh.w	r3, [sp, #22]
 800792a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800792c:	ab21      	add	r3, sp, #132	@ 0x84
 800792e:	a902      	add	r1, sp, #8
 8007930:	4628      	mov	r0, r5
 8007932:	9301      	str	r3, [sp, #4]
 8007934:	f000 f994 	bl	8007c60 <_svfiprintf_r>
 8007938:	1c43      	adds	r3, r0, #1
 800793a:	bfbc      	itt	lt
 800793c:	238b      	movlt	r3, #139	@ 0x8b
 800793e:	602b      	strlt	r3, [r5, #0]
 8007940:	2c00      	cmp	r4, #0
 8007942:	d0da      	beq.n	80078fa <sniprintf+0x16>
 8007944:	9b02      	ldr	r3, [sp, #8]
 8007946:	2200      	movs	r2, #0
 8007948:	701a      	strb	r2, [r3, #0]
 800794a:	e7d6      	b.n	80078fa <sniprintf+0x16>
 800794c:	2000000c 	.word	0x2000000c

08007950 <memset>:
 8007950:	4402      	add	r2, r0
 8007952:	4603      	mov	r3, r0
 8007954:	4293      	cmp	r3, r2
 8007956:	d100      	bne.n	800795a <memset+0xa>
 8007958:	4770      	bx	lr
 800795a:	f803 1b01 	strb.w	r1, [r3], #1
 800795e:	e7f9      	b.n	8007954 <memset+0x4>

08007960 <__errno>:
 8007960:	4b01      	ldr	r3, [pc, #4]	@ (8007968 <__errno+0x8>)
 8007962:	6818      	ldr	r0, [r3, #0]
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	2000000c 	.word	0x2000000c

0800796c <__libc_init_array>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	4d0d      	ldr	r5, [pc, #52]	@ (80079a4 <__libc_init_array+0x38>)
 8007970:	4c0d      	ldr	r4, [pc, #52]	@ (80079a8 <__libc_init_array+0x3c>)
 8007972:	1b64      	subs	r4, r4, r5
 8007974:	10a4      	asrs	r4, r4, #2
 8007976:	2600      	movs	r6, #0
 8007978:	42a6      	cmp	r6, r4
 800797a:	d109      	bne.n	8007990 <__libc_init_array+0x24>
 800797c:	4d0b      	ldr	r5, [pc, #44]	@ (80079ac <__libc_init_array+0x40>)
 800797e:	4c0c      	ldr	r4, [pc, #48]	@ (80079b0 <__libc_init_array+0x44>)
 8007980:	f000 fc64 	bl	800824c <_init>
 8007984:	1b64      	subs	r4, r4, r5
 8007986:	10a4      	asrs	r4, r4, #2
 8007988:	2600      	movs	r6, #0
 800798a:	42a6      	cmp	r6, r4
 800798c:	d105      	bne.n	800799a <__libc_init_array+0x2e>
 800798e:	bd70      	pop	{r4, r5, r6, pc}
 8007990:	f855 3b04 	ldr.w	r3, [r5], #4
 8007994:	4798      	blx	r3
 8007996:	3601      	adds	r6, #1
 8007998:	e7ee      	b.n	8007978 <__libc_init_array+0xc>
 800799a:	f855 3b04 	ldr.w	r3, [r5], #4
 800799e:	4798      	blx	r3
 80079a0:	3601      	adds	r6, #1
 80079a2:	e7f2      	b.n	800798a <__libc_init_array+0x1e>
 80079a4:	08008338 	.word	0x08008338
 80079a8:	08008338 	.word	0x08008338
 80079ac:	08008338 	.word	0x08008338
 80079b0:	0800833c 	.word	0x0800833c

080079b4 <__retarget_lock_acquire_recursive>:
 80079b4:	4770      	bx	lr

080079b6 <__retarget_lock_release_recursive>:
 80079b6:	4770      	bx	lr

080079b8 <_free_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	4605      	mov	r5, r0
 80079bc:	2900      	cmp	r1, #0
 80079be:	d041      	beq.n	8007a44 <_free_r+0x8c>
 80079c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079c4:	1f0c      	subs	r4, r1, #4
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	bfb8      	it	lt
 80079ca:	18e4      	addlt	r4, r4, r3
 80079cc:	f000 f8e0 	bl	8007b90 <__malloc_lock>
 80079d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a48 <_free_r+0x90>)
 80079d2:	6813      	ldr	r3, [r2, #0]
 80079d4:	b933      	cbnz	r3, 80079e4 <_free_r+0x2c>
 80079d6:	6063      	str	r3, [r4, #4]
 80079d8:	6014      	str	r4, [r2, #0]
 80079da:	4628      	mov	r0, r5
 80079dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079e0:	f000 b8dc 	b.w	8007b9c <__malloc_unlock>
 80079e4:	42a3      	cmp	r3, r4
 80079e6:	d908      	bls.n	80079fa <_free_r+0x42>
 80079e8:	6820      	ldr	r0, [r4, #0]
 80079ea:	1821      	adds	r1, r4, r0
 80079ec:	428b      	cmp	r3, r1
 80079ee:	bf01      	itttt	eq
 80079f0:	6819      	ldreq	r1, [r3, #0]
 80079f2:	685b      	ldreq	r3, [r3, #4]
 80079f4:	1809      	addeq	r1, r1, r0
 80079f6:	6021      	streq	r1, [r4, #0]
 80079f8:	e7ed      	b.n	80079d6 <_free_r+0x1e>
 80079fa:	461a      	mov	r2, r3
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	b10b      	cbz	r3, 8007a04 <_free_r+0x4c>
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	d9fa      	bls.n	80079fa <_free_r+0x42>
 8007a04:	6811      	ldr	r1, [r2, #0]
 8007a06:	1850      	adds	r0, r2, r1
 8007a08:	42a0      	cmp	r0, r4
 8007a0a:	d10b      	bne.n	8007a24 <_free_r+0x6c>
 8007a0c:	6820      	ldr	r0, [r4, #0]
 8007a0e:	4401      	add	r1, r0
 8007a10:	1850      	adds	r0, r2, r1
 8007a12:	4283      	cmp	r3, r0
 8007a14:	6011      	str	r1, [r2, #0]
 8007a16:	d1e0      	bne.n	80079da <_free_r+0x22>
 8007a18:	6818      	ldr	r0, [r3, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	6053      	str	r3, [r2, #4]
 8007a1e:	4408      	add	r0, r1
 8007a20:	6010      	str	r0, [r2, #0]
 8007a22:	e7da      	b.n	80079da <_free_r+0x22>
 8007a24:	d902      	bls.n	8007a2c <_free_r+0x74>
 8007a26:	230c      	movs	r3, #12
 8007a28:	602b      	str	r3, [r5, #0]
 8007a2a:	e7d6      	b.n	80079da <_free_r+0x22>
 8007a2c:	6820      	ldr	r0, [r4, #0]
 8007a2e:	1821      	adds	r1, r4, r0
 8007a30:	428b      	cmp	r3, r1
 8007a32:	bf04      	itt	eq
 8007a34:	6819      	ldreq	r1, [r3, #0]
 8007a36:	685b      	ldreq	r3, [r3, #4]
 8007a38:	6063      	str	r3, [r4, #4]
 8007a3a:	bf04      	itt	eq
 8007a3c:	1809      	addeq	r1, r1, r0
 8007a3e:	6021      	streq	r1, [r4, #0]
 8007a40:	6054      	str	r4, [r2, #4]
 8007a42:	e7ca      	b.n	80079da <_free_r+0x22>
 8007a44:	bd38      	pop	{r3, r4, r5, pc}
 8007a46:	bf00      	nop
 8007a48:	2000046c 	.word	0x2000046c

08007a4c <sbrk_aligned>:
 8007a4c:	b570      	push	{r4, r5, r6, lr}
 8007a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8007a8c <sbrk_aligned+0x40>)
 8007a50:	460c      	mov	r4, r1
 8007a52:	6831      	ldr	r1, [r6, #0]
 8007a54:	4605      	mov	r5, r0
 8007a56:	b911      	cbnz	r1, 8007a5e <sbrk_aligned+0x12>
 8007a58:	f000 fba4 	bl	80081a4 <_sbrk_r>
 8007a5c:	6030      	str	r0, [r6, #0]
 8007a5e:	4621      	mov	r1, r4
 8007a60:	4628      	mov	r0, r5
 8007a62:	f000 fb9f 	bl	80081a4 <_sbrk_r>
 8007a66:	1c43      	adds	r3, r0, #1
 8007a68:	d103      	bne.n	8007a72 <sbrk_aligned+0x26>
 8007a6a:	f04f 34ff 	mov.w	r4, #4294967295
 8007a6e:	4620      	mov	r0, r4
 8007a70:	bd70      	pop	{r4, r5, r6, pc}
 8007a72:	1cc4      	adds	r4, r0, #3
 8007a74:	f024 0403 	bic.w	r4, r4, #3
 8007a78:	42a0      	cmp	r0, r4
 8007a7a:	d0f8      	beq.n	8007a6e <sbrk_aligned+0x22>
 8007a7c:	1a21      	subs	r1, r4, r0
 8007a7e:	4628      	mov	r0, r5
 8007a80:	f000 fb90 	bl	80081a4 <_sbrk_r>
 8007a84:	3001      	adds	r0, #1
 8007a86:	d1f2      	bne.n	8007a6e <sbrk_aligned+0x22>
 8007a88:	e7ef      	b.n	8007a6a <sbrk_aligned+0x1e>
 8007a8a:	bf00      	nop
 8007a8c:	20000468 	.word	0x20000468

08007a90 <_malloc_r>:
 8007a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a94:	1ccd      	adds	r5, r1, #3
 8007a96:	f025 0503 	bic.w	r5, r5, #3
 8007a9a:	3508      	adds	r5, #8
 8007a9c:	2d0c      	cmp	r5, #12
 8007a9e:	bf38      	it	cc
 8007aa0:	250c      	movcc	r5, #12
 8007aa2:	2d00      	cmp	r5, #0
 8007aa4:	4606      	mov	r6, r0
 8007aa6:	db01      	blt.n	8007aac <_malloc_r+0x1c>
 8007aa8:	42a9      	cmp	r1, r5
 8007aaa:	d904      	bls.n	8007ab6 <_malloc_r+0x26>
 8007aac:	230c      	movs	r3, #12
 8007aae:	6033      	str	r3, [r6, #0]
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b8c <_malloc_r+0xfc>
 8007aba:	f000 f869 	bl	8007b90 <__malloc_lock>
 8007abe:	f8d8 3000 	ldr.w	r3, [r8]
 8007ac2:	461c      	mov	r4, r3
 8007ac4:	bb44      	cbnz	r4, 8007b18 <_malloc_r+0x88>
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f7ff ffbf 	bl	8007a4c <sbrk_aligned>
 8007ace:	1c43      	adds	r3, r0, #1
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	d158      	bne.n	8007b86 <_malloc_r+0xf6>
 8007ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8007ad8:	4627      	mov	r7, r4
 8007ada:	2f00      	cmp	r7, #0
 8007adc:	d143      	bne.n	8007b66 <_malloc_r+0xd6>
 8007ade:	2c00      	cmp	r4, #0
 8007ae0:	d04b      	beq.n	8007b7a <_malloc_r+0xea>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	4639      	mov	r1, r7
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	eb04 0903 	add.w	r9, r4, r3
 8007aec:	f000 fb5a 	bl	80081a4 <_sbrk_r>
 8007af0:	4581      	cmp	r9, r0
 8007af2:	d142      	bne.n	8007b7a <_malloc_r+0xea>
 8007af4:	6821      	ldr	r1, [r4, #0]
 8007af6:	1a6d      	subs	r5, r5, r1
 8007af8:	4629      	mov	r1, r5
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7ff ffa6 	bl	8007a4c <sbrk_aligned>
 8007b00:	3001      	adds	r0, #1
 8007b02:	d03a      	beq.n	8007b7a <_malloc_r+0xea>
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	442b      	add	r3, r5
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	bb62      	cbnz	r2, 8007b6c <_malloc_r+0xdc>
 8007b12:	f8c8 7000 	str.w	r7, [r8]
 8007b16:	e00f      	b.n	8007b38 <_malloc_r+0xa8>
 8007b18:	6822      	ldr	r2, [r4, #0]
 8007b1a:	1b52      	subs	r2, r2, r5
 8007b1c:	d420      	bmi.n	8007b60 <_malloc_r+0xd0>
 8007b1e:	2a0b      	cmp	r2, #11
 8007b20:	d917      	bls.n	8007b52 <_malloc_r+0xc2>
 8007b22:	1961      	adds	r1, r4, r5
 8007b24:	42a3      	cmp	r3, r4
 8007b26:	6025      	str	r5, [r4, #0]
 8007b28:	bf18      	it	ne
 8007b2a:	6059      	strne	r1, [r3, #4]
 8007b2c:	6863      	ldr	r3, [r4, #4]
 8007b2e:	bf08      	it	eq
 8007b30:	f8c8 1000 	streq.w	r1, [r8]
 8007b34:	5162      	str	r2, [r4, r5]
 8007b36:	604b      	str	r3, [r1, #4]
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f000 f82f 	bl	8007b9c <__malloc_unlock>
 8007b3e:	f104 000b 	add.w	r0, r4, #11
 8007b42:	1d23      	adds	r3, r4, #4
 8007b44:	f020 0007 	bic.w	r0, r0, #7
 8007b48:	1ac2      	subs	r2, r0, r3
 8007b4a:	bf1c      	itt	ne
 8007b4c:	1a1b      	subne	r3, r3, r0
 8007b4e:	50a3      	strne	r3, [r4, r2]
 8007b50:	e7af      	b.n	8007ab2 <_malloc_r+0x22>
 8007b52:	6862      	ldr	r2, [r4, #4]
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	bf0c      	ite	eq
 8007b58:	f8c8 2000 	streq.w	r2, [r8]
 8007b5c:	605a      	strne	r2, [r3, #4]
 8007b5e:	e7eb      	b.n	8007b38 <_malloc_r+0xa8>
 8007b60:	4623      	mov	r3, r4
 8007b62:	6864      	ldr	r4, [r4, #4]
 8007b64:	e7ae      	b.n	8007ac4 <_malloc_r+0x34>
 8007b66:	463c      	mov	r4, r7
 8007b68:	687f      	ldr	r7, [r7, #4]
 8007b6a:	e7b6      	b.n	8007ada <_malloc_r+0x4a>
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	42a3      	cmp	r3, r4
 8007b72:	d1fb      	bne.n	8007b6c <_malloc_r+0xdc>
 8007b74:	2300      	movs	r3, #0
 8007b76:	6053      	str	r3, [r2, #4]
 8007b78:	e7de      	b.n	8007b38 <_malloc_r+0xa8>
 8007b7a:	230c      	movs	r3, #12
 8007b7c:	6033      	str	r3, [r6, #0]
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f000 f80c 	bl	8007b9c <__malloc_unlock>
 8007b84:	e794      	b.n	8007ab0 <_malloc_r+0x20>
 8007b86:	6005      	str	r5, [r0, #0]
 8007b88:	e7d6      	b.n	8007b38 <_malloc_r+0xa8>
 8007b8a:	bf00      	nop
 8007b8c:	2000046c 	.word	0x2000046c

08007b90 <__malloc_lock>:
 8007b90:	4801      	ldr	r0, [pc, #4]	@ (8007b98 <__malloc_lock+0x8>)
 8007b92:	f7ff bf0f 	b.w	80079b4 <__retarget_lock_acquire_recursive>
 8007b96:	bf00      	nop
 8007b98:	20000464 	.word	0x20000464

08007b9c <__malloc_unlock>:
 8007b9c:	4801      	ldr	r0, [pc, #4]	@ (8007ba4 <__malloc_unlock+0x8>)
 8007b9e:	f7ff bf0a 	b.w	80079b6 <__retarget_lock_release_recursive>
 8007ba2:	bf00      	nop
 8007ba4:	20000464 	.word	0x20000464

08007ba8 <__ssputs_r>:
 8007ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bac:	688e      	ldr	r6, [r1, #8]
 8007bae:	461f      	mov	r7, r3
 8007bb0:	42be      	cmp	r6, r7
 8007bb2:	680b      	ldr	r3, [r1, #0]
 8007bb4:	4682      	mov	sl, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	4690      	mov	r8, r2
 8007bba:	d82d      	bhi.n	8007c18 <__ssputs_r+0x70>
 8007bbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007bc4:	d026      	beq.n	8007c14 <__ssputs_r+0x6c>
 8007bc6:	6965      	ldr	r5, [r4, #20]
 8007bc8:	6909      	ldr	r1, [r1, #16]
 8007bca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bce:	eba3 0901 	sub.w	r9, r3, r1
 8007bd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bd6:	1c7b      	adds	r3, r7, #1
 8007bd8:	444b      	add	r3, r9
 8007bda:	106d      	asrs	r5, r5, #1
 8007bdc:	429d      	cmp	r5, r3
 8007bde:	bf38      	it	cc
 8007be0:	461d      	movcc	r5, r3
 8007be2:	0553      	lsls	r3, r2, #21
 8007be4:	d527      	bpl.n	8007c36 <__ssputs_r+0x8e>
 8007be6:	4629      	mov	r1, r5
 8007be8:	f7ff ff52 	bl	8007a90 <_malloc_r>
 8007bec:	4606      	mov	r6, r0
 8007bee:	b360      	cbz	r0, 8007c4a <__ssputs_r+0xa2>
 8007bf0:	6921      	ldr	r1, [r4, #16]
 8007bf2:	464a      	mov	r2, r9
 8007bf4:	f000 fae6 	bl	80081c4 <memcpy>
 8007bf8:	89a3      	ldrh	r3, [r4, #12]
 8007bfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c02:	81a3      	strh	r3, [r4, #12]
 8007c04:	6126      	str	r6, [r4, #16]
 8007c06:	6165      	str	r5, [r4, #20]
 8007c08:	444e      	add	r6, r9
 8007c0a:	eba5 0509 	sub.w	r5, r5, r9
 8007c0e:	6026      	str	r6, [r4, #0]
 8007c10:	60a5      	str	r5, [r4, #8]
 8007c12:	463e      	mov	r6, r7
 8007c14:	42be      	cmp	r6, r7
 8007c16:	d900      	bls.n	8007c1a <__ssputs_r+0x72>
 8007c18:	463e      	mov	r6, r7
 8007c1a:	6820      	ldr	r0, [r4, #0]
 8007c1c:	4632      	mov	r2, r6
 8007c1e:	4641      	mov	r1, r8
 8007c20:	f000 faa6 	bl	8008170 <memmove>
 8007c24:	68a3      	ldr	r3, [r4, #8]
 8007c26:	1b9b      	subs	r3, r3, r6
 8007c28:	60a3      	str	r3, [r4, #8]
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	4433      	add	r3, r6
 8007c2e:	6023      	str	r3, [r4, #0]
 8007c30:	2000      	movs	r0, #0
 8007c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c36:	462a      	mov	r2, r5
 8007c38:	f000 fad2 	bl	80081e0 <_realloc_r>
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d1e0      	bne.n	8007c04 <__ssputs_r+0x5c>
 8007c42:	6921      	ldr	r1, [r4, #16]
 8007c44:	4650      	mov	r0, sl
 8007c46:	f7ff feb7 	bl	80079b8 <_free_r>
 8007c4a:	230c      	movs	r3, #12
 8007c4c:	f8ca 3000 	str.w	r3, [sl]
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c56:	81a3      	strh	r3, [r4, #12]
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	e7e9      	b.n	8007c32 <__ssputs_r+0x8a>
	...

08007c60 <_svfiprintf_r>:
 8007c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c64:	4698      	mov	r8, r3
 8007c66:	898b      	ldrh	r3, [r1, #12]
 8007c68:	061b      	lsls	r3, r3, #24
 8007c6a:	b09d      	sub	sp, #116	@ 0x74
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	460d      	mov	r5, r1
 8007c70:	4614      	mov	r4, r2
 8007c72:	d510      	bpl.n	8007c96 <_svfiprintf_r+0x36>
 8007c74:	690b      	ldr	r3, [r1, #16]
 8007c76:	b973      	cbnz	r3, 8007c96 <_svfiprintf_r+0x36>
 8007c78:	2140      	movs	r1, #64	@ 0x40
 8007c7a:	f7ff ff09 	bl	8007a90 <_malloc_r>
 8007c7e:	6028      	str	r0, [r5, #0]
 8007c80:	6128      	str	r0, [r5, #16]
 8007c82:	b930      	cbnz	r0, 8007c92 <_svfiprintf_r+0x32>
 8007c84:	230c      	movs	r3, #12
 8007c86:	603b      	str	r3, [r7, #0]
 8007c88:	f04f 30ff 	mov.w	r0, #4294967295
 8007c8c:	b01d      	add	sp, #116	@ 0x74
 8007c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c92:	2340      	movs	r3, #64	@ 0x40
 8007c94:	616b      	str	r3, [r5, #20]
 8007c96:	2300      	movs	r3, #0
 8007c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c9a:	2320      	movs	r3, #32
 8007c9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ca0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ca4:	2330      	movs	r3, #48	@ 0x30
 8007ca6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e44 <_svfiprintf_r+0x1e4>
 8007caa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cae:	f04f 0901 	mov.w	r9, #1
 8007cb2:	4623      	mov	r3, r4
 8007cb4:	469a      	mov	sl, r3
 8007cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cba:	b10a      	cbz	r2, 8007cc0 <_svfiprintf_r+0x60>
 8007cbc:	2a25      	cmp	r2, #37	@ 0x25
 8007cbe:	d1f9      	bne.n	8007cb4 <_svfiprintf_r+0x54>
 8007cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8007cc4:	d00b      	beq.n	8007cde <_svfiprintf_r+0x7e>
 8007cc6:	465b      	mov	r3, fp
 8007cc8:	4622      	mov	r2, r4
 8007cca:	4629      	mov	r1, r5
 8007ccc:	4638      	mov	r0, r7
 8007cce:	f7ff ff6b 	bl	8007ba8 <__ssputs_r>
 8007cd2:	3001      	adds	r0, #1
 8007cd4:	f000 80a7 	beq.w	8007e26 <_svfiprintf_r+0x1c6>
 8007cd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cda:	445a      	add	r2, fp
 8007cdc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cde:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 809f 	beq.w	8007e26 <_svfiprintf_r+0x1c6>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f04f 32ff 	mov.w	r2, #4294967295
 8007cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf2:	f10a 0a01 	add.w	sl, sl, #1
 8007cf6:	9304      	str	r3, [sp, #16]
 8007cf8:	9307      	str	r3, [sp, #28]
 8007cfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d00:	4654      	mov	r4, sl
 8007d02:	2205      	movs	r2, #5
 8007d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d08:	484e      	ldr	r0, [pc, #312]	@ (8007e44 <_svfiprintf_r+0x1e4>)
 8007d0a:	f7f8 fa69 	bl	80001e0 <memchr>
 8007d0e:	9a04      	ldr	r2, [sp, #16]
 8007d10:	b9d8      	cbnz	r0, 8007d4a <_svfiprintf_r+0xea>
 8007d12:	06d0      	lsls	r0, r2, #27
 8007d14:	bf44      	itt	mi
 8007d16:	2320      	movmi	r3, #32
 8007d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d1c:	0711      	lsls	r1, r2, #28
 8007d1e:	bf44      	itt	mi
 8007d20:	232b      	movmi	r3, #43	@ 0x2b
 8007d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d26:	f89a 3000 	ldrb.w	r3, [sl]
 8007d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d2c:	d015      	beq.n	8007d5a <_svfiprintf_r+0xfa>
 8007d2e:	9a07      	ldr	r2, [sp, #28]
 8007d30:	4654      	mov	r4, sl
 8007d32:	2000      	movs	r0, #0
 8007d34:	f04f 0c0a 	mov.w	ip, #10
 8007d38:	4621      	mov	r1, r4
 8007d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d3e:	3b30      	subs	r3, #48	@ 0x30
 8007d40:	2b09      	cmp	r3, #9
 8007d42:	d94b      	bls.n	8007ddc <_svfiprintf_r+0x17c>
 8007d44:	b1b0      	cbz	r0, 8007d74 <_svfiprintf_r+0x114>
 8007d46:	9207      	str	r2, [sp, #28]
 8007d48:	e014      	b.n	8007d74 <_svfiprintf_r+0x114>
 8007d4a:	eba0 0308 	sub.w	r3, r0, r8
 8007d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8007d52:	4313      	orrs	r3, r2
 8007d54:	9304      	str	r3, [sp, #16]
 8007d56:	46a2      	mov	sl, r4
 8007d58:	e7d2      	b.n	8007d00 <_svfiprintf_r+0xa0>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	1d19      	adds	r1, r3, #4
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	9103      	str	r1, [sp, #12]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	bfbb      	ittet	lt
 8007d66:	425b      	neglt	r3, r3
 8007d68:	f042 0202 	orrlt.w	r2, r2, #2
 8007d6c:	9307      	strge	r3, [sp, #28]
 8007d6e:	9307      	strlt	r3, [sp, #28]
 8007d70:	bfb8      	it	lt
 8007d72:	9204      	strlt	r2, [sp, #16]
 8007d74:	7823      	ldrb	r3, [r4, #0]
 8007d76:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d78:	d10a      	bne.n	8007d90 <_svfiprintf_r+0x130>
 8007d7a:	7863      	ldrb	r3, [r4, #1]
 8007d7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d7e:	d132      	bne.n	8007de6 <_svfiprintf_r+0x186>
 8007d80:	9b03      	ldr	r3, [sp, #12]
 8007d82:	1d1a      	adds	r2, r3, #4
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	9203      	str	r2, [sp, #12]
 8007d88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d8c:	3402      	adds	r4, #2
 8007d8e:	9305      	str	r3, [sp, #20]
 8007d90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e54 <_svfiprintf_r+0x1f4>
 8007d94:	7821      	ldrb	r1, [r4, #0]
 8007d96:	2203      	movs	r2, #3
 8007d98:	4650      	mov	r0, sl
 8007d9a:	f7f8 fa21 	bl	80001e0 <memchr>
 8007d9e:	b138      	cbz	r0, 8007db0 <_svfiprintf_r+0x150>
 8007da0:	9b04      	ldr	r3, [sp, #16]
 8007da2:	eba0 000a 	sub.w	r0, r0, sl
 8007da6:	2240      	movs	r2, #64	@ 0x40
 8007da8:	4082      	lsls	r2, r0
 8007daa:	4313      	orrs	r3, r2
 8007dac:	3401      	adds	r4, #1
 8007dae:	9304      	str	r3, [sp, #16]
 8007db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db4:	4824      	ldr	r0, [pc, #144]	@ (8007e48 <_svfiprintf_r+0x1e8>)
 8007db6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dba:	2206      	movs	r2, #6
 8007dbc:	f7f8 fa10 	bl	80001e0 <memchr>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d036      	beq.n	8007e32 <_svfiprintf_r+0x1d2>
 8007dc4:	4b21      	ldr	r3, [pc, #132]	@ (8007e4c <_svfiprintf_r+0x1ec>)
 8007dc6:	bb1b      	cbnz	r3, 8007e10 <_svfiprintf_r+0x1b0>
 8007dc8:	9b03      	ldr	r3, [sp, #12]
 8007dca:	3307      	adds	r3, #7
 8007dcc:	f023 0307 	bic.w	r3, r3, #7
 8007dd0:	3308      	adds	r3, #8
 8007dd2:	9303      	str	r3, [sp, #12]
 8007dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd6:	4433      	add	r3, r6
 8007dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dda:	e76a      	b.n	8007cb2 <_svfiprintf_r+0x52>
 8007ddc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007de0:	460c      	mov	r4, r1
 8007de2:	2001      	movs	r0, #1
 8007de4:	e7a8      	b.n	8007d38 <_svfiprintf_r+0xd8>
 8007de6:	2300      	movs	r3, #0
 8007de8:	3401      	adds	r4, #1
 8007dea:	9305      	str	r3, [sp, #20]
 8007dec:	4619      	mov	r1, r3
 8007dee:	f04f 0c0a 	mov.w	ip, #10
 8007df2:	4620      	mov	r0, r4
 8007df4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df8:	3a30      	subs	r2, #48	@ 0x30
 8007dfa:	2a09      	cmp	r2, #9
 8007dfc:	d903      	bls.n	8007e06 <_svfiprintf_r+0x1a6>
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0c6      	beq.n	8007d90 <_svfiprintf_r+0x130>
 8007e02:	9105      	str	r1, [sp, #20]
 8007e04:	e7c4      	b.n	8007d90 <_svfiprintf_r+0x130>
 8007e06:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e7f0      	b.n	8007df2 <_svfiprintf_r+0x192>
 8007e10:	ab03      	add	r3, sp, #12
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	462a      	mov	r2, r5
 8007e16:	4b0e      	ldr	r3, [pc, #56]	@ (8007e50 <_svfiprintf_r+0x1f0>)
 8007e18:	a904      	add	r1, sp, #16
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	f3af 8000 	nop.w
 8007e20:	1c42      	adds	r2, r0, #1
 8007e22:	4606      	mov	r6, r0
 8007e24:	d1d6      	bne.n	8007dd4 <_svfiprintf_r+0x174>
 8007e26:	89ab      	ldrh	r3, [r5, #12]
 8007e28:	065b      	lsls	r3, r3, #25
 8007e2a:	f53f af2d 	bmi.w	8007c88 <_svfiprintf_r+0x28>
 8007e2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e30:	e72c      	b.n	8007c8c <_svfiprintf_r+0x2c>
 8007e32:	ab03      	add	r3, sp, #12
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	462a      	mov	r2, r5
 8007e38:	4b05      	ldr	r3, [pc, #20]	@ (8007e50 <_svfiprintf_r+0x1f0>)
 8007e3a:	a904      	add	r1, sp, #16
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	f000 f879 	bl	8007f34 <_printf_i>
 8007e42:	e7ed      	b.n	8007e20 <_svfiprintf_r+0x1c0>
 8007e44:	080082fc 	.word	0x080082fc
 8007e48:	08008306 	.word	0x08008306
 8007e4c:	00000000 	.word	0x00000000
 8007e50:	08007ba9 	.word	0x08007ba9
 8007e54:	08008302 	.word	0x08008302

08007e58 <_printf_common>:
 8007e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e5c:	4616      	mov	r6, r2
 8007e5e:	4698      	mov	r8, r3
 8007e60:	688a      	ldr	r2, [r1, #8]
 8007e62:	690b      	ldr	r3, [r1, #16]
 8007e64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	bfb8      	it	lt
 8007e6c:	4613      	movlt	r3, r2
 8007e6e:	6033      	str	r3, [r6, #0]
 8007e70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e74:	4607      	mov	r7, r0
 8007e76:	460c      	mov	r4, r1
 8007e78:	b10a      	cbz	r2, 8007e7e <_printf_common+0x26>
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	6033      	str	r3, [r6, #0]
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	0699      	lsls	r1, r3, #26
 8007e82:	bf42      	ittt	mi
 8007e84:	6833      	ldrmi	r3, [r6, #0]
 8007e86:	3302      	addmi	r3, #2
 8007e88:	6033      	strmi	r3, [r6, #0]
 8007e8a:	6825      	ldr	r5, [r4, #0]
 8007e8c:	f015 0506 	ands.w	r5, r5, #6
 8007e90:	d106      	bne.n	8007ea0 <_printf_common+0x48>
 8007e92:	f104 0a19 	add.w	sl, r4, #25
 8007e96:	68e3      	ldr	r3, [r4, #12]
 8007e98:	6832      	ldr	r2, [r6, #0]
 8007e9a:	1a9b      	subs	r3, r3, r2
 8007e9c:	42ab      	cmp	r3, r5
 8007e9e:	dc26      	bgt.n	8007eee <_printf_common+0x96>
 8007ea0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ea4:	6822      	ldr	r2, [r4, #0]
 8007ea6:	3b00      	subs	r3, #0
 8007ea8:	bf18      	it	ne
 8007eaa:	2301      	movne	r3, #1
 8007eac:	0692      	lsls	r2, r2, #26
 8007eae:	d42b      	bmi.n	8007f08 <_printf_common+0xb0>
 8007eb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007eb4:	4641      	mov	r1, r8
 8007eb6:	4638      	mov	r0, r7
 8007eb8:	47c8      	blx	r9
 8007eba:	3001      	adds	r0, #1
 8007ebc:	d01e      	beq.n	8007efc <_printf_common+0xa4>
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	6922      	ldr	r2, [r4, #16]
 8007ec2:	f003 0306 	and.w	r3, r3, #6
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	bf02      	ittt	eq
 8007eca:	68e5      	ldreq	r5, [r4, #12]
 8007ecc:	6833      	ldreq	r3, [r6, #0]
 8007ece:	1aed      	subeq	r5, r5, r3
 8007ed0:	68a3      	ldr	r3, [r4, #8]
 8007ed2:	bf0c      	ite	eq
 8007ed4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ed8:	2500      	movne	r5, #0
 8007eda:	4293      	cmp	r3, r2
 8007edc:	bfc4      	itt	gt
 8007ede:	1a9b      	subgt	r3, r3, r2
 8007ee0:	18ed      	addgt	r5, r5, r3
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	341a      	adds	r4, #26
 8007ee6:	42b5      	cmp	r5, r6
 8007ee8:	d11a      	bne.n	8007f20 <_printf_common+0xc8>
 8007eea:	2000      	movs	r0, #0
 8007eec:	e008      	b.n	8007f00 <_printf_common+0xa8>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	4652      	mov	r2, sl
 8007ef2:	4641      	mov	r1, r8
 8007ef4:	4638      	mov	r0, r7
 8007ef6:	47c8      	blx	r9
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d103      	bne.n	8007f04 <_printf_common+0xac>
 8007efc:	f04f 30ff 	mov.w	r0, #4294967295
 8007f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f04:	3501      	adds	r5, #1
 8007f06:	e7c6      	b.n	8007e96 <_printf_common+0x3e>
 8007f08:	18e1      	adds	r1, r4, r3
 8007f0a:	1c5a      	adds	r2, r3, #1
 8007f0c:	2030      	movs	r0, #48	@ 0x30
 8007f0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f12:	4422      	add	r2, r4
 8007f14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	e7c7      	b.n	8007eb0 <_printf_common+0x58>
 8007f20:	2301      	movs	r3, #1
 8007f22:	4622      	mov	r2, r4
 8007f24:	4641      	mov	r1, r8
 8007f26:	4638      	mov	r0, r7
 8007f28:	47c8      	blx	r9
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	d0e6      	beq.n	8007efc <_printf_common+0xa4>
 8007f2e:	3601      	adds	r6, #1
 8007f30:	e7d9      	b.n	8007ee6 <_printf_common+0x8e>
	...

08007f34 <_printf_i>:
 8007f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f38:	7e0f      	ldrb	r7, [r1, #24]
 8007f3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f3c:	2f78      	cmp	r7, #120	@ 0x78
 8007f3e:	4691      	mov	r9, r2
 8007f40:	4680      	mov	r8, r0
 8007f42:	460c      	mov	r4, r1
 8007f44:	469a      	mov	sl, r3
 8007f46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f4a:	d807      	bhi.n	8007f5c <_printf_i+0x28>
 8007f4c:	2f62      	cmp	r7, #98	@ 0x62
 8007f4e:	d80a      	bhi.n	8007f66 <_printf_i+0x32>
 8007f50:	2f00      	cmp	r7, #0
 8007f52:	f000 80d1 	beq.w	80080f8 <_printf_i+0x1c4>
 8007f56:	2f58      	cmp	r7, #88	@ 0x58
 8007f58:	f000 80b8 	beq.w	80080cc <_printf_i+0x198>
 8007f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f64:	e03a      	b.n	8007fdc <_printf_i+0xa8>
 8007f66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f6a:	2b15      	cmp	r3, #21
 8007f6c:	d8f6      	bhi.n	8007f5c <_printf_i+0x28>
 8007f6e:	a101      	add	r1, pc, #4	@ (adr r1, 8007f74 <_printf_i+0x40>)
 8007f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f74:	08007fcd 	.word	0x08007fcd
 8007f78:	08007fe1 	.word	0x08007fe1
 8007f7c:	08007f5d 	.word	0x08007f5d
 8007f80:	08007f5d 	.word	0x08007f5d
 8007f84:	08007f5d 	.word	0x08007f5d
 8007f88:	08007f5d 	.word	0x08007f5d
 8007f8c:	08007fe1 	.word	0x08007fe1
 8007f90:	08007f5d 	.word	0x08007f5d
 8007f94:	08007f5d 	.word	0x08007f5d
 8007f98:	08007f5d 	.word	0x08007f5d
 8007f9c:	08007f5d 	.word	0x08007f5d
 8007fa0:	080080df 	.word	0x080080df
 8007fa4:	0800800b 	.word	0x0800800b
 8007fa8:	08008099 	.word	0x08008099
 8007fac:	08007f5d 	.word	0x08007f5d
 8007fb0:	08007f5d 	.word	0x08007f5d
 8007fb4:	08008101 	.word	0x08008101
 8007fb8:	08007f5d 	.word	0x08007f5d
 8007fbc:	0800800b 	.word	0x0800800b
 8007fc0:	08007f5d 	.word	0x08007f5d
 8007fc4:	08007f5d 	.word	0x08007f5d
 8007fc8:	080080a1 	.word	0x080080a1
 8007fcc:	6833      	ldr	r3, [r6, #0]
 8007fce:	1d1a      	adds	r2, r3, #4
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6032      	str	r2, [r6, #0]
 8007fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e09c      	b.n	800811a <_printf_i+0x1e6>
 8007fe0:	6833      	ldr	r3, [r6, #0]
 8007fe2:	6820      	ldr	r0, [r4, #0]
 8007fe4:	1d19      	adds	r1, r3, #4
 8007fe6:	6031      	str	r1, [r6, #0]
 8007fe8:	0606      	lsls	r6, r0, #24
 8007fea:	d501      	bpl.n	8007ff0 <_printf_i+0xbc>
 8007fec:	681d      	ldr	r5, [r3, #0]
 8007fee:	e003      	b.n	8007ff8 <_printf_i+0xc4>
 8007ff0:	0645      	lsls	r5, r0, #25
 8007ff2:	d5fb      	bpl.n	8007fec <_printf_i+0xb8>
 8007ff4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ff8:	2d00      	cmp	r5, #0
 8007ffa:	da03      	bge.n	8008004 <_printf_i+0xd0>
 8007ffc:	232d      	movs	r3, #45	@ 0x2d
 8007ffe:	426d      	negs	r5, r5
 8008000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008004:	4858      	ldr	r0, [pc, #352]	@ (8008168 <_printf_i+0x234>)
 8008006:	230a      	movs	r3, #10
 8008008:	e011      	b.n	800802e <_printf_i+0xfa>
 800800a:	6821      	ldr	r1, [r4, #0]
 800800c:	6833      	ldr	r3, [r6, #0]
 800800e:	0608      	lsls	r0, r1, #24
 8008010:	f853 5b04 	ldr.w	r5, [r3], #4
 8008014:	d402      	bmi.n	800801c <_printf_i+0xe8>
 8008016:	0649      	lsls	r1, r1, #25
 8008018:	bf48      	it	mi
 800801a:	b2ad      	uxthmi	r5, r5
 800801c:	2f6f      	cmp	r7, #111	@ 0x6f
 800801e:	4852      	ldr	r0, [pc, #328]	@ (8008168 <_printf_i+0x234>)
 8008020:	6033      	str	r3, [r6, #0]
 8008022:	bf14      	ite	ne
 8008024:	230a      	movne	r3, #10
 8008026:	2308      	moveq	r3, #8
 8008028:	2100      	movs	r1, #0
 800802a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800802e:	6866      	ldr	r6, [r4, #4]
 8008030:	60a6      	str	r6, [r4, #8]
 8008032:	2e00      	cmp	r6, #0
 8008034:	db05      	blt.n	8008042 <_printf_i+0x10e>
 8008036:	6821      	ldr	r1, [r4, #0]
 8008038:	432e      	orrs	r6, r5
 800803a:	f021 0104 	bic.w	r1, r1, #4
 800803e:	6021      	str	r1, [r4, #0]
 8008040:	d04b      	beq.n	80080da <_printf_i+0x1a6>
 8008042:	4616      	mov	r6, r2
 8008044:	fbb5 f1f3 	udiv	r1, r5, r3
 8008048:	fb03 5711 	mls	r7, r3, r1, r5
 800804c:	5dc7      	ldrb	r7, [r0, r7]
 800804e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008052:	462f      	mov	r7, r5
 8008054:	42bb      	cmp	r3, r7
 8008056:	460d      	mov	r5, r1
 8008058:	d9f4      	bls.n	8008044 <_printf_i+0x110>
 800805a:	2b08      	cmp	r3, #8
 800805c:	d10b      	bne.n	8008076 <_printf_i+0x142>
 800805e:	6823      	ldr	r3, [r4, #0]
 8008060:	07df      	lsls	r7, r3, #31
 8008062:	d508      	bpl.n	8008076 <_printf_i+0x142>
 8008064:	6923      	ldr	r3, [r4, #16]
 8008066:	6861      	ldr	r1, [r4, #4]
 8008068:	4299      	cmp	r1, r3
 800806a:	bfde      	ittt	le
 800806c:	2330      	movle	r3, #48	@ 0x30
 800806e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008072:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008076:	1b92      	subs	r2, r2, r6
 8008078:	6122      	str	r2, [r4, #16]
 800807a:	f8cd a000 	str.w	sl, [sp]
 800807e:	464b      	mov	r3, r9
 8008080:	aa03      	add	r2, sp, #12
 8008082:	4621      	mov	r1, r4
 8008084:	4640      	mov	r0, r8
 8008086:	f7ff fee7 	bl	8007e58 <_printf_common>
 800808a:	3001      	adds	r0, #1
 800808c:	d14a      	bne.n	8008124 <_printf_i+0x1f0>
 800808e:	f04f 30ff 	mov.w	r0, #4294967295
 8008092:	b004      	add	sp, #16
 8008094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008098:	6823      	ldr	r3, [r4, #0]
 800809a:	f043 0320 	orr.w	r3, r3, #32
 800809e:	6023      	str	r3, [r4, #0]
 80080a0:	4832      	ldr	r0, [pc, #200]	@ (800816c <_printf_i+0x238>)
 80080a2:	2778      	movs	r7, #120	@ 0x78
 80080a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080a8:	6823      	ldr	r3, [r4, #0]
 80080aa:	6831      	ldr	r1, [r6, #0]
 80080ac:	061f      	lsls	r7, r3, #24
 80080ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80080b2:	d402      	bmi.n	80080ba <_printf_i+0x186>
 80080b4:	065f      	lsls	r7, r3, #25
 80080b6:	bf48      	it	mi
 80080b8:	b2ad      	uxthmi	r5, r5
 80080ba:	6031      	str	r1, [r6, #0]
 80080bc:	07d9      	lsls	r1, r3, #31
 80080be:	bf44      	itt	mi
 80080c0:	f043 0320 	orrmi.w	r3, r3, #32
 80080c4:	6023      	strmi	r3, [r4, #0]
 80080c6:	b11d      	cbz	r5, 80080d0 <_printf_i+0x19c>
 80080c8:	2310      	movs	r3, #16
 80080ca:	e7ad      	b.n	8008028 <_printf_i+0xf4>
 80080cc:	4826      	ldr	r0, [pc, #152]	@ (8008168 <_printf_i+0x234>)
 80080ce:	e7e9      	b.n	80080a4 <_printf_i+0x170>
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	f023 0320 	bic.w	r3, r3, #32
 80080d6:	6023      	str	r3, [r4, #0]
 80080d8:	e7f6      	b.n	80080c8 <_printf_i+0x194>
 80080da:	4616      	mov	r6, r2
 80080dc:	e7bd      	b.n	800805a <_printf_i+0x126>
 80080de:	6833      	ldr	r3, [r6, #0]
 80080e0:	6825      	ldr	r5, [r4, #0]
 80080e2:	6961      	ldr	r1, [r4, #20]
 80080e4:	1d18      	adds	r0, r3, #4
 80080e6:	6030      	str	r0, [r6, #0]
 80080e8:	062e      	lsls	r6, r5, #24
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	d501      	bpl.n	80080f2 <_printf_i+0x1be>
 80080ee:	6019      	str	r1, [r3, #0]
 80080f0:	e002      	b.n	80080f8 <_printf_i+0x1c4>
 80080f2:	0668      	lsls	r0, r5, #25
 80080f4:	d5fb      	bpl.n	80080ee <_printf_i+0x1ba>
 80080f6:	8019      	strh	r1, [r3, #0]
 80080f8:	2300      	movs	r3, #0
 80080fa:	6123      	str	r3, [r4, #16]
 80080fc:	4616      	mov	r6, r2
 80080fe:	e7bc      	b.n	800807a <_printf_i+0x146>
 8008100:	6833      	ldr	r3, [r6, #0]
 8008102:	1d1a      	adds	r2, r3, #4
 8008104:	6032      	str	r2, [r6, #0]
 8008106:	681e      	ldr	r6, [r3, #0]
 8008108:	6862      	ldr	r2, [r4, #4]
 800810a:	2100      	movs	r1, #0
 800810c:	4630      	mov	r0, r6
 800810e:	f7f8 f867 	bl	80001e0 <memchr>
 8008112:	b108      	cbz	r0, 8008118 <_printf_i+0x1e4>
 8008114:	1b80      	subs	r0, r0, r6
 8008116:	6060      	str	r0, [r4, #4]
 8008118:	6863      	ldr	r3, [r4, #4]
 800811a:	6123      	str	r3, [r4, #16]
 800811c:	2300      	movs	r3, #0
 800811e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008122:	e7aa      	b.n	800807a <_printf_i+0x146>
 8008124:	6923      	ldr	r3, [r4, #16]
 8008126:	4632      	mov	r2, r6
 8008128:	4649      	mov	r1, r9
 800812a:	4640      	mov	r0, r8
 800812c:	47d0      	blx	sl
 800812e:	3001      	adds	r0, #1
 8008130:	d0ad      	beq.n	800808e <_printf_i+0x15a>
 8008132:	6823      	ldr	r3, [r4, #0]
 8008134:	079b      	lsls	r3, r3, #30
 8008136:	d413      	bmi.n	8008160 <_printf_i+0x22c>
 8008138:	68e0      	ldr	r0, [r4, #12]
 800813a:	9b03      	ldr	r3, [sp, #12]
 800813c:	4298      	cmp	r0, r3
 800813e:	bfb8      	it	lt
 8008140:	4618      	movlt	r0, r3
 8008142:	e7a6      	b.n	8008092 <_printf_i+0x15e>
 8008144:	2301      	movs	r3, #1
 8008146:	4632      	mov	r2, r6
 8008148:	4649      	mov	r1, r9
 800814a:	4640      	mov	r0, r8
 800814c:	47d0      	blx	sl
 800814e:	3001      	adds	r0, #1
 8008150:	d09d      	beq.n	800808e <_printf_i+0x15a>
 8008152:	3501      	adds	r5, #1
 8008154:	68e3      	ldr	r3, [r4, #12]
 8008156:	9903      	ldr	r1, [sp, #12]
 8008158:	1a5b      	subs	r3, r3, r1
 800815a:	42ab      	cmp	r3, r5
 800815c:	dcf2      	bgt.n	8008144 <_printf_i+0x210>
 800815e:	e7eb      	b.n	8008138 <_printf_i+0x204>
 8008160:	2500      	movs	r5, #0
 8008162:	f104 0619 	add.w	r6, r4, #25
 8008166:	e7f5      	b.n	8008154 <_printf_i+0x220>
 8008168:	0800830d 	.word	0x0800830d
 800816c:	0800831e 	.word	0x0800831e

08008170 <memmove>:
 8008170:	4288      	cmp	r0, r1
 8008172:	b510      	push	{r4, lr}
 8008174:	eb01 0402 	add.w	r4, r1, r2
 8008178:	d902      	bls.n	8008180 <memmove+0x10>
 800817a:	4284      	cmp	r4, r0
 800817c:	4623      	mov	r3, r4
 800817e:	d807      	bhi.n	8008190 <memmove+0x20>
 8008180:	1e43      	subs	r3, r0, #1
 8008182:	42a1      	cmp	r1, r4
 8008184:	d008      	beq.n	8008198 <memmove+0x28>
 8008186:	f811 2b01 	ldrb.w	r2, [r1], #1
 800818a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800818e:	e7f8      	b.n	8008182 <memmove+0x12>
 8008190:	4402      	add	r2, r0
 8008192:	4601      	mov	r1, r0
 8008194:	428a      	cmp	r2, r1
 8008196:	d100      	bne.n	800819a <memmove+0x2a>
 8008198:	bd10      	pop	{r4, pc}
 800819a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800819e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081a2:	e7f7      	b.n	8008194 <memmove+0x24>

080081a4 <_sbrk_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4d06      	ldr	r5, [pc, #24]	@ (80081c0 <_sbrk_r+0x1c>)
 80081a8:	2300      	movs	r3, #0
 80081aa:	4604      	mov	r4, r0
 80081ac:	4608      	mov	r0, r1
 80081ae:	602b      	str	r3, [r5, #0]
 80081b0:	f7f9 f89a 	bl	80012e8 <_sbrk>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	d102      	bne.n	80081be <_sbrk_r+0x1a>
 80081b8:	682b      	ldr	r3, [r5, #0]
 80081ba:	b103      	cbz	r3, 80081be <_sbrk_r+0x1a>
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	bd38      	pop	{r3, r4, r5, pc}
 80081c0:	20000460 	.word	0x20000460

080081c4 <memcpy>:
 80081c4:	440a      	add	r2, r1
 80081c6:	4291      	cmp	r1, r2
 80081c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80081cc:	d100      	bne.n	80081d0 <memcpy+0xc>
 80081ce:	4770      	bx	lr
 80081d0:	b510      	push	{r4, lr}
 80081d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081da:	4291      	cmp	r1, r2
 80081dc:	d1f9      	bne.n	80081d2 <memcpy+0xe>
 80081de:	bd10      	pop	{r4, pc}

080081e0 <_realloc_r>:
 80081e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e4:	4607      	mov	r7, r0
 80081e6:	4614      	mov	r4, r2
 80081e8:	460d      	mov	r5, r1
 80081ea:	b921      	cbnz	r1, 80081f6 <_realloc_r+0x16>
 80081ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f0:	4611      	mov	r1, r2
 80081f2:	f7ff bc4d 	b.w	8007a90 <_malloc_r>
 80081f6:	b92a      	cbnz	r2, 8008204 <_realloc_r+0x24>
 80081f8:	f7ff fbde 	bl	80079b8 <_free_r>
 80081fc:	4625      	mov	r5, r4
 80081fe:	4628      	mov	r0, r5
 8008200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008204:	f000 f81a 	bl	800823c <_malloc_usable_size_r>
 8008208:	4284      	cmp	r4, r0
 800820a:	4606      	mov	r6, r0
 800820c:	d802      	bhi.n	8008214 <_realloc_r+0x34>
 800820e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008212:	d8f4      	bhi.n	80081fe <_realloc_r+0x1e>
 8008214:	4621      	mov	r1, r4
 8008216:	4638      	mov	r0, r7
 8008218:	f7ff fc3a 	bl	8007a90 <_malloc_r>
 800821c:	4680      	mov	r8, r0
 800821e:	b908      	cbnz	r0, 8008224 <_realloc_r+0x44>
 8008220:	4645      	mov	r5, r8
 8008222:	e7ec      	b.n	80081fe <_realloc_r+0x1e>
 8008224:	42b4      	cmp	r4, r6
 8008226:	4622      	mov	r2, r4
 8008228:	4629      	mov	r1, r5
 800822a:	bf28      	it	cs
 800822c:	4632      	movcs	r2, r6
 800822e:	f7ff ffc9 	bl	80081c4 <memcpy>
 8008232:	4629      	mov	r1, r5
 8008234:	4638      	mov	r0, r7
 8008236:	f7ff fbbf 	bl	80079b8 <_free_r>
 800823a:	e7f1      	b.n	8008220 <_realloc_r+0x40>

0800823c <_malloc_usable_size_r>:
 800823c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008240:	1f18      	subs	r0, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	bfbc      	itt	lt
 8008246:	580b      	ldrlt	r3, [r1, r0]
 8008248:	18c0      	addlt	r0, r0, r3
 800824a:	4770      	bx	lr

0800824c <_init>:
 800824c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824e:	bf00      	nop
 8008250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008252:	bc08      	pop	{r3}
 8008254:	469e      	mov	lr, r3
 8008256:	4770      	bx	lr

08008258 <_fini>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	bf00      	nop
 800825c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800825e:	bc08      	pop	{r3}
 8008260:	469e      	mov	lr, r3
 8008262:	4770      	bx	lr
