# Interconnect tiles

The interconnect tiles are 22Ã—80 bits. The space on the left is unused by the interconnect tile, and contains data for whatever primitive is associated with the interconnect tile.


## `INT_CLB`

Used with `CLB` tiles.

{{tile virtex2 INT_CLB}}


## `INT_BRAM`

Used with `BRAM` tiles.

{{tile virtex2 INT_BRAM}}


## `INT_IOI`

Used with `IOI` tiles.

{{tile virtex2 INT_IOI}}


## `INT_IOI_CLK_S`

Used with the `IOI_CLK_S` tile (Virtex 2 Pro X special IOI tile used for the dedicated reference clock).

{{tile virtex2 INT_IOI_CLK_S}}


## `INT_IOI_CLK_N`

Used with the `IOI_CLK_N` tile (Virtex 2 Pro X special IOI tile used for the dedicated reference clock).

{{tile virtex2 INT_IOI_CLK_N}}


## `INT_DCM_V2`

Used with the Virtex 2 `DCM_V2` tile.

{{tile virtex2 INT_DCM_V2}}


## `INT_DCM_V2P`

Used with the Virtex 2 Pro `DCM_V2P` tile.

{{tile virtex2 INT_DCM_V2P}}


## `INT_CNR`

Used with the corner tiles.

{{tile virtex2 INT_CNR}}


## `INT_PPC`

Used with the `PPC_*` tiles, and also for most of the interconnect for the multi-gigabit transceiver tiles.

{{tile virtex2 INT_PPC}}


## `INT_GT_CLKPAD`

Used for the IO row of multi-gigabit transceiver tiles.

{{tile virtex2 INT_GT_CLKPAD}}
