# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do test2023_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ssour/Documents/DAV\ 2023/test {C:/Users/ssour/Documents/DAV 2023/test/test.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:47:17 on Oct 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ssour/Documents/DAV 2023/test" C:/Users/ssour/Documents/DAV 2023/test/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 18:47:17 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 18:47:22 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.test(fast)
add wave -position insertpoint  \
sim:/test/counter
run -all
# ** Note: $stop    : C:/Users/ssour/Documents/DAV 2023/test/test.sv(9)
#    Time: 100 ns  Iteration: 0  Instance: /test
# Break at C:/Users/ssour/Documents/DAV 2023/test/test.sv line 9
# End time: 19:02:33 on Oct 24,2023, Elapsed time: 0:15:11
# Errors: 0, Warnings: 0
