<strong>verilog-include-file-regexp</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is "^`include\\s-+\"\\([^<br/>
\"]*\\)\""<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Regexp that matches the include file.