@W: CL260 :"D:\Clases\Arqui\2doParcial\word00\contring00.vhdl":19:8:19:9|Pruning register bit 5 of sshift(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD276 :"D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

