\hypertarget{group__CMSIS__NVIC}{}\section{Nested Vectored Interrupt Controller (N\+V\+IC)}
\label{group__CMSIS__NVIC}\index{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)@{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}}


Type definitions for the N\+V\+IC Registers.  


Collaboration diagram for Nested Vectored Interrupt Controller (N\+V\+IC)\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__CMSIS__NVIC_gae4060c4dfcebb08871ca4244176ce752}{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk}~(0x1\+F\+F\+U\+L $<$$<$ N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos)
\item 
\#define \hyperlink{group__CMSIS__NVIC_ga9eebe495e2e48d302211108837a2b3e8}{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos}~0
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Type definitions for the N\+V\+IC Registers. 



\subsection{Macro Definition Documentation}
\index{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)@{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}!N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk@{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk}}
\index{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk@{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk}!Nested Vectored Interrupt Controller (\+N\+V\+I\+C)@{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk}{NVIC_STIR_INTID_Msk}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Msk~(0x1\+F\+F\+U\+L $<$$<$ N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos)}\hypertarget{group__CMSIS__NVIC_gae4060c4dfcebb08871ca4244176ce752}{}\label{group__CMSIS__NVIC_gae4060c4dfcebb08871ca4244176ce752}
S\+T\+IR\+: I\+N\+T\+L\+I\+N\+E\+S\+N\+UM Mask 

Definition at line 315 of file core\+\_\+cm3.\+h.

\index{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)@{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}!N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos@{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos}}
\index{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos@{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos}!Nested Vectored Interrupt Controller (\+N\+V\+I\+C)@{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos}{NVIC_STIR_INTID_Pos}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+S\+T\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+Pos~0}\hypertarget{group__CMSIS__NVIC_ga9eebe495e2e48d302211108837a2b3e8}{}\label{group__CMSIS__NVIC_ga9eebe495e2e48d302211108837a2b3e8}
S\+T\+IR\+: I\+N\+T\+L\+I\+N\+E\+S\+N\+UM Position 

Definition at line 314 of file core\+\_\+cm3.\+h.

