{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746771138317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746771138321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 00:12:18 2025 " "Processing started: Fri May 09 00:12:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746771138321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771138321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fetch -c Fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fetch -c Fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771138321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746771139094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746771139094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/lagarto0_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file include/lagarto0_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lagarto0_pkg (SystemVerilog) " "Found design unit 1: lagarto0_pkg (SystemVerilog)" {  } { { "include/lagarto0_pkg.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/include/lagarto0_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/Fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "icache.sv(52) " "Verilog HDL information at icache.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746771148440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache.sv 1 1 " "Found 1 design units, including 1 entities, in source file icache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iqueue.sv 2 2 " "Found 2 design units, including 2 entities, in source file iqueue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iqueue " "Found entity 1: iqueue" {  } { { "iqueue.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/iqueue.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148450 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifocircular_tb " "Found entity 2: fifocircular_tb" {  } { { "iqueue.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/iqueue.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.sv 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746771148458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771148458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iq_empty_w Fetch.sv(62) " "Verilog HDL Implicit Net warning at Fetch.sv(62): created implicit net for \"iq_empty_w\"" {  } { { "Fetch.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/Fetch.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_o monociclo.sv(54) " "Verilog HDL Implicit Net warning at monociclo.sv(54): created implicit net for \"hit_o\"" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746771148550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch_Stage " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch_Stage\"" {  } { { "monociclo.sv" "Fetch_Stage" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iqueue Fetch:Fetch_Stage\|iqueue:IQ_Fetch " "Elaborating entity \"iqueue\" for hierarchy \"Fetch:Fetch_Stage\|iqueue:IQ_Fetch\"" {  } { { "Fetch.sv" "IQ_Fetch" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/Fetch.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache icache:icachel1 " "Elaborating entity \"icache\" for hierarchy \"icache:icachel1\"" {  } { { "monociclo.sv" "icachel1" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148592 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 icache.sv(29) " "Verilog HDL warning at icache.sv(29): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1746771148596 "|monociclo|Fetch:Fetch_Stage|icache:icachel1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 255 icache.sv(31) " "Verilog HDL warning at icache.sv(31): number of words (16) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1746771148596 "|monociclo|Fetch:Fetch_Stage|icache:icachel1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 icache.sv(47) " "Verilog HDL assignment warning at icache.sv(47): truncated value with size 9 to match size of target (8)" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746771148596 "|monociclo|Fetch:Fetch_Stage|icache:icachel1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "icache.sv(65) " "Verilog HDL warning at icache.sv(65): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "icache.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/icache.sv" 65 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1746771148596 "|monociclo|Fetch:Fetch_Stage|icache:icachel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:Deco_Stage " "Elaborating entity \"decoder\" for hierarchy \"decoder:Deco_Stage\"" {  } { { "monociclo.sv" "Deco_Stage" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RegRead_Stage " "Elaborating entity \"regfile\" for hierarchy \"regfile:RegRead_Stage\"" {  } { { "monociclo.sv" "RegRead_Stage" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771148600 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:RegRead_Stage\|GPR " "RAM logic \"regfile:RegRead_Stage\|GPR\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "GPR" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/regfile.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746771148953 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746771148953 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/PC_A1/Documents/Fetch2/Fetch/db/Fetch.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/PC_A1/Documents/Fetch2/Fetch/db/Fetch.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1746771148973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746771149179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[0\] GND " "Pin \"monitor_o\[0\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[1\] GND " "Pin \"monitor_o\[1\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[2\] GND " "Pin \"monitor_o\[2\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[3\] GND " "Pin \"monitor_o\[3\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[4\] GND " "Pin \"monitor_o\[4\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[5\] GND " "Pin \"monitor_o\[5\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[6\] GND " "Pin \"monitor_o\[6\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[7\] GND " "Pin \"monitor_o\[7\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[8\] GND " "Pin \"monitor_o\[8\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[9\] GND " "Pin \"monitor_o\[9\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[10\] GND " "Pin \"monitor_o\[10\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[11\] GND " "Pin \"monitor_o\[11\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[12\] GND " "Pin \"monitor_o\[12\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[13\] GND " "Pin \"monitor_o\[13\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[14\] GND " "Pin \"monitor_o\[14\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[15\] GND " "Pin \"monitor_o\[15\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[16\] GND " "Pin \"monitor_o\[16\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[17\] GND " "Pin \"monitor_o\[17\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[18\] GND " "Pin \"monitor_o\[18\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[19\] GND " "Pin \"monitor_o\[19\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[20\] GND " "Pin \"monitor_o\[20\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[21\] GND " "Pin \"monitor_o\[21\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[22\] GND " "Pin \"monitor_o\[22\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[23\] GND " "Pin \"monitor_o\[23\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[24\] GND " "Pin \"monitor_o\[24\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[25\] GND " "Pin \"monitor_o\[25\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[26\] GND " "Pin \"monitor_o\[26\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[27\] GND " "Pin \"monitor_o\[27\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[28\] GND " "Pin \"monitor_o\[28\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[29\] GND " "Pin \"monitor_o\[29\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[30\] GND " "Pin \"monitor_o\[30\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "monitor_o\[31\] GND " "Pin \"monitor_o\[31\]\" is stuck at GND" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746771149191 "|monociclo|monitor_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746771149191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1056 " "1056 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746771149199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC_A1/Documents/Fetch2/Fetch/output_files/Fetch.map.smsg " "Generated suppressed messages file C:/Users/PC_A1/Documents/Fetch2/Fetch/output_files/Fetch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771149243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746771149440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746771149440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_ni " "No output dependent on input pin \"rst_ni\"" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746771149514 "|monociclo|rst_ni"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "monociclo.sv" "" { Text "C:/Users/PC_A1/Documents/Fetch2/Fetch/monociclo.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746771149514 "|monociclo|clk_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746771149514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746771149514 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746771149514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746771149514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746771149552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 00:12:29 2025 " "Processing ended: Fri May 09 00:12:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746771149552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746771149552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746771149552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746771149552 ""}
