---
title: "Chapter06"
excerpt: "Chapter06. Design of Digital System"

categories:
  - DesignOfDigitalSystem
tags:
  - [Design Of Digital System]

permalink: /categories/DDS/Chapter06_DSS

toc: true
toc_sticky: true

date: 2025-04-23
last_modified_at: 2025-04-23
---



â¸»

ğŸ§  Chapter 6: Behavioral Design

ì¶œì²˜: Young-woo Lee êµìˆ˜ë‹˜ (Inha Univ.)
ê°•ì˜ìë£Œ: Ch06 Behavioral Design.pdf

â¸»

ğŸ“‹ ëª©ì°¨ (p.2)
	â€¢	Introduction
	â€¢	Structured Procedures (initial, always)
	â€¢	Procedural Assignments (Blocking, Non-blocking)
	â€¢	Timing Controls
	â€¢	ì¡°ê±´ë¬¸ & ë‹¤ì¤‘ ë¶„ê¸°
	â€¢	ë°˜ë³µë¬¸
	â€¢	Sequential / Parallel / Generate Blocks
	â€¢	ì˜ˆì‹œ ë° Summary

â¸»

1. ğŸš€ Behavioral Level ê°œìš” (p.3â€“4)
	â€¢	ê¸°ëŠ¥ ì¤‘ì‹¬ ì„¤ê³„
	â€¢	initial, always ë¸”ë¡ ì¤‘ì‹¬
	â€¢	C ì–¸ì–´ì™€ ìœ ì‚¬í•œ ë¬¸ë²•
	â€¢	ì¼ë¶€ ë¬¸ë²•ì€ í•©ì„± ë¶ˆê°€ â†’ RTL ì„¤ê³„ í•„ìš”

â¸»

2. ğŸ§± Structured Procedures

ğŸ”¹ initial ë¸”ë¡ (p.6â€“8)
	â€¢	ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ì‹œ 1ë²ˆ ì‹¤í–‰
	â€¢	ì£¼ë¡œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜, ì´ˆê¸°í™” ìš©ë„ë¡œ ì‚¬ìš©

initial begin
  a = 0;
  #10 b = 1;
end

ğŸ”¹ always ë¸”ë¡ (p.13â€“15)
	â€¢	ë°˜ë³µì ìœ¼ë¡œ ì‹¤í–‰
	â€¢	ê°ì§€ ë¦¬ìŠ¤íŠ¸(@) ì‚¬ìš©

always @(posedge clk or negedge rst)
  ...



â¸»

3. ğŸ” Procedural Assignments

ğŸ”¹ Blocking vs Non-Blocking (p.17â€“21)

ì¢…ë¥˜	ì—°ì‚°ì	íŠ¹ì§•
Blocking	=	ìˆœì°¨ì  ì‹¤í–‰, C ìŠ¤íƒ€ì¼
Non-Blocking	<=	ë³‘ë ¬ ì‹¤í–‰, ìˆœì„œ ë¬´ê´€

	â€¢	ë™ì¼ ë¸”ë¡ ì•ˆì—ì„œëŠ” í˜¼ìš© ê¸ˆì§€!
	â€¢	**<=**ëŠ” ë ˆì§€ìŠ¤í„° ì „ì†¡ ëª¨ë¸ë§ì— ì í•©

â¸»

4. â± Timing Control (p.33â€“48)

ğŸ”¹ 3ê°€ì§€ ì¢…ë¥˜
	1.	Delay-based: #10
	2.	Event-based: @(posedge clk)
	3.	Level-sensitive: wait(ì¡°ê±´)

#10 a = b;                // delay
@(posedge clk) a = b;     // event
wait(enable) a = b;       // level



â¸»

5. â“ ì¡°ê±´ë¬¸ & ë‹¤ì¤‘ ë¶„ê¸°

ğŸ”¹ if-else (p.50â€“52)

if (cond) ...
else if (...) ...
else ...

ğŸ”¹ case / casex / casez (p.54â€“57)

case (sel)
  2'b00: out = in0;
  2'b01: out = in1;
  default: out = 1'bx;
endcase

	â€¢	casex: x/z ëª¨ë‘ donâ€™t care
	â€¢	casez: zë§Œ donâ€™t care

â¸»

6. ğŸ” ë°˜ë³µë¬¸ (p.72â€“78)

êµ¬ë¬¸	ì„¤ëª…
while (cond)	ì¡°ê±´ ë§Œì¡± ì‹œ ë°˜ë³µ
for (init; cond; step)	ê³ ì • ë°˜ë³µ íšŸìˆ˜
repeat(N)	NíšŒ ë°˜ë³µ
forever	ë¬´í•œ ë£¨í”„ (ì¢…ë£Œ ì¡°ê±´ í•„ìš”)

repeat(8) @(posedge clk) buffer[i++] = data;



â¸»

7. ğŸ§± Sequential & Parallel Blocks (p.79â€“83)

ğŸ”¹ Sequential: begin ... end
	â€¢	ìˆœì°¨ ì‹¤í–‰

ğŸ”¹ Parallel: fork ... join
	â€¢	ë³‘ë ¬ ì‹¤í–‰
	â€¢	ì£¼ì˜: ë ˆì´ìŠ¤ ì»¨ë””ì…˜ ë°œìƒ ê°€ëŠ¥

initial fork
  #5 a = 1;
  #10 b = 0;
join



â¸»

8. âš™ï¸ Generate Blocks (p.89â€“99)

ğŸ”¹ ì¢…ë¥˜
	â€¢	generate-for: ë£¨í”„ ê¸°ë°˜ ì¸ìŠ¤í„´ìŠ¤í™”
	â€¢	generate-if: ì¡°ê±´ ë¶„ê¸°
	â€¢	generate-case: ì¼€ì´ìŠ¤ ë¶„ê¸°

ğŸ”¹ ì˜ˆì‹œ: Bitwise XOR (p.93)

genvar i;
generate
  for (i = 0; i < N; i = i + 1)
    xor g1(out[i], a[i], b[i]);
endgenerate



â¸»

9. ğŸ® ì‹¤ì „ ì˜ˆì œ: Traffic Signal Controller (p.100â€“106)

ğŸ”¹ ì…ë ¥ ì‹ í˜¸
	â€¢	X: ì‹œê³¨ ë„ë¡œ ì°¨ëŸ‰ ì¡´ì¬ ì—¬ë¶€
	â€¢	clk, clear

ğŸ”¹ ìƒíƒœ (FSM)
	â€¢	S0: Main GREEN / Country RED
	â€¢	S3: Main RED / Country GREEN
(â†’ ë°˜ë³µì ìœ¼ë¡œ ì „ì´, repeat(delay) ì‚¬ìš©)

â¸»

âœ… ìš”ì•½ (p.107)
	â€¢	Behavioral Level: ì¶”ìƒí™” ë†’ì€ ê¸°ëŠ¥ ì¤‘ì‹¬ ê¸°ìˆ 
	â€¢	always, initial ë¸”ë¡ìœ¼ë¡œ ì ˆì°¨ì  êµ¬ì¡°
	â€¢	ë‹¤ì–‘í•œ ì œì–´ë¬¸(ì¡°ê±´, ë¶„ê¸°, ë°˜ë³µ) ë° íƒ€ì´ë° ì¡°ì ˆ ê°€ëŠ¥
	â€¢	generateë¥¼ í†µí•œ ì¬ì‚¬ìš©ì„± ë†’ì€ ì½”ë“œ ì‘ì„± ê°€ëŠ¥

â¸»
