<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="projekt1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="kwadrat.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="kwadrat.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kwadrat.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="kwadrat.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="kwadrat.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="kwadrat.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="kwadrat.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="kwadrat_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kwadrat_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="kwadrat_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="kwadrat_sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="kwadrat_sch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="kwadrat_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="kwadrat_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="kwadrat_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kwadrat_sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="kwadrat_sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="kwadrat_sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="kwadrat_sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="kwadrat_sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="kwadrat_sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="kwadrat_sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kwadrat_sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="kwadrat_sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="kwadrat_sch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="kwadrat_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="kwadrat_sch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="kwadrat_sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="kwadrat_sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="kwadrat_sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kwadrat_sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="kwadrat_sch.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="kwadrat_sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="kwadrat_sch.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="kwadrat_sch_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kwadrat_sch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="kwadrat_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kwadrat_sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kwadrat_sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kwadrat_sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="kwadrat_sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kwadrat_sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kwadrat_sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="kwadrat_sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="kwadrat_sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kwadrat_sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kwadrat_sch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="kwadrat_sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="kwadrat_sch_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kwadrat_sch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kwadrat_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kwadrat_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kwadrat_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="kwadrat_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="kwadrat_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kwadrat_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kwadrat_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mysz.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mysz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1714025753" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1714025753">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712816931" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1712816931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712823617" xil_pn:in_ck="8178333239001766331" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1712823617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="kwadrat.vhd"/>
      <outfile xil_pn:name="kwadrat_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1712819718" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8168147592527332989" xil_pn:start_ts="1712819718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712822454" xil_pn:in_ck="-5199564482284565801" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1494029837378255429" xil_pn:start_ts="1712822452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1712819678" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7245215407258561120" xil_pn:start_ts="1712819678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1712823617" xil_pn:in_ck="8178333239001766331" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1712823617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="kwadrat.vhd"/>
      <outfile xil_pn:name="kwadrat_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1712823620" xil_pn:in_ck="8178333239001766331" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3123644412677473480" xil_pn:start_ts="1712823617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="kwadrat_test_beh.prj"/>
      <outfile xil_pn:name="kwadrat_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1712823620" xil_pn:in_ck="143428109461639289" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3692005634428555381" xil_pn:start_ts="1712823620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="kwadrat_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1712816724" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1712816724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714465907" xil_pn:in_ck="-5199564482284565801" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6002108884554862118" xil_pn:start_ts="1714465906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="kwadrat_sch.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1714029339" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7245215407258561120" xil_pn:start_ts="1714029339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714029339" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1714029339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714029339" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3945311006925038952" xil_pn:start_ts="1714029339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714029339" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1714029339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714029339" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5301997292181736790" xil_pn:start_ts="1714029339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716289533" xil_pn:in_ck="528432194318855646" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8205743394044515965" xil_pn:start_ts="1716289524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.jhd"/>
      <outfile xil_pn:name="kwadrat_sch.lso"/>
      <outfile xil_pn:name="kwadrat_sch.ngc"/>
      <outfile xil_pn:name="kwadrat_sch.ngr"/>
      <outfile xil_pn:name="kwadrat_sch.prj"/>
      <outfile xil_pn:name="kwadrat_sch.stx"/>
      <outfile xil_pn:name="kwadrat_sch.syr"/>
      <outfile xil_pn:name="kwadrat_sch.xst"/>
      <outfile xil_pn:name="kwadrat_sch_vhdl.prj"/>
      <outfile xil_pn:name="kwadrat_sch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1714035543" xil_pn:in_ck="104304488467710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5817660505520255027" xil_pn:start_ts="1714035543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716289537" xil_pn:in_ck="124830096561501106" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4175985517598350451" xil_pn:start_ts="1716289533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.bld"/>
      <outfile xil_pn:name="kwadrat_sch.ngd"/>
      <outfile xil_pn:name="kwadrat_sch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716289540" xil_pn:in_ck="-941651299345721520" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1716289537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.pcf"/>
      <outfile xil_pn:name="kwadrat_sch_map.map"/>
      <outfile xil_pn:name="kwadrat_sch_map.mrp"/>
      <outfile xil_pn:name="kwadrat_sch_map.ncd"/>
      <outfile xil_pn:name="kwadrat_sch_map.ngm"/>
      <outfile xil_pn:name="kwadrat_sch_map.xrpt"/>
      <outfile xil_pn:name="kwadrat_sch_summary.xml"/>
      <outfile xil_pn:name="kwadrat_sch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716289551" xil_pn:in_ck="4942164938218442345" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1716289540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.ncd"/>
      <outfile xil_pn:name="kwadrat_sch.pad"/>
      <outfile xil_pn:name="kwadrat_sch.par"/>
      <outfile xil_pn:name="kwadrat_sch.ptwx"/>
      <outfile xil_pn:name="kwadrat_sch.unroutes"/>
      <outfile xil_pn:name="kwadrat_sch.xpi"/>
      <outfile xil_pn:name="kwadrat_sch_pad.csv"/>
      <outfile xil_pn:name="kwadrat_sch_pad.txt"/>
      <outfile xil_pn:name="kwadrat_sch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1716289554" xil_pn:in_ck="-5199564482284571250" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1716289551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.bgn"/>
      <outfile xil_pn:name="kwadrat_sch.bit"/>
      <outfile xil_pn:name="kwadrat_sch.drc"/>
      <outfile xil_pn:name="kwadrat_sch.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716289565" xil_pn:in_ck="-5199564482284584104" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1716289565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714470904" xil_pn:in_ck="-5199564482284584104" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1714470902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1716289551" xil_pn:in_ck="-941651299345721652" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1716289548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="kwadrat_sch.twr"/>
      <outfile xil_pn:name="kwadrat_sch.twx"/>
    </transform>
  </transforms>

</generated_project>
