{
	"author": ["Wolfgang Klingauf", "Hagen Gädke", "Robert Günzel"],
	"booktitle": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/KlingaufGG06",
	"ee": "http://doi.acm.org/10.1145/1131843",
	"pages": "1318-1323",
	"title": "TRAIN: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC",
	"type": "inproceedings",
	"url": "db/conf/date/date2006p.html#KlingaufGG06",
	"year": "2006"
}
