<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/alt_xcvr_native_avmm_nf.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/a10_avmm_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/alt_xcvr_native_avmm_nf.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/altera_xcvr_atx_pll_a10.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/altera_xcvr_atx_pll_a10.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="atxpll_altera_xcvr_atx_pll_a10_141"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/plain_files.txt"
   type="OTHER"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/mentor_files.txt"
   type="OTHER"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/cadence_files.txt"
   type="OTHER"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/synopsys_files.txt"
   type="OTHER"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file
   path="altera_xcvr_atx_pll_a10_141/sim/aldec_files.txt"
   type="OTHER"
   library="atxpll_altera_xcvr_atx_pll_a10_141" />
 <file path="sim/atxpll.v" type="VERILOG" hasInlineConfiguration="true" />
 <topLevel name="atxpll" />
 <deviceFamily name="arria10" />
</simPackage>
