# VHDL SPI Master + Test Bench
# this is a tested and standard VHDL code + test bench for SPI (Serial Peripheral Interface) Master
#
#  VHDL code will..
#   Creates master based on input configuration.
#   Sends a byte one bit at a time on MOSI
#   Will also receive byte data one bit at a time on MISO.
#   Any data on input byte will be shipped out on MOSI.
#
# Test bench code will..
#   teste the protocol with a few senario
#                                                                       @siawashh
