
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c88  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eec  08005e38  08005e38  00006e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d24  08006d24  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006d24  08006d24  00007d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d2c  08006d2c  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d2c  08006d2c  00007d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d30  08006d30  00007d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006d34  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          000004ac  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000050c  2000050c  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cb0e  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021ed  00000000  00000000  00014b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  00016d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000894  00000000  00000000  000178c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f8d  00000000  00000000  00018154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3d7  00000000  00000000  0003c0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7a12  00000000  00000000  000494b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00120eca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003284  00000000  00000000  00120f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00124194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005e20 	.word	0x08005e20

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08005e20 	.word	0x08005e20

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:
static volatile bool uart_error = false;

extern volatile bool fpc2530_irq_active;

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;

	/* Clear IDLE Flag */
	__HAL_UART_CLEAR_FLAG(&huart6, UART_IT_IDLE);
 8000596:	4b11      	ldr	r3, [pc, #68]	@ (80005dc <fpc_hal_init+0x4c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a11      	ldr	r2, [pc, #68]	@ (80005e0 <fpc_hal_init+0x50>)
 800059c:	601a      	str	r2, [r3, #0]
	/* Enable UART IDLE interrupt */
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800059e:	4b0f      	ldr	r3, [pc, #60]	@ (80005dc <fpc_hal_init+0x4c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	68da      	ldr	r2, [r3, #12]
 80005a4:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <fpc_hal_init+0x4c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f042 0210 	orr.w	r2, r2, #16
 80005ac:	60da      	str	r2, [r3, #12]

	/* Start UART RX */
	status = HAL_UART_Receive_DMA(&huart6, uart_rx_fifo, DMA_BUF_SIZE);
 80005ae:	2280      	movs	r2, #128	@ 0x80
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <fpc_hal_init+0x54>)
 80005b2:	480a      	ldr	r0, [pc, #40]	@ (80005dc <fpc_hal_init+0x4c>)
 80005b4:	f003 fe51 	bl	800425a <HAL_UART_Receive_DMA>
 80005b8:	4603      	mov	r3, r0
 80005ba:	71fb      	strb	r3, [r7, #7]

	if (status != HAL_OK) {
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d004      	beq.n	80005cc <fpc_hal_init+0x3c>
		fpc_sample_logf("DMA RX Start Failed! Status: %d\r\n", status);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4619      	mov	r1, r3
 80005c6:	4808      	ldr	r0, [pc, #32]	@ (80005e8 <fpc_hal_init+0x58>)
 80005c8:	f000 f878 	bl	80006bc <fpc_sample_logf>
	}

	hal_set_if_config(HAL_IF_CONFIG_UART);
 80005cc:	2001      	movs	r0, #1
 80005ce:	f001 f8f1 	bl	80017b4 <hal_set_if_config>
    return FPC_RESULT_OK;
 80005d2:	2300      	movs	r3, #0
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200001f4 	.word	0x200001f4
 80005e0:	efffffef 	.word	0xefffffef
 80005e4:	2000007c 	.word	0x2000007c
 80005e8:	08005e38 	.word	0x08005e38

080005ec <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000600:	480f      	ldr	r0, [pc, #60]	@ (8000640 <fpc_hal_tx+0x54>)
 8000602:	f002 ff8b 	bl	800351c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8000606:	2201      	movs	r2, #1
 8000608:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800060c:	480c      	ldr	r0, [pc, #48]	@ (8000640 <fpc_hal_tx+0x54>)
 800060e:	f002 ff85 	bl	800351c <HAL_GPIO_WritePin>
	HAL_Delay(2); // min delay between cs toggle
 8000612:	2002      	movs	r0, #2
 8000614:	f002 f886 	bl	8002724 <HAL_Delay>

	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart6, data, (uint16_t)len, timeout);
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	b29a      	uxth	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68f9      	ldr	r1, [r7, #12]
 8000620:	4808      	ldr	r0, [pc, #32]	@ (8000644 <fpc_hal_tx+0x58>)
 8000622:	f003 fcf8 	bl	8004016 <HAL_UART_Transmit>
 8000626:	4603      	mov	r3, r0
 8000628:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 800062a:	7dfb      	ldrb	r3, [r7, #23]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <fpc_hal_tx+0x48>
 8000630:	2300      	movs	r3, #0
 8000632:	e000      	b.n	8000636 <fpc_hal_tx+0x4a>
 8000634:	230b      	movs	r3, #11
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40020c00 	.word	0x40020c00
 8000644:	200001f4 	.word	0x200001f4

08000648 <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Receive(&huart6, data, (uint16_t)len, timeout);
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	b29a      	uxth	r2, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68f9      	ldr	r1, [r7, #12]
 800065c:	4807      	ldr	r0, [pc, #28]	@ (800067c <fpc_hal_rx+0x34>)
 800065e:	f003 fd65 	bl	800412c <HAL_UART_Receive>
 8000662:	4603      	mov	r3, r0
 8000664:	75fb      	strb	r3, [r7, #23]
	   return (status == HAL_OK) ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 8000666:	7dfb      	ldrb	r3, [r7, #23]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d101      	bne.n	8000670 <fpc_hal_rx+0x28>
 800066c:	2300      	movs	r3, #0
 800066e:	e000      	b.n	8000672 <fpc_hal_rx+0x2a>
 8000670:	230b      	movs	r3, #11
}
 8000672:	4618      	mov	r0, r3
 8000674:	3718      	adds	r7, #24
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200001f4 	.word	0x200001f4

08000680 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
	return (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) != RESET);
 8000684:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <fpc_hal_data_available+0x24>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f003 0320 	and.w	r3, r3, #32
 800068e:	2b20      	cmp	r3, #32
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	200001f4 	.word	0x200001f4

080006a8 <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
    __WFI();
 80006ac:	bf30      	wfi
    return FPC_RESULT_OK;
 80006ae:	2300      	movs	r3, #0
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
	...

080006bc <fpc_sample_logf>:

void fpc_sample_logf(const char *format, ...)
{
 80006bc:	b40f      	push	{r0, r1, r2, r3}
 80006be:	b580      	push	{r7, lr}
 80006c0:	b0c2      	sub	sp, #264	@ 0x108
 80006c2:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 80006c4:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80006c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006d0:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 80006d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006da:	f107 0008 	add.w	r0, r7, #8
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80006e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006e8:	f004 ffba 	bl	8005660 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff fd7d 	bl	80001f0 <strlen>
 80006f6:	4603      	mov	r3, r0
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	f107 0108 	add.w	r1, r7, #8
 80006fe:	2364      	movs	r3, #100	@ 0x64
 8000700:	4805      	ldr	r0, [pc, #20]	@ (8000718 <fpc_sample_logf+0x5c>)
 8000702:	f003 fc88 	bl	8004016 <HAL_UART_Transmit>

	va_end(arglist);
}
 8000706:	bf00      	nop
 8000708:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800070c:	46bd      	mov	sp, r7
 800070e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000712:	b004      	add	sp, #16
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200001ac 	.word	0x200001ac

0800071c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART6) {
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <HAL_UART_RxCpltCallback+0x2c>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d107      	bne.n	800073e <HAL_UART_RxCpltCallback+0x22>
		uint8_t received_byte = uart_rx_fifo[0];
 800072e:	4b07      	ldr	r3, [pc, #28]	@ (800074c <HAL_UART_RxCpltCallback+0x30>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	73fb      	strb	r3, [r7, #15]

		fpc_sample_logf("DMA Received: %d\r\n", received_byte);
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	@ (8000750 <HAL_UART_RxCpltCallback+0x34>)
 800073a:	f7ff ffbf 	bl	80006bc <fpc_sample_logf>
	}
}
 800073e:	bf00      	nop
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40011400 	.word	0x40011400
 800074c:	2000007c 	.word	0x2000007c
 8000750:	08005e5c 	.word	0x08005e5c

08000754 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a05      	ldr	r2, [pc, #20]	@ (8000778 <HAL_UART_TxCpltCallback+0x24>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d102      	bne.n	800076c <HAL_UART_TxCpltCallback+0x18>
        tx_done = true;
 8000766:	4b05      	ldr	r3, [pc, #20]	@ (800077c <HAL_UART_TxCpltCallback+0x28>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
    }
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	40011400 	.word	0x40011400
 800077c:	200000fc 	.word	0x200000fc

08000780 <HAL_UART_ErrorCallback>:
    if (huart->Instance == USART6) {
        tx_half = true;
    }
}

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6) {
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a07      	ldr	r2, [pc, #28]	@ (80007ac <HAL_UART_ErrorCallback+0x2c>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d105      	bne.n	800079e <HAL_UART_ErrorCallback+0x1e>
        uart_error = true;
 8000792:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <HAL_UART_ErrorCallback+0x30>)
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
        tx_done = true; // Pour sortir de la boucle while en cas d'erreur
 8000798:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <HAL_UART_ErrorCallback+0x34>)
 800079a:	2201      	movs	r2, #1
 800079c:	701a      	strb	r2, [r3, #0]
    }
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40011400 	.word	0x40011400
 80007b0:	200000fd 	.word	0x200000fd
 80007b4:	200000fc 	.word	0x200000fc

080007b8 <get_id_type_str_>:
static fpc_cmd_callbacks_t cmd_callbacks;

/* Helper Functions */

char *get_id_type_str_(uint16_t id_type)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	80fb      	strh	r3, [r7, #6]
    switch (id_type) {
 80007c2:	88fb      	ldrh	r3, [r7, #6]
 80007c4:	f244 0245 	movw	r2, #16453	@ 0x4045
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d01a      	beq.n	8000802 <get_id_type_str_+0x4a>
 80007cc:	f244 0245 	movw	r2, #16453	@ 0x4045
 80007d0:	4293      	cmp	r3, r2
 80007d2:	dc18      	bgt.n	8000806 <get_id_type_str_+0x4e>
 80007d4:	f243 0234 	movw	r2, #12340	@ 0x3034
 80007d8:	4293      	cmp	r3, r2
 80007da:	d010      	beq.n	80007fe <get_id_type_str_+0x46>
 80007dc:	f243 0234 	movw	r2, #12340	@ 0x3034
 80007e0:	4293      	cmp	r3, r2
 80007e2:	dc10      	bgt.n	8000806 <get_id_type_str_+0x4e>
 80007e4:	f241 0212 	movw	r2, #4114	@ 0x1012
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d004      	beq.n	80007f6 <get_id_type_str_+0x3e>
 80007ec:	f242 0223 	movw	r2, #8227	@ 0x2023
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d002      	beq.n	80007fa <get_id_type_str_+0x42>
 80007f4:	e007      	b.n	8000806 <get_id_type_str_+0x4e>
    case ID_TYPE_NONE: return "ID.None";
 80007f6:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <get_id_type_str_+0x5c>)
 80007f8:	e006      	b.n	8000808 <get_id_type_str_+0x50>
    case ID_TYPE_ALL: return "ID.All";
 80007fa:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <get_id_type_str_+0x60>)
 80007fc:	e004      	b.n	8000808 <get_id_type_str_+0x50>
    case ID_TYPE_SPECIFIED: return "ID.Specified";
 80007fe:	4b07      	ldr	r3, [pc, #28]	@ (800081c <get_id_type_str_+0x64>)
 8000800:	e002      	b.n	8000808 <get_id_type_str_+0x50>
    case ID_TYPE_GENERATE_NEW: return "ID.Generate";
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <get_id_type_str_+0x68>)
 8000804:	e000      	b.n	8000808 <get_id_type_str_+0x50>
    }
    return "ID.Unknown";
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <get_id_type_str_+0x6c>)
}
 8000808:	4618      	mov	r0, r3
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	08005e70 	.word	0x08005e70
 8000818:	08005e78 	.word	0x08005e78
 800081c:	08005e80 	.word	0x08005e80
 8000820:	08005e90 	.word	0x08005e90
 8000824:	08005e9c 	.word	0x08005e9c

08000828 <get_event_str_>:

char *get_event_str_(uint16_t evt)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	80fb      	strh	r3, [r7, #6]
    switch (evt) {
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d81d      	bhi.n	8000874 <get_event_str_+0x4c>
 8000838:	a201      	add	r2, pc, #4	@ (adr r2, 8000840 <get_event_str_+0x18>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	0800085d 	.word	0x0800085d
 8000844:	08000861 	.word	0x08000861
 8000848:	08000875 	.word	0x08000875
 800084c:	08000865 	.word	0x08000865
 8000850:	08000869 	.word	0x08000869
 8000854:	0800086d 	.word	0x0800086d
 8000858:	08000871 	.word	0x08000871
    case EVENT_NONE: return "Evt.None";
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <get_event_str_+0x5c>)
 800085e:	e00a      	b.n	8000876 <get_event_str_+0x4e>
    case EVENT_IDLE: return "Evt.Idle";
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <get_event_str_+0x60>)
 8000862:	e008      	b.n	8000876 <get_event_str_+0x4e>
    case EVENT_FINGER_DETECT: return "Evt.FingerDetect";
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <get_event_str_+0x64>)
 8000866:	e006      	b.n	8000876 <get_event_str_+0x4e>
    case EVENT_FINGER_LOST: return "Evt.FingerLost";
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <get_event_str_+0x68>)
 800086a:	e004      	b.n	8000876 <get_event_str_+0x4e>
    case EVENT_IMAGE_READY: return "Evt.ImageCaptured";
 800086c:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <get_event_str_+0x6c>)
 800086e:	e002      	b.n	8000876 <get_event_str_+0x4e>
    case EVENT_CMD_FAILED: return "Evt.Failure";
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <get_event_str_+0x70>)
 8000872:	e000      	b.n	8000876 <get_event_str_+0x4e>
    }
    return "Evt.Unknown";
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <get_event_str_+0x74>)
}
 8000876:	4618      	mov	r0, r3
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	08005ea8 	.word	0x08005ea8
 8000888:	08005eb4 	.word	0x08005eb4
 800088c:	08005ec0 	.word	0x08005ec0
 8000890:	08005ed4 	.word	0x08005ed4
 8000894:	08005ee4 	.word	0x08005ee4
 8000898:	08005ef8 	.word	0x08005ef8
 800089c:	08005f04 	.word	0x08005f04

080008a0 <get_enroll_feedback_str_>:

char *get_enroll_feedback_str_(uint8_t feedback)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	3b01      	subs	r3, #1
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d81e      	bhi.n	80008f0 <get_enroll_feedback_str_+0x50>
 80008b2:	a201      	add	r2, pc, #4	@ (adr r2, 80008b8 <get_enroll_feedback_str_+0x18>)
 80008b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b8:	080008d5 	.word	0x080008d5
 80008bc:	080008d9 	.word	0x080008d9
 80008c0:	080008dd 	.word	0x080008dd
 80008c4:	080008e1 	.word	0x080008e1
 80008c8:	080008e5 	.word	0x080008e5
 80008cc:	080008e9 	.word	0x080008e9
 80008d0:	080008ed 	.word	0x080008ed
    case ENROLL_FEEDBACK_DONE: return "Done";
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <get_enroll_feedback_str_+0x60>)
 80008d6:	e00d      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 80008d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000904 <get_enroll_feedback_str_+0x64>)
 80008da:	e00b      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 80008dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <get_enroll_feedback_str_+0x68>)
 80008de:	e009      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <get_enroll_feedback_str_+0x6c>)
 80008e2:	e007      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 80008e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000910 <get_enroll_feedback_str_+0x70>)
 80008e6:	e005      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <get_enroll_feedback_str_+0x74>)
 80008ea:	e003      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <get_enroll_feedback_str_+0x78>)
 80008ee:	e001      	b.n	80008f4 <get_enroll_feedback_str_+0x54>
    default:
        break;
 80008f0:	bf00      	nop
    }
    return "Unknown";
 80008f2:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <get_enroll_feedback_str_+0x7c>)
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	08005f10 	.word	0x08005f10
 8000904:	08005f18 	.word	0x08005f18
 8000908:	08005f24 	.word	0x08005f24
 800090c:	08005f38 	.word	0x08005f38
 8000910:	08005f4c 	.word	0x08005f4c
 8000914:	08005f60 	.word	0x08005f60
 8000918:	08005f70 	.word	0x08005f70
 800091c:	08005f84 	.word	0x08005f84

08000920 <get_gesture_str_>:

char *get_gesture_str_(uint8_t gesture)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
    switch (gesture) {
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	2b06      	cmp	r3, #6
 800092e:	d81f      	bhi.n	8000970 <get_gesture_str_+0x50>
 8000930:	a201      	add	r2, pc, #4	@ (adr r2, 8000938 <get_gesture_str_+0x18>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	08000955 	.word	0x08000955
 800093c:	08000959 	.word	0x08000959
 8000940:	0800095d 	.word	0x0800095d
 8000944:	08000961 	.word	0x08000961
 8000948:	08000965 	.word	0x08000965
 800094c:	08000969 	.word	0x08000969
 8000950:	0800096d 	.word	0x0800096d
    case CMD_NAV_EVENT_NONE: return "None";
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <get_gesture_str_+0x60>)
 8000956:	e00d      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_UP: return "Gesture.Up";
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <get_gesture_str_+0x64>)
 800095a:	e00b      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_DOWN: return "Gesture.Down";
 800095c:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <get_gesture_str_+0x68>)
 800095e:	e009      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_RIGHT: return "Gesture.Right";
 8000960:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <get_gesture_str_+0x6c>)
 8000962:	e007      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LEFT: return "Gesture.Left";
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <get_gesture_str_+0x70>)
 8000966:	e005      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_PRESS: return "Gesture.Press";
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <get_gesture_str_+0x74>)
 800096a:	e003      	b.n	8000974 <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LONG_PRESS: return "Gesture.LongPress";
 800096c:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <get_gesture_str_+0x78>)
 800096e:	e001      	b.n	8000974 <get_gesture_str_+0x54>
    default:
        break;
 8000970:	bf00      	nop
    }
    return "Unknown";
 8000972:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <get_gesture_str_+0x7c>)
}
 8000974:	4618      	mov	r0, r3
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	08005f8c 	.word	0x08005f8c
 8000984:	08005f94 	.word	0x08005f94
 8000988:	08005fa0 	.word	0x08005fa0
 800098c:	08005fb0 	.word	0x08005fb0
 8000990:	08005fc0 	.word	0x08005fc0
 8000994:	08005fd0 	.word	0x08005fd0
 8000998:	08005fe0 	.word	0x08005fe0
 800099c:	08005f84 	.word	0x08005f84

080009a0 <get_gpio_state_str_>:

char *get_gpio_state_str_(uint8_t state)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d004      	beq.n	80009ba <get_gpio_state_str_+0x1a>
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d004      	beq.n	80009be <get_gpio_state_str_+0x1e>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
    case GPIO_CONTROL_STATE_SET: return "State.Set";
    default:
        break;
 80009b4:	bf00      	nop
    }
    return "Unknown";
 80009b6:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <get_gpio_state_str_+0x2c>)
 80009b8:	e002      	b.n	80009c0 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
 80009ba:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <get_gpio_state_str_+0x30>)
 80009bc:	e000      	b.n	80009c0 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_SET: return "State.Set";
 80009be:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <get_gpio_state_str_+0x34>)
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	08005f84 	.word	0x08005f84
 80009d0:	08005ff4 	.word	0x08005ff4
 80009d4:	08006000 	.word	0x08006000

080009d8 <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 80009e6:	f107 030c 	add.w	r3, r7, #12
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <fpc_send_request+0x28>
        fpc_sample_logf("Invalid command");
 80009f6:	4816      	ldr	r0, [pc, #88]	@ (8000a50 <fpc_send_request+0x78>)
 80009f8:	f7ff fe60 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80009fc:	230c      	movs	r3, #12
 80009fe:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000a00:	8afb      	ldrh	r3, [r7, #22]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d112      	bne.n	8000a2c <fpc_send_request+0x54>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 8000a06:	2304      	movs	r3, #4
 8000a08:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000a0a:	2311      	movs	r3, #17
 8000a0c:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 8000a0e:	2310      	movs	r3, #16
 8000a10:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 8000a18:	f107 000c 	add.w	r0, r7, #12
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a22:	2108      	movs	r1, #8
 8000a24:	f7ff fde2 	bl	80005ec <fpc_hal_tx>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000a2c:	8afb      	ldrh	r3, [r7, #22]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d108      	bne.n	8000a44 <fpc_send_request+0x6c>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 8000a32:	2301      	movs	r3, #1
 8000a34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a38:	6839      	ldr	r1, [r7, #0]
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff fdd6 	bl	80005ec <fpc_hal_tx>
 8000a40:	4603      	mov	r3, r0
 8000a42:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000a44:	8afb      	ldrh	r3, [r7, #22]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	0800600c 	.word	0x0800600c

08000a54 <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 8000a5e:	2341      	movs	r3, #65	@ 0x41
 8000a60:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000a62:	2311      	movs	r3, #17
 8000a64:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_VERSION	");
 8000a66:	4807      	ldr	r0, [pc, #28]	@ (8000a84 <fpc_cmd_version_request+0x30>)
 8000a68:	f7ff fe28 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000a6c:	463b      	mov	r3, r7
 8000a6e:	2104      	movs	r1, #4
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ffb1 	bl	80009d8 <fpc_send_request>
 8000a76:	4603      	mov	r3, r0
 8000a78:	80fb      	strh	r3, [r7, #6]

    return result;
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	0800602c 	.word	0x0800602c

08000a88 <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	881b      	ldrh	r3, [r3, #0]
 8000a98:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d00a      	beq.n	8000ab6 <fpc_cmd_enroll_request+0x2e>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d004      	beq.n	8000ab6 <fpc_cmd_enroll_request+0x2e>
        fpc_sample_logf("Enroll Request: Invalid parameter");
 8000aac:	4815      	ldr	r0, [pc, #84]	@ (8000b04 <fpc_cmd_enroll_request+0x7c>)
 8000aae:	f7ff fe05 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ab2:	230c      	movs	r3, #12
 8000ab4:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000ab6:	8afb      	ldrh	r3, [r7, #22]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d11d      	bne.n	8000af8 <fpc_cmd_enroll_request+0x70>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 8000abc:	2354      	movs	r3, #84	@ 0x54
 8000abe:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000ac0:	2311      	movs	r3, #17
 8000ac2:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	885b      	ldrh	r3, [r3, #2]
 8000ace:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	881b      	ldrh	r3, [r3, #0]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fe6f 	bl	80007b8 <get_id_type_str_>
 8000ada:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	4809      	ldr	r0, [pc, #36]	@ (8000b08 <fpc_cmd_enroll_request+0x80>)
 8000ae4:	f7ff fdea 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	2108      	movs	r1, #8
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ff72 	bl	80009d8 <fpc_send_request>
 8000af4:	4603      	mov	r3, r0
 8000af6:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000af8:	8afb      	ldrh	r3, [r7, #22]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	08006040 	.word	0x08006040
 8000b08:	08006064 	.word	0x08006064

08000b0c <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	b087      	sub	sp, #28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	460b      	mov	r3, r1
 8000b16:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d00a      	beq.n	8000b3e <fpc_cmd_identify_request+0x32>
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d004      	beq.n	8000b3e <fpc_cmd_identify_request+0x32>
        fpc_sample_logf("Identify: Invalid parameter");
 8000b34:	4816      	ldr	r0, [pc, #88]	@ (8000b90 <fpc_cmd_identify_request+0x84>)
 8000b36:	f7ff fdc1 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000b3a:	230c      	movs	r3, #12
 8000b3c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000b3e:	8afb      	ldrh	r3, [r7, #22]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d120      	bne.n	8000b86 <fpc_cmd_identify_request+0x7a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000b44:	2355      	movs	r3, #85	@ 0x55
 8000b46:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000b48:	2311      	movs	r3, #17
 8000b4a:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	881b      	ldrh	r3, [r3, #0]
 8000b50:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	885b      	ldrh	r3, [r3, #2]
 8000b56:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000b58:	887b      	ldrh	r3, [r7, #2]
 8000b5a:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000b5c:	887c      	ldrh	r4, [r7, #2]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff fe28 	bl	80007b8 <get_id_type_str_>
 8000b68:	4602      	mov	r2, r0
            tag, get_id_type_str_(id->type), id->id);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000b6e:	4621      	mov	r1, r4
 8000b70:	4808      	ldr	r0, [pc, #32]	@ (8000b94 <fpc_cmd_identify_request+0x88>)
 8000b72:	f7ff fda3 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000b76:	f107 030c 	add.w	r3, r7, #12
 8000b7a:	210a      	movs	r1, #10
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff ff2b 	bl	80009d8 <fpc_send_request>
 8000b82:	4603      	mov	r3, r0
 8000b84:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000b86:	8afb      	ldrh	r3, [r7, #22]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	371c      	adds	r7, #28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd90      	pop	{r4, r7, pc}
 8000b90:	0800608c 	.word	0x0800608c
 8000b94:	080060a8 	.word	0x080060a8

08000b98 <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000ba2:	2352      	movs	r3, #82	@ 0x52
 8000ba4:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000ba6:	2311      	movs	r3, #17
 8000ba8:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_ABORT");
 8000baa:	4807      	ldr	r0, [pc, #28]	@ (8000bc8 <fpc_cmd_abort+0x30>)
 8000bac:	f7ff fd86 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000bb0:	463b      	mov	r3, r7
 8000bb2:	2104      	movs	r1, #4
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff ff0f 	bl	80009d8 <fpc_send_request>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	80fb      	strh	r3, [r7, #6]

    return result;
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	080060d8 	.word	0x080060d8

08000bcc <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000bd6:	2360      	movs	r3, #96	@ 0x60
 8000bd8:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000bda:	2311      	movs	r3, #17
 8000bdc:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_LIST_TEMPLATES");
 8000bde:	4807      	ldr	r0, [pc, #28]	@ (8000bfc <fpc_cmd_list_templates_request+0x30>)
 8000be0:	f7ff fd6c 	bl	80006bc <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000be4:	463b      	mov	r3, r7
 8000be6:	2104      	movs	r1, #4
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fef5 	bl	80009d8 <fpc_send_request>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]

    return result;
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	080060e8 	.word	0x080060e8

08000c00 <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d00a      	beq.n	8000c2e <fpc_cmd_delete_template_request+0x2e>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d004      	beq.n	8000c2e <fpc_cmd_delete_template_request+0x2e>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
 8000c24:	4815      	ldr	r0, [pc, #84]	@ (8000c7c <fpc_cmd_delete_template_request+0x7c>)
 8000c26:	f7ff fd49 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000c2e:	8afb      	ldrh	r3, [r7, #22]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d11d      	bne.n	8000c70 <fpc_cmd_delete_template_request+0x70>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000c34:	2361      	movs	r3, #97	@ 0x61
 8000c36:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000c38:	2311      	movs	r3, #17
 8000c3a:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	885b      	ldrh	r3, [r3, #2]
 8000c46:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fdb3 	bl	80007b8 <get_id_type_str_>
 8000c52:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4809      	ldr	r0, [pc, #36]	@ (8000c80 <fpc_cmd_delete_template_request+0x80>)
 8000c5c:	f7ff fd2e 	bl	80006bc <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	2108      	movs	r1, #8
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff feb6 	bl	80009d8 <fpc_send_request>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000c70:	8afb      	ldrh	r3, [r7, #22]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	08006100 	.word	0x08006100
 8000c80:	08006120 	.word	0x08006120

08000c84 <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d104      	bne.n	8000ca6 <parse_cmd_status+0x22>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
 8000c9c:	4826      	ldr	r0, [pc, #152]	@ (8000d38 <parse_cmd_status+0xb4>)
 8000c9e:	f7ff fd0d 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ca2:	230c      	movs	r3, #12
 8000ca4:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000ca6:	89fb      	ldrh	r3, [r7, #14]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d109      	bne.n	8000cc0 <parse_cmd_status+0x3c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	2b0c      	cmp	r3, #12
 8000cb0:	d006      	beq.n	8000cc0 <parse_cmd_status+0x3c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	6839      	ldr	r1, [r7, #0]
 8000cb6:	4821      	ldr	r0, [pc, #132]	@ (8000d3c <parse_cmd_status+0xb8>)
 8000cb8:	f7ff fd00 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000cbc:	230c      	movs	r3, #12
 8000cbe:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000cc0:	89fb      	ldrh	r3, [r7, #14]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d117      	bne.n	8000cf6 <parse_cmd_status+0x72>
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	889b      	ldrh	r3, [r3, #4]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fdac 	bl	8000828 <get_event_str_>
 8000cd0:	4601      	mov	r1, r0
            get_event_str_(status->event), status->event);
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4819      	ldr	r0, [pc, #100]	@ (8000d40 <parse_cmd_status+0xbc>)
 8000cda:	f7ff fcef 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.state = %04X", status->state);
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	88db      	ldrh	r3, [r3, #6]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4817      	ldr	r0, [pc, #92]	@ (8000d44 <parse_cmd_status+0xc0>)
 8000ce6:	f7ff fce9 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.error = %d", status->app_fail_code);
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	891b      	ldrh	r3, [r3, #8]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4815      	ldr	r0, [pc, #84]	@ (8000d48 <parse_cmd_status+0xc4>)
 8000cf2:	f7ff fce3 	bl	80006bc <fpc_sample_logf>
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	891b      	ldrh	r3, [r3, #8]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d00a      	beq.n	8000d14 <parse_cmd_status+0x90>
 8000cfe:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <parse_cmd_status+0xc8>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d006      	beq.n	8000d14 <parse_cmd_status+0x90>
        cmd_callbacks.on_error(status->app_fail_code);
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <parse_cmd_status+0xc8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	8912      	ldrh	r2, [r2, #8]
 8000d0e:	4610      	mov	r0, r2
 8000d10:	4798      	blx	r3
 8000d12:	e00b      	b.n	8000d2c <parse_cmd_status+0xa8>
    }
    else if (cmd_callbacks.on_status) {
 8000d14:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <parse_cmd_status+0xc8>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d007      	beq.n	8000d2c <parse_cmd_status+0xa8>
        cmd_callbacks.on_status(status->event, status->state);
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <parse_cmd_status+0xc8>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	68ba      	ldr	r2, [r7, #8]
 8000d22:	8890      	ldrh	r0, [r2, #4]
 8000d24:	68ba      	ldr	r2, [r7, #8]
 8000d26:	88d2      	ldrh	r2, [r2, #6]
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4798      	blx	r3
    }

    return result;
 8000d2c:	89fb      	ldrh	r3, [r7, #14]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	080062b8 	.word	0x080062b8
 8000d3c:	080062d8 	.word	0x080062d8
 8000d40:	080062fc 	.word	0x080062fc
 8000d44:	0800631c 	.word	0x0800631c
 8000d48:	08006334 	.word	0x08006334
 8000d4c:	20000100 	.word	0x20000100

08000d50 <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d104      	bne.n	8000d76 <parse_cmd_version+0x26>
        fpc_sample_logf("CMD_VERSION: Invalid parameter");
 8000d6c:	4824      	ldr	r0, [pc, #144]	@ (8000e00 <parse_cmd_version+0xb0>)
 8000d6e:	f7ff fca5 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000d72:	230c      	movs	r3, #12
 8000d74:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000d76:	8afb      	ldrh	r3, [r7, #22]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d10e      	bne.n	8000d9a <parse_cmd_version+0x4a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8000d80:	3314      	adds	r3, #20
 8000d82:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 8000d84:	683a      	ldr	r2, [r7, #0]
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d006      	beq.n	8000d9a <parse_cmd_version+0x4a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)", size, full_size);
 8000d8c:	693a      	ldr	r2, [r7, #16]
 8000d8e:	6839      	ldr	r1, [r7, #0]
 8000d90:	481c      	ldr	r0, [pc, #112]	@ (8000e04 <parse_cmd_version+0xb4>)
 8000d92:	f7ff fc93 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 8000d96:	230c      	movs	r3, #12
 8000d98:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000d9a:	8afb      	ldrh	r3, [r7, #22]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d120      	bne.n	8000de2 <parse_cmd_version+0x92>
        fpc_sample_logf("CMD_VERSION.fw_id = %d", ver->fw_id);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	7c1b      	ldrb	r3, [r3, #16]
 8000da4:	4619      	mov	r1, r3
 8000da6:	4818      	ldr	r0, [pc, #96]	@ (8000e08 <parse_cmd_version+0xb8>)
 8000da8:	f7ff fc88 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.unique_id = %08X %08X %08X",
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	6859      	ldr	r1, [r3, #4]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	689a      	ldr	r2, [r3, #8]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	4814      	ldr	r0, [pc, #80]	@ (8000e0c <parse_cmd_version+0xbc>)
 8000dba:	f7ff fc7f 	bl	80006bc <fpc_sample_logf>
            ver->mcu_unique_id[0],
            ver->mcu_unique_id[1],
            ver->mcu_unique_id[2]);
        fpc_sample_logf("CMD_VERSION.fuse_level = %d", ver->fw_fuse_level);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	7c5b      	ldrb	r3, [r3, #17]
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4812      	ldr	r0, [pc, #72]	@ (8000e10 <parse_cmd_version+0xc0>)
 8000dc6:	f7ff fc79 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version_str_len = %d", ver->version_str_len);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	8a5b      	ldrh	r3, [r3, #18]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4810      	ldr	r0, [pc, #64]	@ (8000e14 <parse_cmd_version+0xc4>)
 8000dd2:	f7ff fc73 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version = %s", ver->version_str);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3314      	adds	r3, #20
 8000dda:	4619      	mov	r1, r3
 8000ddc:	480e      	ldr	r0, [pc, #56]	@ (8000e18 <parse_cmd_version+0xc8>)
 8000dde:	f7ff fc6d 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_version) {
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <parse_cmd_version+0xcc>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d005      	beq.n	8000df6 <parse_cmd_version+0xa6>
        cmd_callbacks.on_version(ver->version_str);
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <parse_cmd_version+0xcc>)
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	3214      	adds	r2, #20
 8000df2:	4610      	mov	r0, r2
 8000df4:	4798      	blx	r3
    }

    return result;
 8000df6:	8afb      	ldrh	r3, [r7, #22]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3718      	adds	r7, #24
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	0800634c 	.word	0x0800634c
 8000e04:	0800636c 	.word	0x0800636c
 8000e08:	08006390 	.word	0x08006390
 8000e0c:	080063a8 	.word	0x080063a8
 8000e10:	080063d0 	.word	0x080063d0
 8000e14:	080063ec 	.word	0x080063ec
 8000e18:	08006410 	.word	0x08006410
 8000e1c:	20000100 	.word	0x20000100

08000e20 <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d104      	bne.n	8000e42 <parse_cmd_enroll_status+0x22>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
 8000e38:	481d      	ldr	r0, [pc, #116]	@ (8000eb0 <parse_cmd_enroll_status+0x90>)
 8000e3a:	f7ff fc3f 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000e3e:	230c      	movs	r3, #12
 8000e40:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d109      	bne.n	8000e5c <parse_cmd_enroll_status+0x3c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	2b08      	cmp	r3, #8
 8000e4c:	d006      	beq.n	8000e5c <parse_cmd_enroll_status+0x3c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
 8000e4e:	2208      	movs	r2, #8
 8000e50:	6839      	ldr	r1, [r7, #0]
 8000e52:	4818      	ldr	r0, [pc, #96]	@ (8000eb4 <parse_cmd_enroll_status+0x94>)
 8000e54:	f7ff fc32 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000e58:	230c      	movs	r3, #12
 8000e5a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000e5c:	89fb      	ldrh	r3, [r7, #14]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d115      	bne.n	8000e8e <parse_cmd_enroll_status+0x6e>
        fpc_sample_logf("CMD_ENROLL.id = %d", status->id);
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	889b      	ldrh	r3, [r3, #4]
 8000e66:	4619      	mov	r1, r3
 8000e68:	4813      	ldr	r0, [pc, #76]	@ (8000eb8 <parse_cmd_enroll_status+0x98>)
 8000e6a:	f7ff fc27 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	799b      	ldrb	r3, [r3, #6]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fd14 	bl	80008a0 <get_enroll_feedback_str_>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	480f      	ldr	r0, [pc, #60]	@ (8000ebc <parse_cmd_enroll_status+0x9c>)
 8000e7e:	f7ff fc1d 	bl	80006bc <fpc_sample_logf>
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	79db      	ldrb	r3, [r3, #7]
 8000e86:	4619      	mov	r1, r3
 8000e88:	480d      	ldr	r0, [pc, #52]	@ (8000ec0 <parse_cmd_enroll_status+0xa0>)
 8000e8a:	f7ff fc17 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_enroll) {
 8000e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <parse_cmd_enroll_status+0xa4>)
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d007      	beq.n	8000ea6 <parse_cmd_enroll_status+0x86>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 8000e96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <parse_cmd_enroll_status+0xa4>)
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	68ba      	ldr	r2, [r7, #8]
 8000e9c:	7990      	ldrb	r0, [r2, #6]
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	79d2      	ldrb	r2, [r2, #7]
 8000ea2:	4611      	mov	r1, r2
 8000ea4:	4798      	blx	r3
    }

    return result;
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3710      	adds	r7, #16
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	0800642c 	.word	0x0800642c
 8000eb4:	0800644c 	.word	0x0800644c
 8000eb8:	08006470 	.word	0x08006470
 8000ebc:	08006484 	.word	0x08006484
 8000ec0:	080064a0 	.word	0x080064a0
 8000ec4:	20000100 	.word	0x20000100

08000ec8 <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d104      	bne.n	8000eea <parse_cmd_identify+0x22>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
 8000ee0:	4829      	ldr	r0, [pc, #164]	@ (8000f88 <parse_cmd_identify+0xc0>)
 8000ee2:	f7ff fbeb 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ee6:	230c      	movs	r3, #12
 8000ee8:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000eea:	89fb      	ldrh	r3, [r7, #14]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d109      	bne.n	8000f04 <parse_cmd_identify+0x3c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	2b0c      	cmp	r3, #12
 8000ef4:	d006      	beq.n	8000f04 <parse_cmd_identify+0x3c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	6839      	ldr	r1, [r7, #0]
 8000efa:	4824      	ldr	r0, [pc, #144]	@ (8000f8c <parse_cmd_identify+0xc4>)
 8000efc:	f7ff fbde 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000f00:	230c      	movs	r3, #12
 8000f02:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000f04:	89fb      	ldrh	r3, [r7, #14]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d124      	bne.n	8000f54 <parse_cmd_identify+0x8c>
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000f0e:	f246 12ec 	movw	r2, #25068	@ 0x61ec
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d101      	bne.n	8000f1a <parse_cmd_identify+0x52>
 8000f16:	491e      	ldr	r1, [pc, #120]	@ (8000f90 <parse_cmd_identify+0xc8>)
 8000f18:	e000      	b.n	8000f1c <parse_cmd_identify+0x54>
 8000f1a:	491e      	ldr	r1, [pc, #120]	@ (8000f94 <parse_cmd_identify+0xcc>)
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8000f20:	461a      	mov	r2, r3
 8000f22:	481d      	ldr	r0, [pc, #116]	@ (8000f98 <parse_cmd_identify+0xd0>)
 8000f24:	f7ff fbca 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	88db      	ldrh	r3, [r3, #6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fc43 	bl	80007b8 <get_id_type_str_>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4619      	mov	r1, r3
 8000f36:	4819      	ldr	r0, [pc, #100]	@ (8000f9c <parse_cmd_identify+0xd4>)
 8000f38:	f7ff fbc0 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	891b      	ldrh	r3, [r3, #8]
 8000f40:	4619      	mov	r1, r3
 8000f42:	4817      	ldr	r0, [pc, #92]	@ (8000fa0 <parse_cmd_identify+0xd8>)
 8000f44:	f7ff fbba 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	895b      	ldrh	r3, [r3, #10]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4815      	ldr	r0, [pc, #84]	@ (8000fa4 <parse_cmd_identify+0xdc>)
 8000f50:	f7ff fbb4 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_identify) {
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <parse_cmd_identify+0xe0>)
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00f      	beq.n	8000f7c <parse_cmd_identify+0xb4>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <parse_cmd_identify+0xe0>)
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	8892      	ldrh	r2, [r2, #4]
 8000f64:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 8000f68:	428a      	cmp	r2, r1
 8000f6a:	bf0c      	ite	eq
 8000f6c:	2201      	moveq	r2, #1
 8000f6e:	2200      	movne	r2, #0
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	4610      	mov	r0, r2
 8000f74:	68ba      	ldr	r2, [r7, #8]
 8000f76:	8912      	ldrh	r2, [r2, #8]
 8000f78:	4611      	mov	r1, r2
 8000f7a:	4798      	blx	r3
    }

    return result;
 8000f7c:	89fb      	ldrh	r3, [r7, #14]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	080064c4 	.word	0x080064c4
 8000f8c:	080064e4 	.word	0x080064e4
 8000f90:	0800650c 	.word	0x0800650c
 8000f94:	08006514 	.word	0x08006514
 8000f98:	08006520 	.word	0x08006520
 8000f9c:	08006544 	.word	0x08006544
 8000fa0:	08006560 	.word	0x08006560
 8000fa4:	08006578 	.word	0x08006578
 8000fa8:	20000100 	.word	0x20000100

08000fac <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	60fb      	str	r3, [r7, #12]

    if (!list) {
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d104      	bne.n	8000fd2 <parse_cmd_list_templates+0x26>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter");
 8000fc8:	4823      	ldr	r0, [pc, #140]	@ (8001058 <parse_cmd_list_templates+0xac>)
 8000fca:	f7ff fb77 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000fce:	230c      	movs	r3, #12
 8000fd0:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000fd2:	8afb      	ldrh	r3, [r7, #22]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d10f      	bne.n	8000ff8 <parse_cmd_list_templates+0x4c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8000fdc:	3303      	adds	r3, #3
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d006      	beq.n	8000ff8 <parse_cmd_list_templates+0x4c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)", size,
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	6839      	ldr	r1, [r7, #0]
 8000fee:	481b      	ldr	r0, [pc, #108]	@ (800105c <parse_cmd_list_templates+0xb0>)
 8000ff0:	f7ff fb64 	bl	80006bc <fpc_sample_logf>
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000ff8:	8afb      	ldrh	r3, [r7, #22]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d119      	bne.n	8001032 <parse_cmd_list_templates+0x86>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
            list->number_of_templates);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
 8001002:	4619      	mov	r1, r3
 8001004:	4816      	ldr	r0, [pc, #88]	@ (8001060 <parse_cmd_list_templates+0xb4>)
 8001006:	f7ff fb59 	bl	80006bc <fpc_sample_logf>

        for (i = 0; i < list->number_of_templates; i++) {
 800100a:	2300      	movs	r3, #0
 800100c:	82bb      	strh	r3, [r7, #20]
 800100e:	e00b      	b.n	8001028 <parse_cmd_list_templates+0x7c>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d", list->template_id_list[i]);
 8001010:	8abb      	ldrh	r3, [r7, #20]
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	4413      	add	r3, r2
 8001018:	88db      	ldrh	r3, [r3, #6]
 800101a:	4619      	mov	r1, r3
 800101c:	4811      	ldr	r0, [pc, #68]	@ (8001064 <parse_cmd_list_templates+0xb8>)
 800101e:	f7ff fb4d 	bl	80006bc <fpc_sample_logf>
        for (i = 0; i < list->number_of_templates; i++) {
 8001022:	8abb      	ldrh	r3, [r7, #20]
 8001024:	3301      	adds	r3, #1
 8001026:	82bb      	strh	r3, [r7, #20]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	889b      	ldrh	r3, [r3, #4]
 800102c:	8aba      	ldrh	r2, [r7, #20]
 800102e:	429a      	cmp	r2, r3
 8001030:	d3ee      	bcc.n	8001010 <parse_cmd_list_templates+0x64>
        }
    }

    if (cmd_callbacks.on_list_templates) {
 8001032:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <parse_cmd_list_templates+0xbc>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d008      	beq.n	800104c <parse_cmd_list_templates+0xa0>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <parse_cmd_list_templates+0xbc>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	8892      	ldrh	r2, [r2, #4]
 8001042:	4610      	mov	r0, r2
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	3206      	adds	r2, #6
 8001048:	4611      	mov	r1, r2
 800104a:	4798      	blx	r3
    }

    return result;
 800104c:	8afb      	ldrh	r3, [r7, #22]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	08006590 	.word	0x08006590
 800105c:	080065b8 	.word	0x080065b8
 8001060:	080065e4 	.word	0x080065e4
 8001064:	08006608 	.word	0x08006608
 8001068:	20000100 	.word	0x20000100

0800106c <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001076:	2300      	movs	r3, #0
 8001078:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d104      	bne.n	800108e <parse_cmd_navigation_event+0x22>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
 8001084:	4817      	ldr	r0, [pc, #92]	@ (80010e4 <parse_cmd_navigation_event+0x78>)
 8001086:	f7ff fb19 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800108a:	230c      	movs	r3, #12
 800108c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800108e:	89fb      	ldrh	r3, [r7, #14]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d109      	bne.n	80010a8 <parse_cmd_navigation_event+0x3c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2b08      	cmp	r3, #8
 8001098:	d006      	beq.n	80010a8 <parse_cmd_navigation_event+0x3c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
 800109a:	2208      	movs	r2, #8
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4812      	ldr	r0, [pc, #72]	@ (80010e8 <parse_cmd_navigation_event+0x7c>)
 80010a0:	f7ff fb0c 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 80010a4:	230c      	movs	r3, #12
 80010a6:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80010a8:	89fb      	ldrh	r3, [r7, #14]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10a      	bne.n	80010c4 <parse_cmd_navigation_event+0x58>
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	889b      	ldrh	r3, [r3, #4]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fc33 	bl	8000920 <get_gesture_str_>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4619      	mov	r1, r3
 80010be:	480b      	ldr	r0, [pc, #44]	@ (80010ec <parse_cmd_navigation_event+0x80>)
 80010c0:	f7ff fafc 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_navigation) {
 80010c4:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <parse_cmd_navigation_event+0x84>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d005      	beq.n	80010d8 <parse_cmd_navigation_event+0x6c>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 80010cc:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <parse_cmd_navigation_event+0x84>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	8892      	ldrh	r2, [r2, #4]
 80010d4:	4610      	mov	r0, r2
 80010d6:	4798      	blx	r3
    }

    return result;
 80010d8:	89fb      	ldrh	r3, [r7, #14]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	08006624 	.word	0x08006624
 80010e8:	08006648 	.word	0x08006648
 80010ec:	08006670 	.word	0x08006670
 80010f0:	20000100 	.word	0x20000100

080010f4 <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80010fe:	2300      	movs	r3, #0
 8001100:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d104      	bne.n	8001116 <parse_cmd_gpio_control+0x22>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
 800110c:	4816      	ldr	r0, [pc, #88]	@ (8001168 <parse_cmd_gpio_control+0x74>)
 800110e:	f7ff fad5 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001112:	230c      	movs	r3, #12
 8001114:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001116:	89fb      	ldrh	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d109      	bne.n	8001130 <parse_cmd_gpio_control+0x3c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	2b06      	cmp	r3, #6
 8001120:	d006      	beq.n	8001130 <parse_cmd_gpio_control+0x3c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
 8001122:	2206      	movs	r2, #6
 8001124:	6839      	ldr	r1, [r7, #0]
 8001126:	4811      	ldr	r0, [pc, #68]	@ (800116c <parse_cmd_gpio_control+0x78>)
 8001128:	f7ff fac8 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 800112c:	230c      	movs	r3, #12
 800112e:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001130:	89fb      	ldrh	r3, [r7, #14]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d109      	bne.n	800114a <parse_cmd_gpio_control+0x56>
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	791b      	ldrb	r3, [r3, #4]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fc30 	bl	80009a0 <get_gpio_state_str_>
 8001140:	4603      	mov	r3, r0
 8001142:	4619      	mov	r1, r3
 8001144:	480a      	ldr	r0, [pc, #40]	@ (8001170 <parse_cmd_gpio_control+0x7c>)
 8001146:	f7ff fab9 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_gpio_control) {
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <parse_cmd_gpio_control+0x80>)
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <parse_cmd_gpio_control+0x6a>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 8001152:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <parse_cmd_gpio_control+0x80>)
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	7912      	ldrb	r2, [r2, #4]
 800115a:	4610      	mov	r0, r2
 800115c:	4798      	blx	r3
    }

    return result;
 800115e:	89fb      	ldrh	r3, [r7, #14]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	0800668c 	.word	0x0800668c
 800116c:	080066b0 	.word	0x080066b0
 8001170:	080066dc 	.word	0x080066dc
 8001174:	20000100 	.word	0x20000100

08001178 <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001182:	2300      	movs	r3, #0
 8001184:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d104      	bne.n	800119a <parse_cmd_get_system_config+0x22>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
 8001190:	483c      	ldr	r0, [pc, #240]	@ (8001284 <parse_cmd_get_system_config+0x10c>)
 8001192:	f7ff fa93 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001196:	230c      	movs	r3, #12
 8001198:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d109      	bne.n	80011b4 <parse_cmd_get_system_config+0x3c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	2b17      	cmp	r3, #23
 80011a4:	d806      	bhi.n	80011b4 <parse_cmd_get_system_config+0x3c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
 80011a6:	2218      	movs	r2, #24
 80011a8:	6839      	ldr	r1, [r7, #0]
 80011aa:	4837      	ldr	r0, [pc, #220]	@ (8001288 <parse_cmd_get_system_config+0x110>)
 80011ac:	f7ff fa86 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80011b0:	230c      	movs	r3, #12
 80011b2:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80011b4:	89fb      	ldrh	r3, [r7, #14]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d155      	bne.n	8001266 <parse_cmd_get_system_config+0xee>
        fpc_sample_logf("%s Config:", cmd_cfg->config_type == 0 ? "Default" : "Custom");
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	889b      	ldrh	r3, [r3, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d101      	bne.n	80011c6 <parse_cmd_get_system_config+0x4e>
 80011c2:	4b32      	ldr	r3, [pc, #200]	@ (800128c <parse_cmd_get_system_config+0x114>)
 80011c4:	e000      	b.n	80011c8 <parse_cmd_get_system_config+0x50>
 80011c6:	4b32      	ldr	r3, [pc, #200]	@ (8001290 <parse_cmd_get_system_config+0x118>)
 80011c8:	4619      	mov	r1, r3
 80011ca:	4832      	ldr	r0, [pc, #200]	@ (8001294 <parse_cmd_get_system_config+0x11c>)
 80011cc:	f7ff fa76 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.ver = %d", cmd_cfg->cfg.version);
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	891b      	ldrh	r3, [r3, #8]
 80011d4:	4619      	mov	r1, r3
 80011d6:	4830      	ldr	r0, [pc, #192]	@ (8001298 <parse_cmd_get_system_config+0x120>)
 80011d8:	f7ff fa70 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.sys_flags = %08X:", cmd_cfg->cfg.sys_flags);
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	4619      	mov	r1, r3
 80011e2:	482e      	ldr	r0, [pc, #184]	@ (800129c <parse_cmd_get_system_config+0x124>)
 80011e4:	f7ff fa6a 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_STATUS_EVT_AT_BOOT)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <parse_cmd_get_system_config+0x82>
            fpc_sample_logf(" - CFG_SYS_FLAG_STATUS_EVT_AT_BOOT");
 80011f4:	482a      	ldr	r0, [pc, #168]	@ (80012a0 <parse_cmd_get_system_config+0x128>)
 80011f6:	f7ff fa61 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IN_STOP_MODE)
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	f003 0310 	and.w	r3, r3, #16
 8001202:	2b00      	cmp	r3, #0
 8001204:	d002      	beq.n	800120c <parse_cmd_get_system_config+0x94>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IN_STOP_MODE");
 8001206:	4827      	ldr	r0, [pc, #156]	@ (80012a4 <parse_cmd_get_system_config+0x12c>)
 8001208:	f7ff fa58 	bl	80006bc <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IRQ_BEFORE_TX)
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	f003 0320 	and.w	r3, r3, #32
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <parse_cmd_get_system_config+0xa6>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IRQ_BEFORE_TX");
 8001218:	4823      	ldr	r0, [pc, #140]	@ (80012a8 <parse_cmd_get_system_config+0x130>)
 800121a:	f7ff fa4f 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
            cmd_cfg->cfg.uart_delay_before_irq_ms);
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	7c1b      	ldrb	r3, [r3, #16]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
 8001222:	4619      	mov	r1, r3
 8001224:	4821      	ldr	r0, [pc, #132]	@ (80012ac <parse_cmd_get_system_config+0x134>)
 8001226:	f7ff fa49 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
            cmd_cfg->cfg.uart_baudrate);
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	7c5b      	ldrb	r3, [r3, #17]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
 800122e:	4619      	mov	r1, r3
 8001230:	481f      	ldr	r0, [pc, #124]	@ (80012b0 <parse_cmd_get_system_config+0x138>)
 8001232:	f7ff fa43 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
            cmd_cfg->cfg.finger_scan_interval_ms);
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	895b      	ldrh	r3, [r3, #10]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
 800123a:	4619      	mov	r1, r3
 800123c:	481d      	ldr	r0, [pc, #116]	@ (80012b4 <parse_cmd_get_system_config+0x13c>)
 800123e:	f7ff fa3d 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
                 cmd_cfg->cfg.idfy_max_consecutive_fails);
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	7c9b      	ldrb	r3, [r3, #18]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
 8001246:	4619      	mov	r1, r3
 8001248:	481b      	ldr	r0, [pc, #108]	@ (80012b8 <parse_cmd_get_system_config+0x140>)
 800124a:	f7ff fa37 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
            cmd_cfg->cfg.idfy_lockout_time_s);
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	7cdb      	ldrb	r3, [r3, #19]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
 8001252:	4619      	mov	r1, r3
 8001254:	4819      	ldr	r0, [pc, #100]	@ (80012bc <parse_cmd_get_system_config+0x144>)
 8001256:	f7ff fa31 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	8a9b      	ldrh	r3, [r3, #20]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
 800125e:	4619      	mov	r1, r3
 8001260:	4817      	ldr	r0, [pc, #92]	@ (80012c0 <parse_cmd_get_system_config+0x148>)
 8001262:	f7ff fa2b 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_system_config_get) {
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <parse_cmd_get_system_config+0x14c>)
 8001268:	6a1b      	ldr	r3, [r3, #32]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d005      	beq.n	800127a <parse_cmd_get_system_config+0x102>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 800126e:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <parse_cmd_get_system_config+0x14c>)
 8001270:	6a1b      	ldr	r3, [r3, #32]
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	3208      	adds	r2, #8
 8001276:	4610      	mov	r0, r2
 8001278:	4798      	blx	r3
    }

    return result;
 800127a:	89fb      	ldrh	r3, [r7, #14]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	080066f8 	.word	0x080066f8
 8001288:	08006724 	.word	0x08006724
 800128c:	08006754 	.word	0x08006754
 8001290:	0800675c 	.word	0x0800675c
 8001294:	08006764 	.word	0x08006764
 8001298:	08006770 	.word	0x08006770
 800129c:	08006790 	.word	0x08006790
 80012a0:	080067b8 	.word	0x080067b8
 80012a4:	080067dc 	.word	0x080067dc
 80012a8:	08006800 	.word	0x08006800
 80012ac:	08006824 	.word	0x08006824
 80012b0:	08006850 	.word	0x08006850
 80012b4:	08006880 	.word	0x08006880
 80012b8:	080068b0 	.word	0x080068b0
 80012bc:	080068e8 	.word	0x080068e8
 80012c0:	0800691c 	.word	0x0800691c
 80012c4:	20000100 	.word	0x20000100

080012c8 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80012d2:	2300      	movs	r3, #0
 80012d4:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d104      	bne.n	80012ea <parse_cmd_bist+0x22>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
 80012e0:	4817      	ldr	r0, [pc, #92]	@ (8001340 <parse_cmd_bist+0x78>)
 80012e2:	f7ff f9eb 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80012e6:	230c      	movs	r3, #12
 80012e8:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80012ea:	89fb      	ldrh	r3, [r7, #14]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d109      	bne.n	8001304 <parse_cmd_bist+0x3c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	2b07      	cmp	r3, #7
 80012f4:	d806      	bhi.n	8001304 <parse_cmd_bist+0x3c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
 80012f6:	2206      	movs	r2, #6
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	4812      	ldr	r0, [pc, #72]	@ (8001344 <parse_cmd_bist+0x7c>)
 80012fc:	f7ff f9de 	bl	80006bc <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001300:	230c      	movs	r3, #12
 8001302:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10b      	bne.n	8001322 <parse_cmd_bist+0x5a>
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	889b      	ldrh	r3, [r3, #4]
 800130e:	4619      	mov	r1, r3
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <parse_cmd_bist+0x80>)
 8001312:	f7ff f9d3 	bl	80006bc <fpc_sample_logf>
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	88db      	ldrh	r3, [r3, #6]
 800131a:	4619      	mov	r1, r3
 800131c:	480b      	ldr	r0, [pc, #44]	@ (800134c <parse_cmd_bist+0x84>)
 800131e:	f7ff f9cd 	bl	80006bc <fpc_sample_logf>
    }

    if (cmd_callbacks.on_bist_done) {
 8001322:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <parse_cmd_bist+0x88>)
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	2b00      	cmp	r3, #0
 8001328:	d005      	beq.n	8001336 <parse_cmd_bist+0x6e>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <parse_cmd_bist+0x88>)
 800132c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	88d2      	ldrh	r2, [r2, #6]
 8001332:	4610      	mov	r0, r2
 8001334:	4798      	blx	r3
    }

    return result;
 8001336:	89fb      	ldrh	r3, [r7, #14]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	08006954 	.word	0x08006954
 8001344:	08006970 	.word	0x08006970
 8001348:	08006994 	.word	0x08006994
 800134c:	080069b8 	.word	0x080069b8
 8001350:	20000100 	.word	0x20000100

08001354 <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800135e:	2300      	movs	r3, #0
 8001360:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d104      	bne.n	8001376 <parse_cmd+0x22>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
 800136c:	4864      	ldr	r0, [pc, #400]	@ (8001500 <parse_cmd+0x1ac>)
 800136e:	f7ff f9a5 	bl	80006bc <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001372:	230c      	movs	r3, #12
 8001374:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001376:	89fb      	ldrh	r3, [r7, #14]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d10c      	bne.n	8001396 <parse_cmd+0x42>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	885b      	ldrh	r3, [r3, #2]
 8001380:	2b13      	cmp	r3, #19
 8001382:	d008      	beq.n	8001396 <parse_cmd+0x42>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001388:	2b12      	cmp	r3, #18
 800138a:	d004      	beq.n	8001396 <parse_cmd+0x42>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
 800138c:	485d      	ldr	r0, [pc, #372]	@ (8001504 <parse_cmd+0x1b0>)
 800138e:	f7ff f995 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 8001392:	230c      	movs	r3, #12
 8001394:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001396:	89fb      	ldrh	r3, [r7, #14]
 8001398:	2b00      	cmp	r3, #0
 800139a:	f040 80ab 	bne.w	80014f4 <parse_cmd+0x1a0>
        switch (cmd_hdr->cmd_id) {
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80013a6:	f000 808f 	beq.w	80014c8 <parse_cmd+0x174>
 80013aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80013ae:	f300 809d 	bgt.w	80014ec <parse_cmd+0x198>
 80013b2:	2b6a      	cmp	r3, #106	@ 0x6a
 80013b4:	dc60      	bgt.n	8001478 <parse_cmd+0x124>
 80013b6:	2b40      	cmp	r3, #64	@ 0x40
 80013b8:	f2c0 8098 	blt.w	80014ec <parse_cmd+0x198>
 80013bc:	3b40      	subs	r3, #64	@ 0x40
 80013be:	2b2a      	cmp	r3, #42	@ 0x2a
 80013c0:	f200 8094 	bhi.w	80014ec <parse_cmd+0x198>
 80013c4:	a201      	add	r2, pc, #4	@ (adr r2, 80013cc <parse_cmd+0x78>)
 80013c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ca:	bf00      	nop
 80013cc:	08001481 	.word	0x08001481
 80013d0:	0800148d 	.word	0x0800148d
 80013d4:	080014ed 	.word	0x080014ed
 80013d8:	080014ed 	.word	0x080014ed
 80013dc:	080014e1 	.word	0x080014e1
 80013e0:	080014ed 	.word	0x080014ed
 80013e4:	080014ed 	.word	0x080014ed
 80013e8:	080014ed 	.word	0x080014ed
 80013ec:	080014ed 	.word	0x080014ed
 80013f0:	080014ed 	.word	0x080014ed
 80013f4:	080014ed 	.word	0x080014ed
 80013f8:	080014ed 	.word	0x080014ed
 80013fc:	080014ed 	.word	0x080014ed
 8001400:	080014ed 	.word	0x080014ed
 8001404:	080014ed 	.word	0x080014ed
 8001408:	080014ed 	.word	0x080014ed
 800140c:	080014ed 	.word	0x080014ed
 8001410:	080014ed 	.word	0x080014ed
 8001414:	080014ed 	.word	0x080014ed
 8001418:	080014ed 	.word	0x080014ed
 800141c:	08001499 	.word	0x08001499
 8001420:	080014a5 	.word	0x080014a5
 8001424:	080014ed 	.word	0x080014ed
 8001428:	080014ed 	.word	0x080014ed
 800142c:	080014ed 	.word	0x080014ed
 8001430:	080014ed 	.word	0x080014ed
 8001434:	080014ed 	.word	0x080014ed
 8001438:	080014ed 	.word	0x080014ed
 800143c:	080014ed 	.word	0x080014ed
 8001440:	080014ed 	.word	0x080014ed
 8001444:	080014ed 	.word	0x080014ed
 8001448:	080014ed 	.word	0x080014ed
 800144c:	080014b1 	.word	0x080014b1
 8001450:	080014ed 	.word	0x080014ed
 8001454:	080014ed 	.word	0x080014ed
 8001458:	080014ed 	.word	0x080014ed
 800145c:	080014ed 	.word	0x080014ed
 8001460:	080014ed 	.word	0x080014ed
 8001464:	080014ed 	.word	0x080014ed
 8001468:	080014ed 	.word	0x080014ed
 800146c:	080014ed 	.word	0x080014ed
 8001470:	080014ed 	.word	0x080014ed
 8001474:	080014d5 	.word	0x080014d5
 8001478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800147c:	d01e      	beq.n	80014bc <parse_cmd+0x168>
 800147e:	e035      	b.n	80014ec <parse_cmd+0x198>
        case CMD_STATUS:
            return parse_cmd_status(cmd_hdr, size);
 8001480:	6839      	ldr	r1, [r7, #0]
 8001482:	68b8      	ldr	r0, [r7, #8]
 8001484:	f7ff fbfe 	bl	8000c84 <parse_cmd_status>
 8001488:	4603      	mov	r3, r0
 800148a:	e034      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_VERSION:
            return parse_cmd_version(cmd_hdr, size);
 800148c:	6839      	ldr	r1, [r7, #0]
 800148e:	68b8      	ldr	r0, [r7, #8]
 8001490:	f7ff fc5e 	bl	8000d50 <parse_cmd_version>
 8001494:	4603      	mov	r3, r0
 8001496:	e02e      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_ENROLL:
            return parse_cmd_enroll_status(cmd_hdr, size);
 8001498:	6839      	ldr	r1, [r7, #0]
 800149a:	68b8      	ldr	r0, [r7, #8]
 800149c:	f7ff fcc0 	bl	8000e20 <parse_cmd_enroll_status>
 80014a0:	4603      	mov	r3, r0
 80014a2:	e028      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_IDENTIFY:
            return parse_cmd_identify(cmd_hdr, size);
 80014a4:	6839      	ldr	r1, [r7, #0]
 80014a6:	68b8      	ldr	r0, [r7, #8]
 80014a8:	f7ff fd0e 	bl	8000ec8 <parse_cmd_identify>
 80014ac:	4603      	mov	r3, r0
 80014ae:	e022      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_LIST_TEMPLATES:
            return parse_cmd_list_templates(cmd_hdr, size);
 80014b0:	6839      	ldr	r1, [r7, #0]
 80014b2:	68b8      	ldr	r0, [r7, #8]
 80014b4:	f7ff fd7a 	bl	8000fac <parse_cmd_list_templates>
 80014b8:	4603      	mov	r3, r0
 80014ba:	e01c      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_NAVIGATION:
            return parse_cmd_navigation_event(cmd_hdr, size);
 80014bc:	6839      	ldr	r1, [r7, #0]
 80014be:	68b8      	ldr	r0, [r7, #8]
 80014c0:	f7ff fdd4 	bl	800106c <parse_cmd_navigation_event>
 80014c4:	4603      	mov	r3, r0
 80014c6:	e016      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_GPIO_CONTROL:
            return parse_cmd_gpio_control(cmd_hdr, size);
 80014c8:	6839      	ldr	r1, [r7, #0]
 80014ca:	68b8      	ldr	r0, [r7, #8]
 80014cc:	f7ff fe12 	bl	80010f4 <parse_cmd_gpio_control>
 80014d0:	4603      	mov	r3, r0
 80014d2:	e010      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_GET_SYSTEM_CONFIG:
            return parse_cmd_get_system_config(cmd_hdr, size);
 80014d4:	6839      	ldr	r1, [r7, #0]
 80014d6:	68b8      	ldr	r0, [r7, #8]
 80014d8:	f7ff fe4e 	bl	8001178 <parse_cmd_get_system_config>
 80014dc:	4603      	mov	r3, r0
 80014de:	e00a      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
 80014e0:	6839      	ldr	r1, [r7, #0]
 80014e2:	68b8      	ldr	r0, [r7, #8]
 80014e4:	f7ff fef0 	bl	80012c8 <parse_cmd_bist>
 80014e8:	4603      	mov	r3, r0
 80014ea:	e004      	b.n	80014f6 <parse_cmd+0x1a2>
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
 80014ec:	4806      	ldr	r0, [pc, #24]	@ (8001508 <parse_cmd+0x1b4>)
 80014ee:	f7ff f8e5 	bl	80006bc <fpc_sample_logf>
            break;
 80014f2:	bf00      	nop
        };
    }

    return result;
 80014f4:	89fb      	ldrh	r3, [r7, #14]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	080069d4 	.word	0x080069d4
 8001504:	080069f4 	.word	0x080069f4
 8001508:	08006a18 	.word	0x08006a18

0800150c <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 8001516:	463b      	mov	r3, r7
 8001518:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800151c:	2108      	movs	r1, #8
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff f892 	bl	8000648 <fpc_hal_rx>
 8001524:	4603      	mov	r3, r0
 8001526:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 8001528:	89fb      	ldrh	r3, [r7, #14]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d112      	bne.n	8001554 <fpc_host_sample_handle_rx_data+0x48>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 800152e:	883b      	ldrh	r3, [r7, #0]
 8001530:	2b04      	cmp	r3, #4
 8001532:	d10a      	bne.n	800154a <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 8001534:	88bb      	ldrh	r3, [r7, #4]
 8001536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 800153a:	2b00      	cmp	r3, #0
 800153c:	d005      	beq.n	800154a <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 800153e:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 8001540:	2b12      	cmp	r3, #18
 8001542:	d007      	beq.n	8001554 <fpc_host_sample_handle_rx_data+0x48>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 8001544:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 8001546:	2b13      	cmp	r3, #19
 8001548:	d004      	beq.n	8001554 <fpc_host_sample_handle_rx_data+0x48>
            fpc_sample_logf("Sanity check of rx data failed\n");
 800154a:	481f      	ldr	r0, [pc, #124]	@ (80015c8 <fpc_host_sample_handle_rx_data+0xbc>)
 800154c:	f7ff f8b6 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_IO_BAD_DATA;
 8001550:	2321      	movs	r3, #33	@ 0x21
 8001552:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001554:	89fb      	ldrh	r3, [r7, #14]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10d      	bne.n	8001576 <fpc_host_sample_handle_rx_data+0x6a>
        frame_payload = malloc(frame_hdr.payload_size);
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	4618      	mov	r0, r3
 800155e:	f003 ff95 	bl	800548c <malloc>
 8001562:	4603      	mov	r3, r0
 8001564:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d104      	bne.n	8001576 <fpc_host_sample_handle_rx_data+0x6a>
            fpc_sample_logf("Failed to malloc\n");
 800156c:	4817      	ldr	r0, [pc, #92]	@ (80015cc <fpc_host_sample_handle_rx_data+0xc0>)
 800156e:	f7ff f8a5 	bl	80006bc <fpc_sample_logf>
            result = FPC_RESULT_OUT_OF_MEMORY;
 8001572:	230e      	movs	r3, #14
 8001574:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001576:	89fb      	ldrh	r3, [r7, #14]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d108      	bne.n	800158e <fpc_host_sample_handle_rx_data+0x82>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 800157c:	88fb      	ldrh	r3, [r7, #6]
 800157e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001582:	4619      	mov	r1, r3
 8001584:	68b8      	ldr	r0, [r7, #8]
 8001586:	f7ff f85f 	bl	8000648 <fpc_hal_rx>
 800158a:	4603      	mov	r3, r0
 800158c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800158e:	89fb      	ldrh	r3, [r7, #14]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d106      	bne.n	80015a2 <fpc_host_sample_handle_rx_data+0x96>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 8001594:	88fb      	ldrh	r3, [r7, #6]
 8001596:	4619      	mov	r1, r3
 8001598:	68b8      	ldr	r0, [r7, #8]
 800159a:	f7ff fedb 	bl	8001354 <parse_cmd>
 800159e:	4603      	mov	r3, r0
 80015a0:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <fpc_host_sample_handle_rx_data+0xa2>
        free(frame_payload);
 80015a8:	68b8      	ldr	r0, [r7, #8]
 80015aa:	f003 ff77 	bl	800549c <free>
    }

    if (result != FPC_RESULT_OK) {
 80015ae:	89fb      	ldrh	r3, [r7, #14]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d004      	beq.n	80015be <fpc_host_sample_handle_rx_data+0xb2>
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
 80015b4:	89fb      	ldrh	r3, [r7, #14]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <fpc_host_sample_handle_rx_data+0xc4>)
 80015ba:	f7ff f87f 	bl	80006bc <fpc_sample_logf>
    }

    return result;
 80015be:	89fb      	ldrh	r3, [r7, #14]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	08006a3c 	.word	0x08006a3c
 80015cc:	08006a5c 	.word	0x08006a5c
 80015d0:	08006a70 	.word	0x08006a70

080015d4 <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 80015d4:	b5b0      	push	{r4, r5, r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00b      	beq.n	80015fa <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <fpc_host_sample_init+0x38>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4614      	mov	r4, r2
 80015e8:	461d      	mov	r5, r3
 80015ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015f6:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 80015fa:	f7fe ffc9 	bl	8000590 <fpc_hal_init>
 80015fe:	4603      	mov	r3, r0
 8001600:	81fb      	strh	r3, [r7, #14]

    return result;
 8001602:	89fb      	ldrh	r3, [r7, #14]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bdb0      	pop	{r4, r5, r7, pc}
 800160c:	20000100 	.word	0x20000100

08001610 <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 8001616:	4b0d      	ldr	r3, [pc, #52]	@ (800164c <hal_check_button_pressed+0x3c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <hal_check_button_pressed+0x40>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	f083 0301 	eor.w	r3, r3, #1
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d002      	beq.n	8001630 <hal_check_button_pressed+0x20>
		button_down_time = 0;
 800162a:	4b08      	ldr	r3, [pc, #32]	@ (800164c <hal_check_button_pressed+0x3c>)
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 8001630:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <hal_check_button_pressed+0x40>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <hal_check_button_pressed+0x2c>
 8001638:	2300      	movs	r3, #0
 800163a:	e000      	b.n	800163e <hal_check_button_pressed+0x2e>
 800163c:	687b      	ldr	r3, [r7, #4]
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	20000130 	.word	0x20000130
 8001650:	20000134 	.word	0x20000134

08001654 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001664:	d11c      	bne.n	80016a0 <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 8001666:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800166a:	4817      	ldr	r0, [pc, #92]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x74>)
 800166c:	f001 ff3e 	bl	80034ec <HAL_GPIO_ReadPin>
 8001670:	4603      	mov	r3, r0
 8001672:	2b01      	cmp	r3, #1
 8001674:	d10b      	bne.n	800168e <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 8001676:	f001 f849 	bl	800270c <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	4b13      	ldr	r3, [pc, #76]	@ (80016cc <HAL_GPIO_EXTI_Callback+0x78>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	4a13      	ldr	r2, [pc, #76]	@ (80016d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001684:	6013      	str	r3, [r2, #0]
            button_down = false;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0x80>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 800168c:	e017      	b.n	80016be <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 800168e:	f001 f83d 	bl	800270c <HAL_GetTick>
 8001692:	4603      	mov	r3, r0
 8001694:	4a0d      	ldr	r2, [pc, #52]	@ (80016cc <HAL_GPIO_EXTI_Callback+0x78>)
 8001696:	6013      	str	r3, [r2, #0]
            button_down = true;
 8001698:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0x80>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
}
 800169e:	e00e      	b.n	80016be <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016a6:	d10a      	bne.n	80016be <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 80016a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016ac:	480a      	ldr	r0, [pc, #40]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x84>)
 80016ae:	f001 ff1d 	bl	80034ec <HAL_GPIO_ReadPin>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d102      	bne.n	80016be <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x88>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40020800 	.word	0x40020800
 80016cc:	2000012c 	.word	0x2000012c
 80016d0:	20000130 	.word	0x20000130
 80016d4:	20000134 	.word	0x20000134
 80016d8:	40021400 	.word	0x40021400
 80016dc:	20000128 	.word	0x20000128

080016e0 <hal_set_led_status>:
        button_down = true;
    }
}*/

void hal_set_led_status(hal_led_status_t status)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	2b05      	cmp	r3, #5
 80016f0:	d837      	bhi.n	8001762 <hal_set_led_status+0x82>
 80016f2:	a201      	add	r2, pc, #4	@ (adr r2, 80016f8 <hal_set_led_status+0x18>)
 80016f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f8:	08001711 	.word	0x08001711
 80016fc:	0800171d 	.word	0x0800171d
 8001700:	08001737 	.word	0x08001737
 8001704:	08001763 	.word	0x08001763
 8001708:	08001763 	.word	0x08001763
 800170c:	08001755 	.word	0x08001755
	        case HAL_LED_STATUS_MATCH:    // Blue LED
	            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001710:	2201      	movs	r2, #1
 8001712:	2180      	movs	r1, #128	@ 0x80
 8001714:	481b      	ldr	r0, [pc, #108]	@ (8001784 <hal_set_led_status+0xa4>)
 8001716:	f001 ff01 	bl	800351c <HAL_GPIO_WritePin>
	            break;
 800171a:	e02e      	b.n	800177a <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_NO_MATCH:
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800171c:	2180      	movs	r1, #128	@ 0x80
 800171e:	4819      	ldr	r0, [pc, #100]	@ (8001784 <hal_set_led_status+0xa4>)
 8001720:	f001 ff15 	bl	800354e <HAL_GPIO_TogglePin>
	        	HAL_Delay(1000);
 8001724:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001728:	f000 fffc 	bl	8002724 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800172c:	2180      	movs	r1, #128	@ 0x80
 800172e:	4815      	ldr	r0, [pc, #84]	@ (8001784 <hal_set_led_status+0xa4>)
 8001730:	f001 ff0d 	bl	800354e <HAL_GPIO_TogglePin>
	        	break;
 8001734:	e021      	b.n	800177a <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_WAITTOUCH:
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001736:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800173a:	4812      	ldr	r0, [pc, #72]	@ (8001784 <hal_set_led_status+0xa4>)
 800173c:	f001 ff07 	bl	800354e <HAL_GPIO_TogglePin>
				HAL_Delay(1000);
 8001740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001744:	f000 ffee 	bl	8002724 <HAL_Delay>
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001748:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800174c:	480d      	ldr	r0, [pc, #52]	@ (8001784 <hal_set_led_status+0xa4>)
 800174e:	f001 fefe 	bl	800354e <HAL_GPIO_TogglePin>
				break;
 8001752:	e012      	b.n	800177a <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_ERROR:    // Red LED
	            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8001754:	2201      	movs	r2, #1
 8001756:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800175a:	480a      	ldr	r0, [pc, #40]	@ (8001784 <hal_set_led_status+0xa4>)
 800175c:	f001 fede 	bl	800351c <HAL_GPIO_WritePin>
	            break;
 8001760:	e00b      	b.n	800177a <hal_set_led_status+0x9a>
	        default:
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	2180      	movs	r1, #128	@ 0x80
 8001766:	4807      	ldr	r0, [pc, #28]	@ (8001784 <hal_set_led_status+0xa4>)
 8001768:	f001 fed8 	bl	800351c <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001772:	4804      	ldr	r0, [pc, #16]	@ (8001784 <hal_set_led_status+0xa4>)
 8001774:	f001 fed2 	bl	800351c <HAL_GPIO_WritePin>
	    }
}
 8001778:	bf00      	nop
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40020400 	.word	0x40020400

08001788 <hal_reset_device>:

void hal_reset_device(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 800178c:	2200      	movs	r2, #0
 800178e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <hal_reset_device+0x28>)
 8001794:	f001 fec2 	bl	800351c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001798:	200a      	movs	r0, #10
 800179a:	f000 ffc3 	bl	8002724 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <hal_reset_device+0x28>)
 80017a6:	f001 feb9 	bl	800351c <HAL_GPIO_WritePin>
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000

080017b4 <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d10c      	bne.n	80017de <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 80017c4:	2201      	movs	r2, #1
 80017c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017ca:	480d      	ldr	r0, [pc, #52]	@ (8001800 <hal_set_if_config+0x4c>)
 80017cc:	f001 fea6 	bl	800351c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017d6:	480b      	ldr	r0, [pc, #44]	@ (8001804 <hal_set_if_config+0x50>)
 80017d8:	f001 fea0 	bl	800351c <HAL_GPIO_WritePin>
			break;
 80017dc:	e00c      	b.n	80017f8 <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017e4:	4806      	ldr	r0, [pc, #24]	@ (8001800 <hal_set_if_config+0x4c>)
 80017e6:	f001 fe99 	bl	800351c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <hal_set_if_config+0x50>)
 80017f2:	f001 fe93 	bl	800351c <HAL_GPIO_WritePin>
			break;
 80017f6:	bf00      	nop
	}
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021400 	.word	0x40021400
 8001804:	40021000 	.word	0x40021000

08001808 <process_state>:
    .on_identify = on_identify,
    .on_list_templates = on_list_templates
};

static void process_state(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 800180e:	4b78      	ldr	r3, [pc, #480]	@ (80019f0 <process_state+0x1e8>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 8001814:	4b76      	ldr	r3, [pc, #472]	@ (80019f0 <process_state+0x1e8>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b06      	cmp	r3, #6
 800181a:	f200 80c8 	bhi.w	80019ae <process_state+0x1a6>
 800181e:	a201      	add	r2, pc, #4	@ (adr r2, 8001824 <process_state+0x1c>)
 8001820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001824:	08001841 	.word	0x08001841
 8001828:	08001855 	.word	0x08001855
 800182c:	08001869 	.word	0x08001869
 8001830:	080018cf 	.word	0x080018cf
 8001834:	08001931 	.word	0x08001931
 8001838:	0800195b 	.word	0x0800195b
 800183c:	08001985 	.word	0x08001985
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 8001840:	4b6c      	ldr	r3, [pc, #432]	@ (80019f4 <process_state+0x1ec>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80b4 	beq.w	80019b2 <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 800184a:	2301      	movs	r3, #1
 800184c:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 800184e:	f7ff f901 	bl	8000a54 <fpc_cmd_version_request>
            }
            break;
 8001852:	e0ae      	b.n	80019b2 <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 8001854:	4b68      	ldr	r3, [pc, #416]	@ (80019f8 <process_state+0x1f0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 80ac 	beq.w	80019b6 <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 800185e:	2302      	movs	r3, #2
 8001860:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 8001862:	f7ff f9b3 	bl	8000bcc <fpc_cmd_list_templates_request>
            }
            break;
 8001866:	e0a6      	b.n	80019b6 <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 8001868:	4b64      	ldr	r3, [pc, #400]	@ (80019fc <process_state+0x1f4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 80a4 	beq.w	80019ba <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 8001872:	4b63      	ldr	r3, [pc, #396]	@ (8001a00 <process_state+0x1f8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b01      	cmp	r3, #1
 8001878:	dc18      	bgt.n	80018ac <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800187a:	f244 0345 	movw	r3, #16453	@ 0x4045
 800187e:	833b      	strh	r3, [r7, #24]
 8001880:	2300      	movs	r3, #0
 8001882:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 8001884:	4b5e      	ldr	r3, [pc, #376]	@ (8001a00 <process_state+0x1f8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f1c3 0302 	rsb	r3, r3, #2
 800188c:	4a5d      	ldr	r2, [pc, #372]	@ (8001a04 <process_state+0x1fc>)
 800188e:	6013      	str	r3, [r2, #0]
                    fpc_sample_logf("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 8001890:	4b5c      	ldr	r3, [pc, #368]	@ (8001a04 <process_state+0x1fc>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	485c      	ldr	r0, [pc, #368]	@ (8001a08 <process_state+0x200>)
 8001898:	f7fe ff10 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_ENROLL;
 800189c:	2303      	movs	r3, #3
 800189e:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 80018a0:	f107 0318 	add.w	r3, r7, #24
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff f8ef 	bl	8000a88 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 80018aa:	e086      	b.n	80019ba <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80018ac:	f242 0323 	movw	r3, #8227	@ 0x2023
 80018b0:	82bb      	strh	r3, [r7, #20]
 80018b2:	2300      	movs	r3, #0
 80018b4:	82fb      	strh	r3, [r7, #22]
                    fpc_sample_logf("\nStarting identify\r\n");
 80018b6:	4855      	ldr	r0, [pc, #340]	@ (8001a0c <process_state+0x204>)
 80018b8:	f7fe ff00 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 80018bc:	2304      	movs	r3, #4
 80018be:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2100      	movs	r1, #0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff f920 	bl	8000b0c <fpc_cmd_identify_request>
            break;
 80018cc:	e075      	b.n	80019ba <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 80018ce:	4b50      	ldr	r3, [pc, #320]	@ (8001a10 <process_state+0x208>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d171      	bne.n	80019be <process_state+0x1b6>
            	fpc_sample_logf("\nEnroll one finger done.\r\n");
 80018da:	484e      	ldr	r0, [pc, #312]	@ (8001a14 <process_state+0x20c>)
 80018dc:	f7fe feee 	bl	80006bc <fpc_sample_logf>
                n_fingers_to_enroll--;
 80018e0:	4b48      	ldr	r3, [pc, #288]	@ (8001a04 <process_state+0x1fc>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	4a47      	ldr	r2, [pc, #284]	@ (8001a04 <process_state+0x1fc>)
 80018e8:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 80018ea:	4b46      	ldr	r3, [pc, #280]	@ (8001a04 <process_state+0x1fc>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	dd0d      	ble.n	800190e <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 80018f2:	f244 0345 	movw	r3, #16453	@ 0x4045
 80018f6:	823b      	strh	r3, [r7, #16]
 80018f8:	2300      	movs	r3, #0
 80018fa:	827b      	strh	r3, [r7, #18]
                    fpc_sample_logf("\nStarting enroll\r\n");
 80018fc:	4846      	ldr	r0, [pc, #280]	@ (8001a18 <process_state+0x210>)
 80018fe:	f7fe fedd 	bl	80006bc <fpc_sample_logf>
                    fpc_cmd_enroll_request(&id_type);
 8001902:	f107 0310 	add.w	r3, r7, #16
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff f8be 	bl	8000a88 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 800190c:	e057      	b.n	80019be <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 800190e:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001912:	81bb      	strh	r3, [r7, #12]
 8001914:	2300      	movs	r3, #0
 8001916:	81fb      	strh	r3, [r7, #14]
                    fpc_sample_logf("\nStarting identify\r\n");
 8001918:	483c      	ldr	r0, [pc, #240]	@ (8001a0c <process_state+0x204>)
 800191a:	f7fe fecf 	bl	80006bc <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 800191e:	2304      	movs	r3, #4
 8001920:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 8001922:	f107 030c 	add.w	r3, r7, #12
 8001926:	2100      	movs	r1, #0
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff f8ef 	bl	8000b0c <fpc_cmd_identify_request>
            break;
 800192e:	e046      	b.n	80019be <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 8001930:	4b37      	ldr	r3, [pc, #220]	@ (8001a10 <process_state+0x208>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d142      	bne.n	80019c2 <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 800193c:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001940:	813b      	strh	r3, [r7, #8]
 8001942:	2300      	movs	r3, #0
 8001944:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 8001946:	2064      	movs	r0, #100	@ 0x64
 8001948:	f000 feec 	bl	8002724 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff f8da 	bl	8000b0c <fpc_cmd_identify_request>
            }
            break;
 8001958:	e033      	b.n	80019c2 <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 800195a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a10 <process_state+0x208>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d12f      	bne.n	80019c6 <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001966:	f242 0323 	movw	r3, #8227	@ 0x2023
 800196a:	80bb      	strh	r3, [r7, #4]
 800196c:	2300      	movs	r3, #0
 800196e:	80fb      	strh	r3, [r7, #6]
                fpc_sample_logf("\nDeleting templates.\r\n");
 8001970:	482a      	ldr	r0, [pc, #168]	@ (8001a1c <process_state+0x214>)
 8001972:	f7fe fea3 	bl	80006bc <fpc_sample_logf>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 8001976:	2306      	movs	r3, #6
 8001978:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff f93f 	bl	8000c00 <fpc_cmd_delete_template_request>
            }
            break;
 8001982:	e020      	b.n	80019c6 <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001984:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001988:	803b      	strh	r3, [r7, #0]
 800198a:	2300      	movs	r3, #0
 800198c:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 800198e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a04 <process_state+0x1fc>)
 8001990:	2202      	movs	r2, #2
 8001992:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 8001994:	2003      	movs	r0, #3
 8001996:	f7ff fea3 	bl	80016e0 <hal_set_led_status>
            fpc_sample_logf("\nStarting enroll.\r\n");
 800199a:	4821      	ldr	r0, [pc, #132]	@ (8001a20 <process_state+0x218>)
 800199c:	f7fe fe8e 	bl	80006bc <fpc_sample_logf>
            next_state = APP_STATE_WAIT_ENROLL;
 80019a0:	2303      	movs	r3, #3
 80019a2:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 80019a4:	463b      	mov	r3, r7
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff f86e 	bl	8000a88 <fpc_cmd_enroll_request>
            break;
 80019ac:	e00c      	b.n	80019c8 <process_state+0x1c0>
        }
        default:
            break;
 80019ae:	bf00      	nop
 80019b0:	e00a      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019b2:	bf00      	nop
 80019b4:	e008      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019b6:	bf00      	nop
 80019b8:	e006      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019ba:	bf00      	nop
 80019bc:	e004      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019be:	bf00      	nop
 80019c0:	e002      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019c2:	bf00      	nop
 80019c4:	e000      	b.n	80019c8 <process_state+0x1c0>
            break;
 80019c6:	bf00      	nop
    }

    if (next_state != app_state) {
 80019c8:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <process_state+0x1e8>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	7ffa      	ldrb	r2, [r7, #31]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d00a      	beq.n	80019e8 <process_state+0x1e0>
    	fpc_sample_logf("State transition %d -> %d\r\n", app_state, next_state);
 80019d2:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <process_state+0x1e8>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	4619      	mov	r1, r3
 80019d8:	7ffb      	ldrb	r3, [r7, #31]
 80019da:	461a      	mov	r2, r3
 80019dc:	4811      	ldr	r0, [pc, #68]	@ (8001a24 <process_state+0x21c>)
 80019de:	f7fe fe6d 	bl	80006bc <fpc_sample_logf>
        app_state = next_state;
 80019e2:	4a03      	ldr	r2, [pc, #12]	@ (80019f0 <process_state+0x1e8>)
 80019e4:	7ffb      	ldrb	r3, [r7, #31]
 80019e6:	7013      	strb	r3, [r2, #0]
    }
}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000013c 	.word	0x2000013c
 80019f4:	20000140 	.word	0x20000140
 80019f8:	20000144 	.word	0x20000144
 80019fc:	20000148 	.word	0x20000148
 8001a00:	20000150 	.word	0x20000150
 8001a04:	20000000 	.word	0x20000000
 8001a08:	08006adc 	.word	0x08006adc
 8001a0c:	08006afc 	.word	0x08006afc
 8001a10:	2000014c 	.word	0x2000014c
 8001a14:	08006b14 	.word	0x08006b14
 8001a18:	08006b30 	.word	0x08006b30
 8001a1c:	08006b44 	.word	0x08006b44
 8001a20:	08006b5c 	.word	0x08006b5c
 8001a24:	08006b70 	.word	0x08006b70

08001a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 8001a2e:	4823      	ldr	r0, [pc, #140]	@ (8001abc <main+0x94>)
 8001a30:	f7ff fdd0 	bl	80015d4 <fpc_host_sample_init>
  fpc_hal_init();
 8001a34:	f7fe fdac 	bl	8000590 <fpc_hal_init>

  HAL_Init();
 8001a38:	f000 fe02 	bl	8002640 <HAL_Init>
  SystemClock_Config();
 8001a3c:	f000 f8e6 	bl	8001c0c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a40:	f000 fa36 	bl	8001eb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a44:	f000 f9ee 	bl	8001e24 <MX_DMA_Init>
  MX_SPI1_Init();
 8001a48:	f000 f94a 	bl	8001ce0 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001a4c:	f000 f97e 	bl	8001d4c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001a50:	f000 f9a6 	bl	8001da0 <MX_USART6_UART_Init>

  hal_reset_device();
 8001a54:	f7ff fe98 	bl	8001788 <hal_reset_device>
  fpc_sample_logf("\nFPC2532 example app (UART)\r\n\n");
 8001a58:	4819      	ldr	r0, [pc, #100]	@ (8001ac0 <main+0x98>)
 8001a5a:	f7fe fe2f 	bl	80006bc <fpc_sample_logf>
  HAL_Delay(200);
 8001a5e:	20c8      	movs	r0, #200	@ 0xc8
 8001a60:	f000 fe60 	bl	8002724 <HAL_Delay>

  // Run through supported commands
  while (1)
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 8001a64:	f7fe fe20 	bl	80006a8 <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 8001a68:	f7ff fdd2 	bl	8001610 <hal_check_button_pressed>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8001a70:	d907      	bls.n	8001a82 <main+0x5a>
		fpc_sample_logf("\nButton pressed\r\n");
 8001a72:	4814      	ldr	r0, [pc, #80]	@ (8001ac4 <main+0x9c>)
 8001a74:	f7fe fe22 	bl	80006bc <fpc_sample_logf>
		app_state = APP_STATE_WAIT_ABORT;
 8001a78:	4b13      	ldr	r3, [pc, #76]	@ (8001ac8 <main+0xa0>)
 8001a7a:	2205      	movs	r2, #5
 8001a7c:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 8001a7e:	f7ff f88b 	bl	8000b98 <fpc_cmd_abort>
	}

	if (fpc_hal_data_available()) {
 8001a82:	f7fe fdfd 	bl	8000680 <fpc_hal_data_available>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0eb      	beq.n	8001a64 <main+0x3c>
		result = fpc_host_sample_handle_rx_data();
 8001a8c:	f7ff fd3e 	bl	800150c <fpc_host_sample_handle_rx_data>
 8001a90:	4603      	mov	r3, r0
 8001a92:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 8001a94:	88fb      	ldrh	r3, [r7, #6]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00c      	beq.n	8001ab4 <main+0x8c>
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d009      	beq.n	8001ab4 <main+0x8c>
			fpc_sample_logf("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4809      	ldr	r0, [pc, #36]	@ (8001acc <main+0xa4>)
 8001aa6:	f7fe fe09 	bl	80006bc <fpc_sample_logf>
			HAL_Delay(100);
 8001aaa:	2064      	movs	r0, #100	@ 0x64
 8001aac:	f000 fe3a 	bl	8002724 <HAL_Delay>
			uart6_host_rx_data_clear();
 8001ab0:	f000 f9a0 	bl	8001df4 <uart6_host_rx_data_clear>
		}
		process_state();
 8001ab4:	f7ff fea8 	bl	8001808 <process_state>
	fpc_hal_wfi();
 8001ab8:	e7d4      	b.n	8001a64 <main+0x3c>
 8001aba:	bf00      	nop
 8001abc:	08006ca8 	.word	0x08006ca8
 8001ac0:	08006b8c 	.word	0x08006b8c
 8001ac4:	08006bac 	.word	0x08006bac
 8001ac8:	2000013c 	.word	0x2000013c
 8001acc:	08006bc0 	.word	0x08006bc0

08001ad0 <on_error>:
  }
}

/* Command callbacks */
void on_error(uint16_t error)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 8001ada:	2006      	movs	r0, #6
 8001adc:	f7ff fe00 	bl	80016e0 <hal_set_led_status>
	fpc_sample_logf("Got error %d.\r\n", error);
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <on_error+0x28>)
 8001ae6:	f7fe fde9 	bl	80006bc <fpc_sample_logf>
	quit = 1;
 8001aea:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <on_error+0x2c>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	601a      	str	r2, [r3, #0]
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	08006bfc 	.word	0x08006bfc
 8001afc:	20000138 	.word	0x20000138

08001b00 <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	460a      	mov	r2, r1
 8001b0a:	80fb      	strh	r3, [r7, #6]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d002      	beq.n	8001b20 <on_status+0x20>
		device_ready = 1;
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <on_status+0x34>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 8001b20:	4a05      	ldr	r2, [pc, #20]	@ (8001b38 <on_status+0x38>)
 8001b22:	88bb      	ldrh	r3, [r7, #4]
 8001b24:	8013      	strh	r3, [r2, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000140 	.word	0x20000140
 8001b38:	2000014c 	.word	0x2000014c

08001b3c <on_version>:

void on_version(char* version)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	fpc_sample_logf("Got version: %s\r\n", version);
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <on_version+0x20>)
 8001b48:	f7fe fdb8 	bl	80006bc <fpc_sample_logf>
	version_read = 1;
 8001b4c:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <on_version+0x24>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	08006c0c 	.word	0x08006c0c
 8001b60:	20000144 	.word	0x20000144

08001b64 <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001b64:	b590      	push	{r4, r7, lr}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	71fb      	strb	r3, [r7, #7]
 8001b70:	4613      	mov	r3, r2
 8001b72:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	fpc_sample_logf("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001b74:	79bc      	ldrb	r4, [r7, #6]
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fe91 	bl	80008a0 <get_enroll_feedback_str_>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	4621      	mov	r1, r4
 8001b84:	4803      	ldr	r0, [pc, #12]	@ (8001b94 <on_enroll+0x30>)
 8001b86:	f7fe fd99 	bl	80006bc <fpc_sample_logf>
			get_enroll_feedback_str_(feedback), feedback);
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	08006c20 	.word	0x08006c20

08001b98 <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d008      	beq.n	8001bbc <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 8001baa:	2001      	movs	r0, #1
 8001bac:	f7ff fd98 	bl	80016e0 <hal_set_led_status>
		fpc_sample_logf("Identify match on id %d\r\n", id);
 8001bb0:	887b      	ldrh	r3, [r7, #2]
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4806      	ldr	r0, [pc, #24]	@ (8001bd0 <on_identify+0x38>)
 8001bb6:	f7fe fd81 	bl	80006bc <fpc_sample_logf>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    fpc_sample_logf("Identify no match\r\n");
    }
}
 8001bba:	e005      	b.n	8001bc8 <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 8001bbc:	2002      	movs	r0, #2
 8001bbe:	f7ff fd8f 	bl	80016e0 <hal_set_led_status>
	    fpc_sample_logf("Identify no match\r\n");
 8001bc2:	4804      	ldr	r0, [pc, #16]	@ (8001bd4 <on_identify+0x3c>)
 8001bc4:	f7fe fd7a 	bl	80006bc <fpc_sample_logf>
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	08006c54 	.word	0x08006c54
 8001bd4:	08006c70 	.word	0x08006c70

08001bd8 <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
    fpc_sample_logf("Found %d template(s) on device\r\n", num_templates);
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <on_list_templates+0x28>)
 8001be6:	f7fe fd69 	bl	80006bc <fpc_sample_logf>

    list_templates_done = 1;
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <on_list_templates+0x2c>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 8001bf0:	4a05      	ldr	r2, [pc, #20]	@ (8001c08 <on_list_templates+0x30>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	08006c84 	.word	0x08006c84
 8001c04:	20000148 	.word	0x20000148
 8001c08:	20000150 	.word	0x20000150

08001c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b094      	sub	sp, #80	@ 0x50
 8001c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c12:	f107 0320 	add.w	r3, r7, #32
 8001c16:	2230      	movs	r2, #48	@ 0x30
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fd2e 	bl	800567c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	4b28      	ldr	r3, [pc, #160]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c38:	4a27      	ldr	r2, [pc, #156]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c40:	4b25      	ldr	r3, [pc, #148]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	4b22      	ldr	r3, [pc, #136]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c58:	4a20      	ldr	r2, [pc, #128]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	4b1e      	ldr	r3, [pc, #120]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c68:	607b      	str	r3, [r7, #4]
 8001c6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c70:	2301      	movs	r3, #1
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c74:	2310      	movs	r3, #16
 8001c76:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c80:	2308      	movs	r3, #8
 8001c82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001c84:	2360      	movs	r3, #96	@ 0x60
 8001c86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c90:	f107 0320 	add.w	r3, r7, #32
 8001c94:	4618      	mov	r0, r3
 8001c96:	f001 fc8d 	bl	80035b4 <HAL_RCC_OscConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ca0:	f000 f9fc 	bl	800209c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001cac:	2380      	movs	r3, #128	@ 0x80
 8001cae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f001 feef 	bl	8003aa4 <HAL_RCC_ClockConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ccc:	f000 f9e6 	bl	800209c <Error_Handler>
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3750      	adds	r7, #80	@ 0x50
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40007000 	.word	0x40007000

08001ce0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ce4:	4b17      	ldr	r3, [pc, #92]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001ce6:	4a18      	ldr	r2, [pc, #96]	@ (8001d48 <MX_SPI1_Init+0x68>)
 8001ce8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cea:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001cec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cf0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cf2:	4b14      	ldr	r3, [pc, #80]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cf8:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cfe:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d04:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d18:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d24:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d2c:	220a      	movs	r2, #10
 8001d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d30:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <MX_SPI1_Init+0x64>)
 8001d32:	f002 f897 	bl	8003e64 <HAL_SPI_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d3c:	f000 f9ae 	bl	800209c <Error_Handler>
  }
}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000154 	.word	0x20000154
 8001d48:	40013000 	.word	0x40013000

08001d4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d52:	4a12      	ldr	r2, [pc, #72]	@ (8001d9c <MX_USART3_UART_Init+0x50>)
 8001d54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d72:	220c      	movs	r2, #12
 8001d74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_USART3_UART_Init+0x4c>)
 8001d84:	f002 f8f7 	bl	8003f76 <HAL_UART_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d8e:	f000 f985 	bl	800209c <Error_Handler>
  }
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200001ac 	.word	0x200001ac
 8001d9c:	40004800 	.word	0x40004800

08001da0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <MX_USART6_UART_Init+0x50>)
 8001da8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001db0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dca:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001dd6:	4805      	ldr	r0, [pc, #20]	@ (8001dec <MX_USART6_UART_Init+0x4c>)
 8001dd8:	f002 f8cd 	bl	8003f76 <HAL_UART_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001de2:	f000 f95b 	bl	800209c <Error_Handler>
  }
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	200001f4 	.word	0x200001f4
 8001df0:	40011400 	.word	0x40011400

08001df4 <uart6_host_rx_data_clear>:

void uart6_host_rx_data_clear()
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001dfa:	e003      	b.n	8001e04 <uart6_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <uart6_host_rx_data_clear+0x2c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001e04:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <uart6_host_rx_data_clear+0x2c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0320 	and.w	r3, r3, #32
 8001e0e:	2b20      	cmp	r3, #32
 8001e10:	d0f4      	beq.n	8001dfc <uart6_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	200001f4 	.word	0x200001f4

08001e24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a1e      	ldr	r2, [pc, #120]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
 8001e4a:	4b18      	ldr	r3, [pc, #96]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	4a17      	ldr	r2, [pc, #92]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e56:	4b15      	ldr	r3, [pc, #84]	@ (8001eac <MX_DMA_Init+0x88>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2100      	movs	r1, #0
 8001e66:	200c      	movs	r0, #12
 8001e68:	f000 fd5b 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e6c:	200c      	movs	r0, #12
 8001e6e:	f000 fd74 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	200e      	movs	r0, #14
 8001e78:	f000 fd53 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e7c:	200e      	movs	r0, #14
 8001e7e:	f000 fd6c 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	2039      	movs	r0, #57	@ 0x39
 8001e88:	f000 fd4b 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001e8c:	2039      	movs	r0, #57	@ 0x39
 8001e8e:	f000 fd64 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	2100      	movs	r1, #0
 8001e96:	2045      	movs	r0, #69	@ 0x45
 8001e98:	f000 fd43 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001e9c:	2045      	movs	r0, #69	@ 0x45
 8001e9e:	f000 fd5c 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800

08001eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08c      	sub	sp, #48	@ 0x30
 8001eb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
 8001ec4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61bb      	str	r3, [r7, #24]
 8001eca:	4b6e      	ldr	r3, [pc, #440]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	4a6d      	ldr	r2, [pc, #436]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001ed0:	f043 0304 	orr.w	r3, r3, #4
 8001ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed6:	4b6b      	ldr	r3, [pc, #428]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	61bb      	str	r3, [r7, #24]
 8001ee0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	4b67      	ldr	r3, [pc, #412]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	4a66      	ldr	r2, [pc, #408]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef2:	4b64      	ldr	r3, [pc, #400]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	4b60      	ldr	r3, [pc, #384]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	4a5f      	ldr	r2, [pc, #380]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f08:	f043 0320 	orr.w	r3, r3, #32
 8001f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	f003 0320 	and.w	r3, r3, #32
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	4b59      	ldr	r3, [pc, #356]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a58      	ldr	r2, [pc, #352]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f24:	f043 0310 	orr.w	r3, r3, #16
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b56      	ldr	r3, [pc, #344]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0310 	and.w	r3, r3, #16
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	4b52      	ldr	r3, [pc, #328]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a51      	ldr	r2, [pc, #324]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b4f      	ldr	r3, [pc, #316]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	607b      	str	r3, [r7, #4]
 8001f56:	4b4b      	ldr	r3, [pc, #300]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f5c:	f043 0308 	orr.w	r3, r3, #8
 8001f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f62:	4b48      	ldr	r3, [pc, #288]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	4b44      	ldr	r3, [pc, #272]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a43      	ldr	r2, [pc, #268]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b41      	ldr	r3, [pc, #260]	@ (8002084 <MX_GPIO_Init+0x1d4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f90:	483d      	ldr	r0, [pc, #244]	@ (8002088 <MX_GPIO_Init+0x1d8>)
 8001f92:	f001 fac3 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001f96:	2200      	movs	r2, #0
 8001f98:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8001f9c:	483b      	ldr	r0, [pc, #236]	@ (800208c <MX_GPIO_Init+0x1dc>)
 8001f9e:	f001 fabd 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001fa8:	4839      	ldr	r0, [pc, #228]	@ (8002090 <MX_GPIO_Init+0x1e0>)
 8001faa:	f001 fab7 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fb4:	4837      	ldr	r0, [pc, #220]	@ (8002094 <MX_GPIO_Init+0x1e4>)
 8001fb6:	f001 fab1 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001fba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001fc0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001fc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001fca:	f107 031c 	add.w	r3, r7, #28
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4831      	ldr	r0, [pc, #196]	@ (8002098 <MX_GPIO_Init+0x1e8>)
 8001fd2:	f001 f8df 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 8001fd6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	4826      	ldr	r0, [pc, #152]	@ (8002088 <MX_GPIO_Init+0x1d8>)
 8001ff0:	f001 f8d0 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 8001ff4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ff8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ffa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ffe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002004:	f107 031c 	add.w	r3, r7, #28
 8002008:	4619      	mov	r1, r3
 800200a:	481f      	ldr	r0, [pc, #124]	@ (8002088 <MX_GPIO_Init+0x1d8>)
 800200c:	f001 f8c2 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8002010:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002014:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002016:	2301      	movs	r3, #1
 8002018:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	2300      	movs	r3, #0
 8002020:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002022:	f107 031c 	add.w	r3, r7, #28
 8002026:	4619      	mov	r1, r3
 8002028:	4818      	ldr	r0, [pc, #96]	@ (800208c <MX_GPIO_Init+0x1dc>)
 800202a:	f001 f8b3 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 800202e:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8002032:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002034:	2301      	movs	r3, #1
 8002036:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203c:	2300      	movs	r3, #0
 800203e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002040:	f107 031c 	add.w	r3, r7, #28
 8002044:	4619      	mov	r1, r3
 8002046:	4812      	ldr	r0, [pc, #72]	@ (8002090 <MX_GPIO_Init+0x1e0>)
 8002048:	f001 f8a4 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 800204c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002052:	2301      	movs	r3, #1
 8002054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 800205e:	f107 031c 	add.w	r3, r7, #28
 8002062:	4619      	mov	r1, r3
 8002064:	480b      	ldr	r0, [pc, #44]	@ (8002094 <MX_GPIO_Init+0x1e4>)
 8002066:	f001 f895 	bl	8003194 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2028      	movs	r0, #40	@ 0x28
 8002070:	f000 fc57 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002074:	2028      	movs	r0, #40	@ 0x28
 8002076:	f000 fc70 	bl	800295a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800207a:	bf00      	nop
 800207c:	3730      	adds	r7, #48	@ 0x30
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40023800 	.word	0x40023800
 8002088:	40021400 	.word	0x40021400
 800208c:	40021000 	.word	0x40021000
 8002090:	40020400 	.word	0x40020400
 8002094:	40020c00 	.word	0x40020c00
 8002098:	40020800 	.word	0x40020800

0800209c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a0:	b672      	cpsid	i
}
 80020a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <Error_Handler+0x8>

080020a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
 80020b2:	4b10      	ldr	r3, [pc, #64]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	4a0f      	ldr	r2, [pc, #60]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020be:	4b0d      	ldr	r3, [pc, #52]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020c6:	607b      	str	r3, [r7, #4]
 80020c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	603b      	str	r3, [r7, #0]
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	4a08      	ldr	r2, [pc, #32]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_MspInit+0x4c>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e2:	603b      	str	r3, [r7, #0]
 80020e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	@ 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_SPI_MspInit+0x84>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d12b      	bne.n	8002172 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	4a17      	ldr	r2, [pc, #92]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002124:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002128:	6453      	str	r3, [r2, #68]	@ 0x44
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a10      	ldr	r2, [pc, #64]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002152:	23e0      	movs	r3, #224	@ 0xe0
 8002154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002162:	2305      	movs	r3, #5
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	4805      	ldr	r0, [pc, #20]	@ (8002184 <HAL_SPI_MspInit+0x8c>)
 800216e:	f001 f811 	bl	8003194 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	@ 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40013000 	.word	0x40013000
 8002180:	40023800 	.word	0x40023800
 8002184:	40020000 	.word	0x40020000

08002188 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08c      	sub	sp, #48	@ 0x30
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 031c 	add.w	r3, r7, #28
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a9a      	ldr	r2, [pc, #616]	@ (8002410 <HAL_UART_MspInit+0x288>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	f040 8094 	bne.w	80022d4 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80021ac:	2300      	movs	r3, #0
 80021ae:	61bb      	str	r3, [r7, #24]
 80021b0:	4b98      	ldr	r3, [pc, #608]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	4a97      	ldr	r2, [pc, #604]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80021bc:	4b95      	ldr	r3, [pc, #596]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021c4:	61bb      	str	r3, [r7, #24]
 80021c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	4b91      	ldr	r3, [pc, #580]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d0:	4a90      	ldr	r2, [pc, #576]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021d2:	f043 0308 	orr.w	r3, r3, #8
 80021d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ea:	2302      	movs	r3, #2
 80021ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f2:	2303      	movs	r3, #3
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021f6:	2307      	movs	r3, #7
 80021f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021fa:	f107 031c 	add.w	r3, r7, #28
 80021fe:	4619      	mov	r1, r3
 8002200:	4885      	ldr	r0, [pc, #532]	@ (8002418 <HAL_UART_MspInit+0x290>)
 8002202:	f000 ffc7 	bl	8003194 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002206:	4b85      	ldr	r3, [pc, #532]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002208:	4a85      	ldr	r2, [pc, #532]	@ (8002420 <HAL_UART_MspInit+0x298>)
 800220a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800220c:	4b83      	ldr	r3, [pc, #524]	@ (800241c <HAL_UART_MspInit+0x294>)
 800220e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002212:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002214:	4b81      	ldr	r3, [pc, #516]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800221a:	4b80      	ldr	r3, [pc, #512]	@ (800241c <HAL_UART_MspInit+0x294>)
 800221c:	2200      	movs	r2, #0
 800221e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002220:	4b7e      	ldr	r3, [pc, #504]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002226:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002228:	4b7c      	ldr	r3, [pc, #496]	@ (800241c <HAL_UART_MspInit+0x294>)
 800222a:	2200      	movs	r2, #0
 800222c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800222e:	4b7b      	ldr	r3, [pc, #492]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002230:	2200      	movs	r2, #0
 8002232:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002234:	4b79      	ldr	r3, [pc, #484]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002236:	2200      	movs	r2, #0
 8002238:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800223a:	4b78      	ldr	r3, [pc, #480]	@ (800241c <HAL_UART_MspInit+0x294>)
 800223c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002240:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002242:	4b76      	ldr	r3, [pc, #472]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002244:	2200      	movs	r2, #0
 8002246:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002248:	4874      	ldr	r0, [pc, #464]	@ (800241c <HAL_UART_MspInit+0x294>)
 800224a:	f000 fba1 	bl	8002990 <HAL_DMA_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002254:	f7ff ff22 	bl	800209c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a70      	ldr	r2, [pc, #448]	@ (800241c <HAL_UART_MspInit+0x294>)
 800225c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800225e:	4a6f      	ldr	r2, [pc, #444]	@ (800241c <HAL_UART_MspInit+0x294>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002264:	4b6f      	ldr	r3, [pc, #444]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 8002266:	4a70      	ldr	r2, [pc, #448]	@ (8002428 <HAL_UART_MspInit+0x2a0>)
 8002268:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800226a:	4b6e      	ldr	r3, [pc, #440]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 800226c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002270:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002272:	4b6c      	ldr	r3, [pc, #432]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 8002274:	2240      	movs	r2, #64	@ 0x40
 8002276:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002278:	4b6a      	ldr	r3, [pc, #424]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800227e:	4b69      	ldr	r3, [pc, #420]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 8002280:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002284:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002286:	4b67      	ldr	r3, [pc, #412]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 8002288:	2200      	movs	r2, #0
 800228a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800228c:	4b65      	ldr	r3, [pc, #404]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 800228e:	2200      	movs	r2, #0
 8002290:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002292:	4b64      	ldr	r3, [pc, #400]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002298:	4b62      	ldr	r3, [pc, #392]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 800229a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800229e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022a0:	4b60      	ldr	r3, [pc, #384]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80022a6:	485f      	ldr	r0, [pc, #380]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 80022a8:	f000 fb72 	bl	8002990 <HAL_DMA_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80022b2:	f7ff fef3 	bl	800209c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 80022ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80022bc:	4a59      	ldr	r2, [pc, #356]	@ (8002424 <HAL_UART_MspInit+0x29c>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	2100      	movs	r1, #0
 80022c6:	2027      	movs	r0, #39	@ 0x27
 80022c8:	f000 fb2b 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80022cc:	2027      	movs	r0, #39	@ 0x27
 80022ce:	f000 fb44 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80022d2:	e099      	b.n	8002408 <HAL_UART_MspInit+0x280>
  else if(huart->Instance==USART6)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a54      	ldr	r2, [pc, #336]	@ (800242c <HAL_UART_MspInit+0x2a4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	f040 8094 	bne.w	8002408 <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART6_CLK_ENABLE();
 80022e0:	2300      	movs	r3, #0
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80022e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e8:	4a4a      	ldr	r2, [pc, #296]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80022ea:	f043 0320 	orr.w	r3, r3, #32
 80022ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80022f0:	4b48      	ldr	r3, [pc, #288]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 80022f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	4b44      	ldr	r3, [pc, #272]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002304:	4a43      	ldr	r2, [pc, #268]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 8002306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800230a:	6313      	str	r3, [r2, #48]	@ 0x30
 800230c:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_UART_MspInit+0x28c>)
 800230e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002318:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800232a:	2308      	movs	r3, #8
 800232c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	4619      	mov	r1, r3
 8002334:	483e      	ldr	r0, [pc, #248]	@ (8002430 <HAL_UART_MspInit+0x2a8>)
 8002336:	f000 ff2d 	bl	8003194 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800233a:	4b3e      	ldr	r3, [pc, #248]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 800233c:	4a3e      	ldr	r2, [pc, #248]	@ (8002438 <HAL_UART_MspInit+0x2b0>)
 800233e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002340:	4b3c      	ldr	r3, [pc, #240]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002342:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002346:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002348:	4b3a      	ldr	r3, [pc, #232]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800234e:	4b39      	ldr	r3, [pc, #228]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002350:	2200      	movs	r2, #0
 8002352:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002354:	4b37      	ldr	r3, [pc, #220]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002356:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800235a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800235c:	4b35      	ldr	r3, [pc, #212]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 800235e:	2200      	movs	r2, #0
 8002360:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002362:	4b34      	ldr	r3, [pc, #208]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002364:	2200      	movs	r2, #0
 8002366:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002368:	4b32      	ldr	r3, [pc, #200]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 800236a:	2200      	movs	r2, #0
 800236c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800236e:	4b31      	ldr	r3, [pc, #196]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002370:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002374:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002376:	4b2f      	ldr	r3, [pc, #188]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002378:	2200      	movs	r2, #0
 800237a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800237c:	482d      	ldr	r0, [pc, #180]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 800237e:	f000 fb07 	bl	8002990 <HAL_DMA_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_UART_MspInit+0x204>
      Error_Handler();
 8002388:	f7ff fe88 	bl	800209c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a29      	ldr	r2, [pc, #164]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002390:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002392:	4a28      	ldr	r2, [pc, #160]	@ (8002434 <HAL_UART_MspInit+0x2ac>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002398:	4b28      	ldr	r3, [pc, #160]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 800239a:	4a29      	ldr	r2, [pc, #164]	@ (8002440 <HAL_UART_MspInit+0x2b8>)
 800239c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800239e:	4b27      	ldr	r3, [pc, #156]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023a0:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80023a4:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023a6:	4b25      	ldr	r3, [pc, #148]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023a8:	2240      	movs	r2, #64	@ 0x40
 80023aa:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ac:	4b23      	ldr	r3, [pc, #140]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023b2:	4b22      	ldr	r3, [pc, #136]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023b8:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023ba:	4b20      	ldr	r3, [pc, #128]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023bc:	2200      	movs	r2, #0
 80023be:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023c0:	4b1e      	ldr	r3, [pc, #120]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 80023c6:	4b1d      	ldr	r3, [pc, #116]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023cc:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80023ce:	4b1b      	ldr	r3, [pc, #108]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023d0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023d4:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023d6:	4b19      	ldr	r3, [pc, #100]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023d8:	2200      	movs	r2, #0
 80023da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80023dc:	4817      	ldr	r0, [pc, #92]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023de:	f000 fad7 	bl	8002990 <HAL_DMA_Init>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <HAL_UART_MspInit+0x264>
      Error_Handler();
 80023e8:	f7ff fe58 	bl	800209c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a13      	ldr	r2, [pc, #76]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80023f2:	4a12      	ldr	r2, [pc, #72]	@ (800243c <HAL_UART_MspInit+0x2b4>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80023f8:	2200      	movs	r2, #0
 80023fa:	2100      	movs	r1, #0
 80023fc:	2047      	movs	r0, #71	@ 0x47
 80023fe:	f000 fa90 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002402:	2047      	movs	r0, #71	@ 0x47
 8002404:	f000 faa9 	bl	800295a <HAL_NVIC_EnableIRQ>
}
 8002408:	bf00      	nop
 800240a:	3730      	adds	r7, #48	@ 0x30
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40004800 	.word	0x40004800
 8002414:	40023800 	.word	0x40023800
 8002418:	40020c00 	.word	0x40020c00
 800241c:	2000023c 	.word	0x2000023c
 8002420:	40026028 	.word	0x40026028
 8002424:	2000029c 	.word	0x2000029c
 8002428:	40026058 	.word	0x40026058
 800242c:	40011400 	.word	0x40011400
 8002430:	40021800 	.word	0x40021800
 8002434:	200002fc 	.word	0x200002fc
 8002438:	40026428 	.word	0x40026428
 800243c:	2000035c 	.word	0x2000035c
 8002440:	400264a0 	.word	0x400264a0

08002444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <NMI_Handler+0x4>

0800244c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <HardFault_Handler+0x4>

08002454 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <MemManage_Handler+0x4>

0800245c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <BusFault_Handler+0x4>

08002464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <UsageFault_Handler+0x4>

0800246c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800249a:	f000 f923 	bl	80026e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80024a8:	4802      	ldr	r0, [pc, #8]	@ (80024b4 <DMA1_Stream1_IRQHandler+0x10>)
 80024aa:	f000 fc09 	bl	8002cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	2000023c 	.word	0x2000023c

080024b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80024bc:	4802      	ldr	r0, [pc, #8]	@ (80024c8 <DMA1_Stream3_IRQHandler+0x10>)
 80024be:	f000 fbff 	bl	8002cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	2000029c 	.word	0x2000029c

080024cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80024d0:	4802      	ldr	r0, [pc, #8]	@ (80024dc <USART3_IRQHandler+0x10>)
 80024d2:	f001 fee7 	bl	80042a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	200001ac 	.word	0x200001ac

080024e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 80024e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80024e8:	f001 f84c 	bl	8003584 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 80024ec:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80024f0:	f001 f848 	bl	8003584 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80024fc:	4802      	ldr	r0, [pc, #8]	@ (8002508 <DMA2_Stream1_IRQHandler+0x10>)
 80024fe:	f000 fbdf 	bl	8002cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200002fc 	.word	0x200002fc

0800250c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002510:	4802      	ldr	r0, [pc, #8]	@ (800251c <DMA2_Stream6_IRQHandler+0x10>)
 8002512:	f000 fbd5 	bl	8002cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	2000035c 	.word	0x2000035c

08002520 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
  //Vrifie si l'interruption IDLE a eu lieu
  if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE))
 8002526:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <USART6_IRQHandler+0x38>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0310 	and.w	r3, r3, #16
 8002530:	2b10      	cmp	r3, #16
 8002532:	d10a      	bne.n	800254a <USART6_IRQHandler+0x2a>
  {
	  __HAL_UART_CLEAR_IDLEFLAG(&huart6); // Clear le flag
 8002534:	2300      	movs	r3, #0
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <USART6_IRQHandler+0x38>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <USART6_IRQHandler+0x38>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
	  // DMA_BUF_SIZE - nombre d'octets restants dans le compteur DMA
	  uint16_t length = DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart6.hdmarx);

	  extern fpc2530_irq_active = true;*/
  }
  HAL_UART_IRQHandler(&huart6);
 800254a:	4803      	ldr	r0, [pc, #12]	@ (8002558 <USART6_IRQHandler+0x38>)
 800254c:	f001 feaa 	bl	80042a4 <HAL_UART_IRQHandler>
}
 8002550:	bf00      	nop
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	200001f4 	.word	0x200001f4

0800255c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002564:	4a14      	ldr	r2, [pc, #80]	@ (80025b8 <_sbrk+0x5c>)
 8002566:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <_sbrk+0x60>)
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002570:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <_sbrk+0x64>)
 800257a:	4a12      	ldr	r2, [pc, #72]	@ (80025c4 <_sbrk+0x68>)
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257e:	4b10      	ldr	r3, [pc, #64]	@ (80025c0 <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d207      	bcs.n	800259c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800258c:	f003 f88e 	bl	80056ac <__errno>
 8002590:	4603      	mov	r3, r0
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	e009      	b.n	80025b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800259c:	4b08      	ldr	r3, [pc, #32]	@ (80025c0 <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a2:	4b07      	ldr	r3, [pc, #28]	@ (80025c0 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	4a05      	ldr	r2, [pc, #20]	@ (80025c0 <_sbrk+0x64>)
 80025ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ae:	68fb      	ldr	r3, [r7, #12]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20030000 	.word	0x20030000
 80025bc:	00000400 	.word	0x00000400
 80025c0:	200003bc 	.word	0x200003bc
 80025c4:	20000510 	.word	0x20000510

080025c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <SystemInit+0x20>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d2:	4a05      	ldr	r2, [pc, #20]	@ (80025e8 <SystemInit+0x20>)
 80025d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002624 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025f0:	f7ff ffea 	bl	80025c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025f4:	480c      	ldr	r0, [pc, #48]	@ (8002628 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025f6:	490d      	ldr	r1, [pc, #52]	@ (800262c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025fc:	e002      	b.n	8002604 <LoopCopyDataInit>

080025fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002602:	3304      	adds	r3, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002608:	d3f9      	bcc.n	80025fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800260a:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800260c:	4c0a      	ldr	r4, [pc, #40]	@ (8002638 <LoopFillZerobss+0x22>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002610:	e001      	b.n	8002616 <LoopFillZerobss>

08002612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002614:	3204      	adds	r2, #4

08002616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002618:	d3fb      	bcc.n	8002612 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800261a:	f003 f84d 	bl	80056b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800261e:	f7ff fa03 	bl	8001a28 <main>
  bx  lr    
 8002622:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002624:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800262c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002630:	08006d34 	.word	0x08006d34
  ldr r2, =_sbss
 8002634:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002638:	2000050c 	.word	0x2000050c

0800263c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800263c:	e7fe      	b.n	800263c <ADC_IRQHandler>
	...

08002640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002644:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <HAL_Init+0x40>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <HAL_Init+0x40>)
 800264a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800264e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002650:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <HAL_Init+0x40>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a0a      	ldr	r2, [pc, #40]	@ (8002680 <HAL_Init+0x40>)
 8002656:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800265a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800265c:	4b08      	ldr	r3, [pc, #32]	@ (8002680 <HAL_Init+0x40>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a07      	ldr	r2, [pc, #28]	@ (8002680 <HAL_Init+0x40>)
 8002662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002666:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002668:	2003      	movs	r0, #3
 800266a:	f000 f94f 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800266e:	200f      	movs	r0, #15
 8002670:	f000 f808 	bl	8002684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002674:	f7ff fd18 	bl	80020a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40023c00 	.word	0x40023c00

08002684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800268c:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_InitTick+0x54>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <HAL_InitTick+0x58>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	4619      	mov	r1, r3
 8002696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800269a:	fbb3 f3f1 	udiv	r3, r3, r1
 800269e:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 f967 	bl	8002976 <HAL_SYSTICK_Config>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e00e      	b.n	80026d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b0f      	cmp	r3, #15
 80026b6:	d80a      	bhi.n	80026ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b8:	2200      	movs	r2, #0
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	f04f 30ff 	mov.w	r0, #4294967295
 80026c0:	f000 f92f 	bl	8002922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c4:	4a06      	ldr	r2, [pc, #24]	@ (80026e0 <HAL_InitTick+0x5c>)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
 80026cc:	e000      	b.n	80026d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20000004 	.word	0x20000004
 80026dc:	2000000c 	.word	0x2000000c
 80026e0:	20000008 	.word	0x20000008

080026e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e8:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_IncTick+0x20>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_IncTick+0x24>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4413      	add	r3, r2
 80026f4:	4a04      	ldr	r2, [pc, #16]	@ (8002708 <HAL_IncTick+0x24>)
 80026f6:	6013      	str	r3, [r2, #0]
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	2000000c 	.word	0x2000000c
 8002708:	200003c0 	.word	0x200003c0

0800270c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  return uwTick;
 8002710:	4b03      	ldr	r3, [pc, #12]	@ (8002720 <HAL_GetTick+0x14>)
 8002712:	681b      	ldr	r3, [r3, #0]
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	200003c0 	.word	0x200003c0

08002724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800272c:	f7ff ffee 	bl	800270c <HAL_GetTick>
 8002730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800273c:	d005      	beq.n	800274a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800273e:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <HAL_Delay+0x44>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4413      	add	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800274a:	bf00      	nop
 800274c:	f7ff ffde 	bl	800270c <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	429a      	cmp	r2, r3
 800275a:	d8f7      	bhi.n	800274c <HAL_Delay+0x28>
  {
  }
}
 800275c:	bf00      	nop
 800275e:	bf00      	nop
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	2000000c 	.word	0x2000000c

0800276c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800277c:	4b0c      	ldr	r3, [pc, #48]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002794:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <__NVIC_GetPriorityGrouping+0x18>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	f003 0307 	and.w	r3, r3, #7
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	db0b      	blt.n	80027fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	4907      	ldr	r1, [pc, #28]	@ (8002808 <__NVIC_EnableIRQ+0x38>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2001      	movs	r0, #1
 80027f2:	fa00 f202 	lsl.w	r2, r0, r2
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000e100 	.word	0xe000e100

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	@ (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	@ (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	@ 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff29 	bl	800276c <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff3e 	bl	80027b4 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff31 	bl	80027d0 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800299c:	f7ff feb6 	bl	800270c <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e099      	b.n	8002ae0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029cc:	e00f      	b.n	80029ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029ce:	f7ff fe9d 	bl	800270c <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b05      	cmp	r3, #5
 80029da:	d908      	bls.n	80029ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2220      	movs	r2, #32
 80029e0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2203      	movs	r2, #3
 80029e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e078      	b.n	8002ae0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e8      	bne.n	80029ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4b38      	ldr	r3, [pc, #224]	@ (8002ae8 <HAL_DMA_Init+0x158>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d107      	bne.n	8002a58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	4313      	orrs	r3, r2
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f023 0307 	bic.w	r3, r3, #7
 8002a6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d117      	bne.n	8002ab2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00e      	beq.n	8002ab2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fb01 	bl	800309c <DMA_CheckFifoParam>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2240      	movs	r2, #64	@ 0x40
 8002aa4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e016      	b.n	8002ae0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 fab8 	bl	8003030 <DMA_CalcBaseAndBitshift>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac8:	223f      	movs	r2, #63	@ 0x3f
 8002aca:	409a      	lsls	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	f010803f 	.word	0xf010803f

08002aec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_DMA_Start_IT+0x26>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e040      	b.n	8002b94 <HAL_DMA_Start_IT+0xa8>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d12f      	bne.n	8002b86 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2202      	movs	r2, #2
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 fa4a 	bl	8002fd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b44:	223f      	movs	r2, #63	@ 0x3f
 8002b46:	409a      	lsls	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0216 	orr.w	r2, r2, #22
 8002b5a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d007      	beq.n	8002b74 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0208 	orr.w	r2, r2, #8
 8002b72:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	e005      	b.n	8002b92 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002baa:	f7ff fdaf 	bl	800270c <HAL_GetTick>
 8002bae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d008      	beq.n	8002bce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2280      	movs	r2, #128	@ 0x80
 8002bc0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e052      	b.n	8002c74 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0216 	bic.w	r2, r2, #22
 8002bdc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695a      	ldr	r2, [r3, #20]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d103      	bne.n	8002bfe <HAL_DMA_Abort+0x62>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0208 	bic.w	r2, r2, #8
 8002c0c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0201 	bic.w	r2, r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c1e:	e013      	b.n	8002c48 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c20:	f7ff fd74 	bl	800270c <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b05      	cmp	r3, #5
 8002c2c:	d90c      	bls.n	8002c48 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2220      	movs	r2, #32
 8002c32:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2203      	movs	r2, #3
 8002c38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e015      	b.n	8002c74 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1e4      	bne.n	8002c20 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5a:	223f      	movs	r2, #63	@ 0x3f
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d004      	beq.n	8002c9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2280      	movs	r2, #128	@ 0x80
 8002c94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e00c      	b.n	8002cb4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2205      	movs	r2, #5
 8002c9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0201 	bic.w	r2, r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ccc:	4b8e      	ldr	r3, [pc, #568]	@ (8002f08 <HAL_DMA_IRQHandler+0x248>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a8e      	ldr	r2, [pc, #568]	@ (8002f0c <HAL_DMA_IRQHandler+0x24c>)
 8002cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd6:	0a9b      	lsrs	r3, r3, #10
 8002cd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cea:	2208      	movs	r2, #8
 8002cec:	409a      	lsls	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d01a      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d013      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0204 	bic.w	r2, r2, #4
 8002d12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	2208      	movs	r2, #8
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d24:	f043 0201 	orr.w	r2, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d30:	2201      	movs	r2, #1
 8002d32:	409a      	lsls	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4013      	ands	r3, r2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d012      	beq.n	8002d62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00b      	beq.n	8002d62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4e:	2201      	movs	r2, #1
 8002d50:	409a      	lsls	r2, r3
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5a:	f043 0202 	orr.w	r2, r3, #2
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	2204      	movs	r2, #4
 8002d68:	409a      	lsls	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d012      	beq.n	8002d98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00b      	beq.n	8002d98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d84:	2204      	movs	r2, #4
 8002d86:	409a      	lsls	r2, r3
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d90:	f043 0204 	orr.w	r2, r3, #4
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	409a      	lsls	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d043      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0308 	and.w	r3, r3, #8
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d03c      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dba:	2210      	movs	r2, #16
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d018      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d108      	bne.n	8002df0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d024      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	4798      	blx	r3
 8002dee:	e01f      	b.n	8002e30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01b      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	4798      	blx	r3
 8002e00:	e016      	b.n	8002e30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d107      	bne.n	8002e20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0208 	bic.w	r2, r2, #8
 8002e1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e34:	2220      	movs	r2, #32
 8002e36:	409a      	lsls	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 808f 	beq.w	8002f60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 8087 	beq.w	8002f60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e56:	2220      	movs	r2, #32
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b05      	cmp	r3, #5
 8002e68:	d136      	bne.n	8002ed8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0216 	bic.w	r2, r2, #22
 8002e78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d103      	bne.n	8002e9a <HAL_DMA_IRQHandler+0x1da>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0208 	bic.w	r2, r2, #8
 8002ea8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eae:	223f      	movs	r2, #63	@ 0x3f
 8002eb0:	409a      	lsls	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d07e      	beq.n	8002fcc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	4798      	blx	r3
        }
        return;
 8002ed6:	e079      	b.n	8002fcc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d01d      	beq.n	8002f22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10d      	bne.n	8002f10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d031      	beq.n	8002f60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	4798      	blx	r3
 8002f04:	e02c      	b.n	8002f60 <HAL_DMA_IRQHandler+0x2a0>
 8002f06:	bf00      	nop
 8002f08:	20000004 	.word	0x20000004
 8002f0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d023      	beq.n	8002f60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	4798      	blx	r3
 8002f20:	e01e      	b.n	8002f60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10f      	bne.n	8002f50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0210 	bic.w	r2, r2, #16
 8002f3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d003      	beq.n	8002f60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d032      	beq.n	8002fce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d022      	beq.n	8002fba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2205      	movs	r2, #5
 8002f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0201 	bic.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	60bb      	str	r3, [r7, #8]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d307      	bcc.n	8002fa8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f2      	bne.n	8002f8c <HAL_DMA_IRQHandler+0x2cc>
 8002fa6:	e000      	b.n	8002faa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fa8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d005      	beq.n	8002fce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4798      	blx	r3
 8002fca:	e000      	b.n	8002fce <HAL_DMA_IRQHandler+0x30e>
        return;
 8002fcc:	bf00      	nop
    }
  }
}
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
 8002fe0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ff0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	2b40      	cmp	r3, #64	@ 0x40
 8003000:	d108      	bne.n	8003014 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003012:	e007      	b.n	8003024 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	60da      	str	r2, [r3, #12]
}
 8003024:	bf00      	nop
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	3b10      	subs	r3, #16
 8003040:	4a14      	ldr	r2, [pc, #80]	@ (8003094 <DMA_CalcBaseAndBitshift+0x64>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800304a:	4a13      	ldr	r2, [pc, #76]	@ (8003098 <DMA_CalcBaseAndBitshift+0x68>)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4413      	add	r3, r2
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b03      	cmp	r3, #3
 800305c:	d909      	bls.n	8003072 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003066:	f023 0303 	bic.w	r3, r3, #3
 800306a:	1d1a      	adds	r2, r3, #4
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003070:	e007      	b.n	8003082 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800307a:	f023 0303 	bic.w	r3, r3, #3
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	aaaaaaab 	.word	0xaaaaaaab
 8003098:	08006ce8 	.word	0x08006ce8

0800309c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d11f      	bne.n	80030f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d856      	bhi.n	800316a <DMA_CheckFifoParam+0xce>
 80030bc:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <DMA_CheckFifoParam+0x28>)
 80030be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c2:	bf00      	nop
 80030c4:	080030d5 	.word	0x080030d5
 80030c8:	080030e7 	.word	0x080030e7
 80030cc:	080030d5 	.word	0x080030d5
 80030d0:	0800316b 	.word	0x0800316b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d046      	beq.n	800316e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e4:	e043      	b.n	800316e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030ee:	d140      	bne.n	8003172 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030f4:	e03d      	b.n	8003172 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030fe:	d121      	bne.n	8003144 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	2b03      	cmp	r3, #3
 8003104:	d837      	bhi.n	8003176 <DMA_CheckFifoParam+0xda>
 8003106:	a201      	add	r2, pc, #4	@ (adr r2, 800310c <DMA_CheckFifoParam+0x70>)
 8003108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310c:	0800311d 	.word	0x0800311d
 8003110:	08003123 	.word	0x08003123
 8003114:	0800311d 	.word	0x0800311d
 8003118:	08003135 	.word	0x08003135
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
      break;
 8003120:	e030      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003126:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d025      	beq.n	800317a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003132:	e022      	b.n	800317a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003138:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800313c:	d11f      	bne.n	800317e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003142:	e01c      	b.n	800317e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d903      	bls.n	8003152 <DMA_CheckFifoParam+0xb6>
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b03      	cmp	r3, #3
 800314e:	d003      	beq.n	8003158 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003150:	e018      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
      break;
 8003156:	e015      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00e      	beq.n	8003182 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
      break;
 8003168:	e00b      	b.n	8003182 <DMA_CheckFifoParam+0xe6>
      break;
 800316a:	bf00      	nop
 800316c:	e00a      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;
 800316e:	bf00      	nop
 8003170:	e008      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;
 8003172:	bf00      	nop
 8003174:	e006      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;
 8003176:	bf00      	nop
 8003178:	e004      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;
 800317a:	bf00      	nop
 800317c:	e002      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;   
 800317e:	bf00      	nop
 8003180:	e000      	b.n	8003184 <DMA_CheckFifoParam+0xe8>
      break;
 8003182:	bf00      	nop
    }
  } 
  
  return status; 
 8003184:	7bfb      	ldrb	r3, [r7, #15]
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop

08003194 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003194:	b480      	push	{r7}
 8003196:	b089      	sub	sp, #36	@ 0x24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
 80031ae:	e177      	b.n	80034a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031b0:	2201      	movs	r2, #1
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	4013      	ands	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	f040 8166 	bne.w	800349a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d005      	beq.n	80031e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d130      	bne.n	8003248 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	2203      	movs	r2, #3
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	43db      	mvns	r3, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4013      	ands	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4313      	orrs	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800321c:	2201      	movs	r2, #1
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4013      	ands	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f003 0201 	and.w	r2, r3, #1
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	4313      	orrs	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	2b03      	cmp	r3, #3
 8003252:	d017      	beq.n	8003284 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	2203      	movs	r2, #3
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	43db      	mvns	r3, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4013      	ands	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d123      	bne.n	80032d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	08da      	lsrs	r2, r3, #3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3208      	adds	r2, #8
 8003298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800329c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	220f      	movs	r2, #15
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	08da      	lsrs	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	3208      	adds	r2, #8
 80032d2:	69b9      	ldr	r1, [r7, #24]
 80032d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	2203      	movs	r2, #3
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 0203 	and.w	r2, r3, #3
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 80c0 	beq.w	800349a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	4b66      	ldr	r3, [pc, #408]	@ (80034b8 <HAL_GPIO_Init+0x324>)
 8003320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003322:	4a65      	ldr	r2, [pc, #404]	@ (80034b8 <HAL_GPIO_Init+0x324>)
 8003324:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003328:	6453      	str	r3, [r2, #68]	@ 0x44
 800332a:	4b63      	ldr	r3, [pc, #396]	@ (80034b8 <HAL_GPIO_Init+0x324>)
 800332c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003336:	4a61      	ldr	r2, [pc, #388]	@ (80034bc <HAL_GPIO_Init+0x328>)
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	089b      	lsrs	r3, r3, #2
 800333c:	3302      	adds	r3, #2
 800333e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003342:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	220f      	movs	r2, #15
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4013      	ands	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a58      	ldr	r2, [pc, #352]	@ (80034c0 <HAL_GPIO_Init+0x32c>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d037      	beq.n	80033d2 <HAL_GPIO_Init+0x23e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a57      	ldr	r2, [pc, #348]	@ (80034c4 <HAL_GPIO_Init+0x330>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d031      	beq.n	80033ce <HAL_GPIO_Init+0x23a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a56      	ldr	r2, [pc, #344]	@ (80034c8 <HAL_GPIO_Init+0x334>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d02b      	beq.n	80033ca <HAL_GPIO_Init+0x236>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a55      	ldr	r2, [pc, #340]	@ (80034cc <HAL_GPIO_Init+0x338>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d025      	beq.n	80033c6 <HAL_GPIO_Init+0x232>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a54      	ldr	r2, [pc, #336]	@ (80034d0 <HAL_GPIO_Init+0x33c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d01f      	beq.n	80033c2 <HAL_GPIO_Init+0x22e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a53      	ldr	r2, [pc, #332]	@ (80034d4 <HAL_GPIO_Init+0x340>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d019      	beq.n	80033be <HAL_GPIO_Init+0x22a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a52      	ldr	r2, [pc, #328]	@ (80034d8 <HAL_GPIO_Init+0x344>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d013      	beq.n	80033ba <HAL_GPIO_Init+0x226>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a51      	ldr	r2, [pc, #324]	@ (80034dc <HAL_GPIO_Init+0x348>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00d      	beq.n	80033b6 <HAL_GPIO_Init+0x222>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a50      	ldr	r2, [pc, #320]	@ (80034e0 <HAL_GPIO_Init+0x34c>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d007      	beq.n	80033b2 <HAL_GPIO_Init+0x21e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4f      	ldr	r2, [pc, #316]	@ (80034e4 <HAL_GPIO_Init+0x350>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <HAL_GPIO_Init+0x21a>
 80033aa:	2309      	movs	r3, #9
 80033ac:	e012      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033ae:	230a      	movs	r3, #10
 80033b0:	e010      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033b2:	2308      	movs	r3, #8
 80033b4:	e00e      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033b6:	2307      	movs	r3, #7
 80033b8:	e00c      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033ba:	2306      	movs	r3, #6
 80033bc:	e00a      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033be:	2305      	movs	r3, #5
 80033c0:	e008      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033c2:	2304      	movs	r3, #4
 80033c4:	e006      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033c6:	2303      	movs	r3, #3
 80033c8:	e004      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e002      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <HAL_GPIO_Init+0x240>
 80033d2:	2300      	movs	r3, #0
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	f002 0203 	and.w	r2, r2, #3
 80033da:	0092      	lsls	r2, r2, #2
 80033dc:	4093      	lsls	r3, r2
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033e4:	4935      	ldr	r1, [pc, #212]	@ (80034bc <HAL_GPIO_Init+0x328>)
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	089b      	lsrs	r3, r3, #2
 80033ea:	3302      	adds	r3, #2
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f2:	4b3d      	ldr	r3, [pc, #244]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003416:	4a34      	ldr	r2, [pc, #208]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800341c:	4b32      	ldr	r3, [pc, #200]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003440:	4a29      	ldr	r2, [pc, #164]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003446:	4b28      	ldr	r3, [pc, #160]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800346a:	4a1f      	ldr	r2, [pc, #124]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003470:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003494:	4a14      	ldr	r2, [pc, #80]	@ (80034e8 <HAL_GPIO_Init+0x354>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3301      	adds	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	2b0f      	cmp	r3, #15
 80034a4:	f67f ae84 	bls.w	80031b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3724      	adds	r7, #36	@ 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40013800 	.word	0x40013800
 80034c0:	40020000 	.word	0x40020000
 80034c4:	40020400 	.word	0x40020400
 80034c8:	40020800 	.word	0x40020800
 80034cc:	40020c00 	.word	0x40020c00
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40021400 	.word	0x40021400
 80034d8:	40021800 	.word	0x40021800
 80034dc:	40021c00 	.word	0x40021c00
 80034e0:	40022000 	.word	0x40022000
 80034e4:	40022400 	.word	0x40022400
 80034e8:	40013c00 	.word	0x40013c00

080034ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	887b      	ldrh	r3, [r7, #2]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	e001      	b.n	800350e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800350a:	2300      	movs	r3, #0
 800350c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800350e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	807b      	strh	r3, [r7, #2]
 8003528:	4613      	mov	r3, r2
 800352a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800352c:	787b      	ldrb	r3, [r7, #1]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003532:	887a      	ldrh	r2, [r7, #2]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003538:	e003      	b.n	8003542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800353a:	887b      	ldrh	r3, [r7, #2]
 800353c:	041a      	lsls	r2, r3, #16
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	619a      	str	r2, [r3, #24]
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800354e:	b480      	push	{r7}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	460b      	mov	r3, r1
 8003558:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003560:	887a      	ldrh	r2, [r7, #2]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4013      	ands	r3, r2
 8003566:	041a      	lsls	r2, r3, #16
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	43d9      	mvns	r1, r3
 800356c:	887b      	ldrh	r3, [r7, #2]
 800356e:	400b      	ands	r3, r1
 8003570:	431a      	orrs	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	619a      	str	r2, [r3, #24]
}
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
	...

08003584 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800358e:	4b08      	ldr	r3, [pc, #32]	@ (80035b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003590:	695a      	ldr	r2, [r3, #20]
 8003592:	88fb      	ldrh	r3, [r7, #6]
 8003594:	4013      	ands	r3, r2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d006      	beq.n	80035a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800359a:	4a05      	ldr	r2, [pc, #20]	@ (80035b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035a0:	88fb      	ldrh	r3, [r7, #6]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fe f856 	bl	8001654 <HAL_GPIO_EXTI_Callback>
  }
}
 80035a8:	bf00      	nop
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40013c00 	.word	0x40013c00

080035b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e267      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d075      	beq.n	80036be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035d2:	4b88      	ldr	r3, [pc, #544]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d00c      	beq.n	80035f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035de:	4b85      	ldr	r3, [pc, #532]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d112      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ea:	4b82      	ldr	r3, [pc, #520]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035f6:	d10b      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	4b7e      	ldr	r3, [pc, #504]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d05b      	beq.n	80036bc <HAL_RCC_OscConfig+0x108>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d157      	bne.n	80036bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e242      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	d106      	bne.n	8003628 <HAL_RCC_OscConfig+0x74>
 800361a:	4b76      	ldr	r3, [pc, #472]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a75      	ldr	r2, [pc, #468]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003624:	6013      	str	r3, [r2, #0]
 8003626:	e01d      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003630:	d10c      	bne.n	800364c <HAL_RCC_OscConfig+0x98>
 8003632:	4b70      	ldr	r3, [pc, #448]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a6f      	ldr	r2, [pc, #444]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	4b6d      	ldr	r3, [pc, #436]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a6c      	ldr	r2, [pc, #432]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e00b      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 800364c:	4b69      	ldr	r3, [pc, #420]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a68      	ldr	r2, [pc, #416]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	4b66      	ldr	r3, [pc, #408]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a65      	ldr	r2, [pc, #404]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d013      	beq.n	8003694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366c:	f7ff f84e 	bl	800270c <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003674:	f7ff f84a 	bl	800270c <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b64      	cmp	r3, #100	@ 0x64
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e207      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003686:	4b5b      	ldr	r3, [pc, #364]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0xc0>
 8003692:	e014      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7ff f83a 	bl	800270c <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800369c:	f7ff f836 	bl	800270c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b64      	cmp	r3, #100	@ 0x64
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e1f3      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ae:	4b51      	ldr	r3, [pc, #324]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0xe8>
 80036ba:	e000      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036ca:	4b4a      	ldr	r3, [pc, #296]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 030c 	and.w	r3, r3, #12
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d6:	4b47      	ldr	r3, [pc, #284]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d11c      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e2:	4b44      	ldr	r3, [pc, #272]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	4b41      	ldr	r3, [pc, #260]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e1c7      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003706:	4b3b      	ldr	r3, [pc, #236]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4937      	ldr	r1, [pc, #220]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800371a:	e03a      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d020      	beq.n	8003766 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003724:	4b34      	ldr	r3, [pc, #208]	@ (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003726:	2201      	movs	r2, #1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fe ffef 	bl	800270c <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003732:	f7fe ffeb 	bl	800270c <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e1a8      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003744:	4b2b      	ldr	r3, [pc, #172]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003750:	4b28      	ldr	r3, [pc, #160]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4925      	ldr	r1, [pc, #148]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
 8003764:	e015      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003766:	4b24      	ldr	r3, [pc, #144]	@ (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fe ffce 	bl	800270c <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003774:	f7fe ffca 	bl	800270c <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e187      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003786:	4b1b      	ldr	r3, [pc, #108]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f0      	bne.n	8003774 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d036      	beq.n	800380c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a6:	4b15      	ldr	r3, [pc, #84]	@ (80037fc <HAL_RCC_OscConfig+0x248>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ac:	f7fe ffae 	bl	800270c <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037b4:	f7fe ffaa 	bl	800270c <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e167      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	4b0b      	ldr	r3, [pc, #44]	@ (80037f4 <HAL_RCC_OscConfig+0x240>)
 80037c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x200>
 80037d2:	e01b      	b.n	800380c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d4:	4b09      	ldr	r3, [pc, #36]	@ (80037fc <HAL_RCC_OscConfig+0x248>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe ff97 	bl	800270c <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	e00e      	b.n	8003800 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037e2:	f7fe ff93 	bl	800270c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d907      	bls.n	8003800 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e150      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 80037f4:	40023800 	.word	0x40023800
 80037f8:	42470000 	.word	0x42470000
 80037fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003800:	4b88      	ldr	r3, [pc, #544]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1ea      	bne.n	80037e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8097 	beq.w	8003948 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381e:	4b81      	ldr	r3, [pc, #516]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10f      	bne.n	800384a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	4a7c      	ldr	r2, [pc, #496]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003838:	6413      	str	r3, [r2, #64]	@ 0x40
 800383a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003846:	2301      	movs	r3, #1
 8003848:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384a:	4b77      	ldr	r3, [pc, #476]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d118      	bne.n	8003888 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003856:	4b74      	ldr	r3, [pc, #464]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a73      	ldr	r2, [pc, #460]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003862:	f7fe ff53 	bl	800270c <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800386a:	f7fe ff4f 	bl	800270c <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e10c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387c:	4b6a      	ldr	r3, [pc, #424]	@ (8003a28 <HAL_RCC_OscConfig+0x474>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x2ea>
 8003890:	4b64      	ldr	r3, [pc, #400]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003894:	4a63      	ldr	r2, [pc, #396]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6713      	str	r3, [r2, #112]	@ 0x70
 800389c:	e01c      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x30c>
 80038a6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 80038c0:	4b58      	ldr	r3, [pc, #352]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c4:	4a57      	ldr	r2, [pc, #348]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80038cc:	4b55      	ldr	r3, [pc, #340]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d0:	4a54      	ldr	r2, [pc, #336]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d015      	beq.n	800390c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fe ff14 	bl	800270c <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fe ff10 	bl	800270c <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e0cb      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fe:	4b49      	ldr	r3, [pc, #292]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0ee      	beq.n	80038e8 <HAL_RCC_OscConfig+0x334>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fe fefe 	bl	800270c <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003912:	e00a      	b.n	800392a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003914:	f7fe fefa 	bl	800270c <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003922:	4293      	cmp	r3, r2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e0b5      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800392a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1ee      	bne.n	8003914 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800393c:	4b39      	ldr	r3, [pc, #228]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	4a38      	ldr	r2, [pc, #224]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003942:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a1 	beq.w	8003a94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003952:	4b34      	ldr	r3, [pc, #208]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	2b08      	cmp	r3, #8
 800395c:	d05c      	beq.n	8003a18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b02      	cmp	r3, #2
 8003964:	d141      	bne.n	80039ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fe fece 	bl	800270c <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003974:	f7fe feca 	bl	800270c <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e087      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	4b27      	ldr	r3, [pc, #156]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	019b      	lsls	r3, r3, #6
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	3b01      	subs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	061b      	lsls	r3, r3, #24
 80039b6:	491b      	ldr	r1, [pc, #108]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039bc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c2:	f7fe fea3 	bl	800270c <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ca:	f7fe fe9f 	bl	800270c <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e05c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	4b11      	ldr	r3, [pc, #68]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x416>
 80039e8:	e054      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ea:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fe fe8c 	bl	800270c <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fe fe88 	bl	800270c <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e045      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x444>
 8003a16:	e03d      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d107      	bne.n	8003a30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e038      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40007000 	.word	0x40007000
 8003a2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <HAL_RCC_OscConfig+0x4ec>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d028      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d121      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d11a      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a60:	4013      	ands	r3, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d111      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a76:	085b      	lsrs	r3, r3, #1
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0cc      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b68      	ldr	r3, [pc, #416]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d90c      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b65      	ldr	r3, [pc, #404]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4a58      	ldr	r2, [pc, #352]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a52      	ldr	r2, [pc, #328]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d044      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d119      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d003      	beq.n	8003b62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d107      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b62:	4b3f      	ldr	r3, [pc, #252]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e06f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b72:	4b3b      	ldr	r3, [pc, #236]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e067      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b82:	4b37      	ldr	r3, [pc, #220]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 0203 	bic.w	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	4934      	ldr	r1, [pc, #208]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b94:	f7fe fdba 	bl	800270c <HAL_GetTick>
 8003b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	e00a      	b.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b9c:	f7fe fdb6 	bl	800270c <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e04f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 020c 	and.w	r2, r3, #12
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d1eb      	bne.n	8003b9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b25      	ldr	r3, [pc, #148]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d20c      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd2:	4b22      	ldr	r3, [pc, #136]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	@ (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c16:	4b12      	ldr	r3, [pc, #72]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f821 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	@ (8003c64 <HAL_RCC_ClockConfig+0x1c0>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	@ (8003c68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	@ (8003c6c <HAL_RCC_ClockConfig+0x1c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe fd1a 	bl	8002684 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40023c00 	.word	0x40023c00
 8003c60:	40023800 	.word	0x40023800
 8003c64:	08006cd0 	.word	0x08006cd0
 8003c68:	20000004 	.word	0x20000004
 8003c6c:	20000008 	.word	0x20000008

08003c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b090      	sub	sp, #64	@ 0x40
 8003c76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c88:	4b59      	ldr	r3, [pc, #356]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 030c 	and.w	r3, r3, #12
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d00d      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x40>
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	f200 80a1 	bhi.w	8003ddc <HAL_RCC_GetSysClockFreq+0x16c>
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d003      	beq.n	8003caa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ca2:	e09b      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ca8:	e09b      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003caa:	4b53      	ldr	r3, [pc, #332]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cae:	e098      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb0:	4b4f      	ldr	r3, [pc, #316]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cba:	4b4d      	ldr	r3, [pc, #308]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d028      	beq.n	8003d18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	099b      	lsrs	r3, r3, #6
 8003ccc:	2200      	movs	r2, #0
 8003cce:	623b      	str	r3, [r7, #32]
 8003cd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cd8:	2100      	movs	r1, #0
 8003cda:	4b47      	ldr	r3, [pc, #284]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cdc:	fb03 f201 	mul.w	r2, r3, r1
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	fb00 f303 	mul.w	r3, r0, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	4a43      	ldr	r2, [pc, #268]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cea:	fba0 1202 	umull	r1, r2, r0, r2
 8003cee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cf0:	460a      	mov	r2, r1
 8003cf2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003cf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf6:	4413      	add	r3, r2
 8003cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	61fa      	str	r2, [r7, #28]
 8003d02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d0a:	f7fc fac9 	bl	80002a0 <__aeabi_uldivmod>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	4613      	mov	r3, r2
 8003d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d16:	e053      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d18:	4b35      	ldr	r3, [pc, #212]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	099b      	lsrs	r3, r3, #6
 8003d1e:	2200      	movs	r2, #0
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	617a      	str	r2, [r7, #20]
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d2a:	f04f 0b00 	mov.w	fp, #0
 8003d2e:	4652      	mov	r2, sl
 8003d30:	465b      	mov	r3, fp
 8003d32:	f04f 0000 	mov.w	r0, #0
 8003d36:	f04f 0100 	mov.w	r1, #0
 8003d3a:	0159      	lsls	r1, r3, #5
 8003d3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d40:	0150      	lsls	r0, r2, #5
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	ebb2 080a 	subs.w	r8, r2, sl
 8003d4a:	eb63 090b 	sbc.w	r9, r3, fp
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	f04f 0300 	mov.w	r3, #0
 8003d56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d62:	ebb2 0408 	subs.w	r4, r2, r8
 8003d66:	eb63 0509 	sbc.w	r5, r3, r9
 8003d6a:	f04f 0200 	mov.w	r2, #0
 8003d6e:	f04f 0300 	mov.w	r3, #0
 8003d72:	00eb      	lsls	r3, r5, #3
 8003d74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d78:	00e2      	lsls	r2, r4, #3
 8003d7a:	4614      	mov	r4, r2
 8003d7c:	461d      	mov	r5, r3
 8003d7e:	eb14 030a 	adds.w	r3, r4, sl
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	eb45 030b 	adc.w	r3, r5, fp
 8003d88:	607b      	str	r3, [r7, #4]
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	f04f 0300 	mov.w	r3, #0
 8003d92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d96:	4629      	mov	r1, r5
 8003d98:	028b      	lsls	r3, r1, #10
 8003d9a:	4621      	mov	r1, r4
 8003d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003da0:	4621      	mov	r1, r4
 8003da2:	028a      	lsls	r2, r1, #10
 8003da4:	4610      	mov	r0, r2
 8003da6:	4619      	mov	r1, r3
 8003da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003daa:	2200      	movs	r2, #0
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	60fa      	str	r2, [r7, #12]
 8003db0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003db4:	f7fc fa74 	bl	80002a0 <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	0c1b      	lsrs	r3, r3, #16
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	3301      	adds	r3, #1
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003dd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dda:	e002      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3740      	adds	r7, #64	@ 0x40
 8003de8:	46bd      	mov	sp, r7
 8003dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	00f42400 	.word	0x00f42400
 8003df8:	017d7840 	.word	0x017d7840

08003dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e00:	4b03      	ldr	r3, [pc, #12]	@ (8003e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	20000004 	.word	0x20000004

08003e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e18:	f7ff fff0 	bl	8003dfc <HAL_RCC_GetHCLKFreq>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	4b05      	ldr	r3, [pc, #20]	@ (8003e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	0a9b      	lsrs	r3, r3, #10
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	4903      	ldr	r1, [pc, #12]	@ (8003e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e2a:	5ccb      	ldrb	r3, [r1, r3]
 8003e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40023800 	.word	0x40023800
 8003e38:	08006ce0 	.word	0x08006ce0

08003e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e40:	f7ff ffdc 	bl	8003dfc <HAL_RCC_GetHCLKFreq>
 8003e44:	4602      	mov	r2, r0
 8003e46:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	0b5b      	lsrs	r3, r3, #13
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	4903      	ldr	r1, [pc, #12]	@ (8003e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e52:	5ccb      	ldrb	r3, [r1, r3]
 8003e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	08006ce0 	.word	0x08006ce0

08003e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e07b      	b.n	8003f6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d108      	bne.n	8003e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e86:	d009      	beq.n	8003e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	61da      	str	r2, [r3, #28]
 8003e8e:	e005      	b.n	8003e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fe f91e 	bl	80020f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f20:	ea42 0103 	orr.w	r1, r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	0c1b      	lsrs	r3, r3, #16
 8003f3a:	f003 0104 	and.w	r1, r3, #4
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	f003 0210 	and.w	r2, r3, #16
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e042      	b.n	800400e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d106      	bne.n	8003fa2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7fe f8f3 	bl	8002188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2224      	movs	r2, #36	@ 0x24
 8003fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fb8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fff2 	bl	8004fa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fce:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695a      	ldr	r2, [r3, #20]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fde:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b08a      	sub	sp, #40	@ 0x28
 800401a:	af02      	add	r7, sp, #8
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	603b      	str	r3, [r7, #0]
 8004022:	4613      	mov	r3, r2
 8004024:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b20      	cmp	r3, #32
 8004034:	d175      	bne.n	8004122 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_UART_Transmit+0x2c>
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e06e      	b.n	8004124 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2221      	movs	r2, #33	@ 0x21
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004054:	f7fe fb5a 	bl	800270c <HAL_GetTick>
 8004058:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	88fa      	ldrh	r2, [r7, #6]
 800405e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	88fa      	ldrh	r2, [r7, #6]
 8004064:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800406e:	d108      	bne.n	8004082 <HAL_UART_Transmit+0x6c>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d104      	bne.n	8004082 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004078:	2300      	movs	r3, #0
 800407a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	61bb      	str	r3, [r7, #24]
 8004080:	e003      	b.n	800408a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800408a:	e02e      	b.n	80040ea <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2200      	movs	r2, #0
 8004094:	2180      	movs	r1, #128	@ 0x80
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 fcc2 	bl	8004a20 <UART_WaitOnFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2220      	movs	r2, #32
 80040a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e03a      	b.n	8004124 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10b      	bne.n	80040cc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	3302      	adds	r3, #2
 80040c8:	61bb      	str	r3, [r7, #24]
 80040ca:	e007      	b.n	80040dc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	3301      	adds	r3, #1
 80040da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	3b01      	subs	r3, #1
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1cb      	bne.n	800408c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	2200      	movs	r2, #0
 80040fc:	2140      	movs	r1, #64	@ 0x40
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 fc8e 	bl	8004a20 <UART_WaitOnFlagUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2220      	movs	r2, #32
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e006      	b.n	8004124 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2220      	movs	r2, #32
 800411a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	e000      	b.n	8004124 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004122:	2302      	movs	r3, #2
  }
}
 8004124:	4618      	mov	r0, r3
 8004126:	3720      	adds	r7, #32
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08a      	sub	sp, #40	@ 0x28
 8004130:	af02      	add	r7, sp, #8
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b20      	cmp	r3, #32
 800414a:	f040 8081 	bne.w	8004250 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <HAL_UART_Receive+0x2e>
 8004154:	88fb      	ldrh	r3, [r7, #6]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e079      	b.n	8004252 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2222      	movs	r2, #34	@ 0x22
 8004168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004172:	f7fe facb 	bl	800270c <HAL_GetTick>
 8004176:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	88fa      	ldrh	r2, [r7, #6]
 800417c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	88fa      	ldrh	r2, [r7, #6]
 8004182:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800418c:	d108      	bne.n	80041a0 <HAL_UART_Receive+0x74>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d104      	bne.n	80041a0 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	61bb      	str	r3, [r7, #24]
 800419e:	e003      	b.n	80041a8 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041a4:	2300      	movs	r3, #0
 80041a6:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80041a8:	e047      	b.n	800423a <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2200      	movs	r2, #0
 80041b2:	2120      	movs	r1, #32
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fc33 	bl	8004a20 <UART_WaitOnFlagUntilTimeout>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d005      	beq.n	80041cc <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e042      	b.n	8004252 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10c      	bne.n	80041ec <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	b29b      	uxth	r3, r3
 80041da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041de:	b29a      	uxth	r2, r3
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	3302      	adds	r3, #2
 80041e8:	61bb      	str	r3, [r7, #24]
 80041ea:	e01f      	b.n	800422c <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041f4:	d007      	beq.n	8004206 <HAL_UART_Receive+0xda>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <HAL_UART_Receive+0xe8>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d106      	bne.n	8004214 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	b2da      	uxtb	r2, r3
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	701a      	strb	r2, [r3, #0]
 8004212:	e008      	b.n	8004226 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004220:	b2da      	uxtb	r2, r3
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	3301      	adds	r3, #1
 800422a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1b2      	bne.n	80041aa <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800424c:	2300      	movs	r3, #0
 800424e:	e000      	b.n	8004252 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004250:	2302      	movs	r3, #2
  }
}
 8004252:	4618      	mov	r0, r3
 8004254:	3720      	adds	r7, #32
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	4613      	mov	r3, r2
 8004266:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b20      	cmp	r3, #32
 8004272:	d112      	bne.n	800429a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_UART_Receive_DMA+0x26>
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e00b      	b.n	800429c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	461a      	mov	r2, r3
 800428e:	68b9      	ldr	r1, [r7, #8]
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fc1f 	bl	8004ad4 <UART_Start_Receive_DMA>
 8004296:	4603      	mov	r3, r0
 8004298:	e000      	b.n	800429c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800429a:	2302      	movs	r3, #2
  }
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b0ba      	sub	sp, #232	@ 0xe8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80042e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10f      	bne.n	800430a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <HAL_UART_IRQHandler+0x66>
 80042f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 fd90 	bl	8004e28 <UART_Receive_IT>
      return;
 8004308:	e273      	b.n	80047f2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800430a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 80de 	beq.w	80044d0 <HAL_UART_IRQHandler+0x22c>
 8004314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d106      	bne.n	800432e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004324:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 80d1 	beq.w	80044d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00b      	beq.n	8004352 <HAL_UART_IRQHandler+0xae>
 800433a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800433e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d005      	beq.n	8004352 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f043 0201 	orr.w	r2, r3, #1
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004356:	f003 0304 	and.w	r3, r3, #4
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xd2>
 800435e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436e:	f043 0202 	orr.w	r2, r3, #2
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <HAL_UART_IRQHandler+0xf6>
 8004382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b00      	cmp	r3, #0
 800438c:	d005      	beq.n	800439a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	f043 0204 	orr.w	r2, r3, #4
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800439a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d011      	beq.n	80043ca <HAL_UART_IRQHandler+0x126>
 80043a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043aa:	f003 0320 	and.w	r3, r3, #32
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d105      	bne.n	80043be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80043b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c2:	f043 0208 	orr.w	r2, r3, #8
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 820a 	beq.w	80047e8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043d8:	f003 0320 	and.w	r3, r3, #32
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <HAL_UART_IRQHandler+0x14e>
 80043e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043e4:	f003 0320 	and.w	r3, r3, #32
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d002      	beq.n	80043f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 fd1b 	bl	8004e28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043fc:	2b40      	cmp	r3, #64	@ 0x40
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d103      	bne.n	800441e <HAL_UART_IRQHandler+0x17a>
 8004416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800441a:	2b00      	cmp	r3, #0
 800441c:	d04f      	beq.n	80044be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fc26 	bl	8004c70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800442e:	2b40      	cmp	r3, #64	@ 0x40
 8004430:	d141      	bne.n	80044b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3314      	adds	r3, #20
 8004438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004440:	e853 3f00 	ldrex	r3, [r3]
 8004444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004448:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800444c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3314      	adds	r3, #20
 800445a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800445e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004462:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800446a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800446e:	e841 2300 	strex	r3, r2, [r1]
 8004472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1d9      	bne.n	8004432 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004482:	2b00      	cmp	r3, #0
 8004484:	d013      	beq.n	80044ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448a:	4a8a      	ldr	r2, [pc, #552]	@ (80046b4 <HAL_UART_IRQHandler+0x410>)
 800448c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004492:	4618      	mov	r0, r3
 8004494:	f7fe fbf2 	bl	8002c7c <HAL_DMA_Abort_IT>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d016      	beq.n	80044cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044a8:	4610      	mov	r0, r2
 80044aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044ac:	e00e      	b.n	80044cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f7fc f966 	bl	8000780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044b4:	e00a      	b.n	80044cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fc f962 	bl	8000780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044bc:	e006      	b.n	80044cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fc f95e 	bl	8000780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80044ca:	e18d      	b.n	80047e8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044cc:	bf00      	nop
    return;
 80044ce:	e18b      	b.n	80047e8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	f040 8167 	bne.w	80047a8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f000 8160 	beq.w	80047a8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80044e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 8159 	beq.w	80047a8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044f6:	2300      	movs	r3, #0
 80044f8:	60bb      	str	r3, [r7, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004516:	2b40      	cmp	r3, #64	@ 0x40
 8004518:	f040 80ce 	bne.w	80046b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004528:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 80a9 	beq.w	8004684 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004536:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800453a:	429a      	cmp	r2, r3
 800453c:	f080 80a2 	bcs.w	8004684 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004546:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004552:	f000 8088 	beq.w	8004666 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004564:	e853 3f00 	ldrex	r3, [r3]
 8004568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800456c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004582:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004586:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800458e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004592:	e841 2300 	strex	r3, r2, [r1]
 8004596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800459a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1d9      	bne.n	8004556 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3314      	adds	r3, #20
 80045a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80045b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	3314      	adds	r3, #20
 80045c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80045c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80045ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80045ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80045d2:	e841 2300 	strex	r3, r2, [r1]
 80045d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80045d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1e1      	bne.n	80045a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3314      	adds	r3, #20
 80045e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045e8:	e853 3f00 	ldrex	r3, [r3]
 80045ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80045ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3314      	adds	r3, #20
 80045fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004602:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004604:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004608:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800460a:	e841 2300 	strex	r3, r2, [r1]
 800460e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004610:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e3      	bne.n	80045de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	330c      	adds	r3, #12
 800462a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800462e:	e853 3f00 	ldrex	r3, [r3]
 8004632:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004636:	f023 0310 	bic.w	r3, r3, #16
 800463a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	330c      	adds	r3, #12
 8004644:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004648:	65ba      	str	r2, [r7, #88]	@ 0x58
 800464a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800464e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004650:	e841 2300 	strex	r3, r2, [r1]
 8004654:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004656:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e3      	bne.n	8004624 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004660:	4618      	mov	r0, r3
 8004662:	f7fe fa9b 	bl	8002b9c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2202      	movs	r2, #2
 800466a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004674:	b29b      	uxth	r3, r3
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	b29b      	uxth	r3, r3
 800467a:	4619      	mov	r1, r3
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f8c5 	bl	800480c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004682:	e0b3      	b.n	80047ec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004688:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800468c:	429a      	cmp	r2, r3
 800468e:	f040 80ad 	bne.w	80047ec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800469c:	f040 80a6 	bne.w	80047ec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046aa:	4619      	mov	r1, r3
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f8ad 	bl	800480c <HAL_UARTEx_RxEventCallback>
      return;
 80046b2:	e09b      	b.n	80047ec <HAL_UART_IRQHandler+0x548>
 80046b4:	08004d37 	.word	0x08004d37
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 808e 	beq.w	80047f0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80046d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8089 	beq.w	80047f0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	330c      	adds	r3, #12
 80046e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e8:	e853 3f00 	ldrex	r3, [r3]
 80046ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	330c      	adds	r3, #12
 80046fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004702:	647a      	str	r2, [r7, #68]	@ 0x44
 8004704:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004708:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e3      	bne.n	80046de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3314      	adds	r3, #20
 800471c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	e853 3f00 	ldrex	r3, [r3]
 8004724:	623b      	str	r3, [r7, #32]
   return(result);
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	f023 0301 	bic.w	r3, r3, #1
 800472c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3314      	adds	r3, #20
 8004736:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800473a:	633a      	str	r2, [r7, #48]	@ 0x30
 800473c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004742:	e841 2300 	strex	r3, r2, [r1]
 8004746:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1e3      	bne.n	8004716 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2220      	movs	r2, #32
 8004752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	330c      	adds	r3, #12
 8004762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	60fb      	str	r3, [r7, #12]
   return(result);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f023 0310 	bic.w	r3, r3, #16
 8004772:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004780:	61fa      	str	r2, [r7, #28]
 8004782:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	69b9      	ldr	r1, [r7, #24]
 8004786:	69fa      	ldr	r2, [r7, #28]
 8004788:	e841 2300 	strex	r3, r2, [r1]
 800478c:	617b      	str	r3, [r7, #20]
   return(result);
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1e3      	bne.n	800475c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800479a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800479e:	4619      	mov	r1, r3
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 f833 	bl	800480c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047a6:	e023      	b.n	80047f0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80047a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d009      	beq.n	80047c8 <HAL_UART_IRQHandler+0x524>
 80047b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 fac9 	bl	8004d58 <UART_Transmit_IT>
    return;
 80047c6:	e014      	b.n	80047f2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80047c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00e      	beq.n	80047f2 <HAL_UART_IRQHandler+0x54e>
 80047d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 fb09 	bl	8004df8 <UART_EndTransmit_IT>
    return;
 80047e6:	e004      	b.n	80047f2 <HAL_UART_IRQHandler+0x54e>
    return;
 80047e8:	bf00      	nop
 80047ea:	e002      	b.n	80047f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80047ec:	bf00      	nop
 80047ee:	e000      	b.n	80047f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80047f0:	bf00      	nop
  }
}
 80047f2:	37e8      	adds	r7, #232	@ 0xe8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	460b      	mov	r3, r1
 8004816:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b09c      	sub	sp, #112	@ 0x70
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004830:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483c:	2b00      	cmp	r3, #0
 800483e:	d172      	bne.n	8004926 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004840:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004842:	2200      	movs	r2, #0
 8004844:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004846:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	330c      	adds	r3, #12
 800484c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004850:	e853 3f00 	ldrex	r3, [r3]
 8004854:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800485c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800485e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	330c      	adds	r3, #12
 8004864:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004866:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004868:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800486c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800486e:	e841 2300 	strex	r3, r2, [r1]
 8004872:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1e5      	bne.n	8004846 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800487a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	3314      	adds	r3, #20
 8004880:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004884:	e853 3f00 	ldrex	r3, [r3]
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800488a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488c:	f023 0301 	bic.w	r3, r3, #1
 8004890:	667b      	str	r3, [r7, #100]	@ 0x64
 8004892:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3314      	adds	r3, #20
 8004898:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800489a:	647a      	str	r2, [r7, #68]	@ 0x44
 800489c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048a2:	e841 2300 	strex	r3, r2, [r1]
 80048a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1e5      	bne.n	800487a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	3314      	adds	r3, #20
 80048b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	e853 3f00 	ldrex	r3, [r3]
 80048bc:	623b      	str	r3, [r7, #32]
   return(result);
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80048c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3314      	adds	r3, #20
 80048cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80048ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80048d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d6:	e841 2300 	strex	r3, r2, [r1]
 80048da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1e5      	bne.n	80048ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d119      	bne.n	8004926 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	e853 3f00 	ldrex	r3, [r3]
 8004900:	60fb      	str	r3, [r7, #12]
   return(result);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f023 0310 	bic.w	r3, r3, #16
 8004908:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800490a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004912:	61fa      	str	r2, [r7, #28]
 8004914:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004916:	69b9      	ldr	r1, [r7, #24]
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	e841 2300 	strex	r3, r2, [r1]
 800491e:	617b      	str	r3, [r7, #20]
   return(result);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1e5      	bne.n	80048f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004928:	2200      	movs	r2, #0
 800492a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800492e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004930:	2b01      	cmp	r3, #1
 8004932:	d106      	bne.n	8004942 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004936:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004938:	4619      	mov	r1, r3
 800493a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800493c:	f7ff ff66 	bl	800480c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004940:	e002      	b.n	8004948 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004942:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004944:	f7fb feea 	bl	800071c <HAL_UART_RxCpltCallback>
}
 8004948:	bf00      	nop
 800494a:	3770      	adds	r7, #112	@ 0x70
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004968:	2b01      	cmp	r3, #1
 800496a:	d108      	bne.n	800497e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004970:	085b      	lsrs	r3, r3, #1
 8004972:	b29b      	uxth	r3, r3
 8004974:	4619      	mov	r1, r3
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f7ff ff48 	bl	800480c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800497c:	e002      	b.n	8004984 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f7ff ff3a 	bl	80047f8 <HAL_UART_RxHalfCpltCallback>
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004994:	2300      	movs	r3, #0
 8004996:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a8:	2b80      	cmp	r3, #128	@ 0x80
 80049aa:	bf0c      	ite	eq
 80049ac:	2301      	moveq	r3, #1
 80049ae:	2300      	movne	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b21      	cmp	r3, #33	@ 0x21
 80049be:	d108      	bne.n	80049d2 <UART_DMAError+0x46>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d005      	beq.n	80049d2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2200      	movs	r2, #0
 80049ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80049cc:	68b8      	ldr	r0, [r7, #8]
 80049ce:	f000 f927 	bl	8004c20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049dc:	2b40      	cmp	r3, #64	@ 0x40
 80049de:	bf0c      	ite	eq
 80049e0:	2301      	moveq	r3, #1
 80049e2:	2300      	movne	r3, #0
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b22      	cmp	r3, #34	@ 0x22
 80049f2:	d108      	bne.n	8004a06 <UART_DMAError+0x7a>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d005      	beq.n	8004a06 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2200      	movs	r2, #0
 80049fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004a00:	68b8      	ldr	r0, [r7, #8]
 8004a02:	f000 f935 	bl	8004c70 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	f043 0210 	orr.w	r2, r3, #16
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a12:	68b8      	ldr	r0, [r7, #8]
 8004a14:	f7fb feb4 	bl	8000780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a18:	bf00      	nop
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a30:	e03b      	b.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a32:	6a3b      	ldr	r3, [r7, #32]
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a38:	d037      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3a:	f7fd fe67 	bl	800270c <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	6a3a      	ldr	r2, [r7, #32]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d302      	bcc.n	8004a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d101      	bne.n	8004a54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e03a      	b.n	8004aca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d023      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	2b80      	cmp	r3, #128	@ 0x80
 8004a66:	d020      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2b40      	cmp	r3, #64	@ 0x40
 8004a6c:	d01d      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d116      	bne.n	8004aaa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	617b      	str	r3, [r7, #20]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 f8ec 	bl	8004c70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e00f      	b.n	8004aca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	bf0c      	ite	eq
 8004aba:	2301      	moveq	r3, #1
 8004abc:	2300      	movne	r3, #0
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	79fb      	ldrb	r3, [r7, #7]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d0b4      	beq.n	8004a32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b098      	sub	sp, #96	@ 0x60
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	88fa      	ldrh	r2, [r7, #6]
 8004aec:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2222      	movs	r2, #34	@ 0x22
 8004af8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b00:	4a44      	ldr	r2, [pc, #272]	@ (8004c14 <UART_Start_Receive_DMA+0x140>)
 8004b02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	4a43      	ldr	r2, [pc, #268]	@ (8004c18 <UART_Start_Receive_DMA+0x144>)
 8004b0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b10:	4a42      	ldr	r2, [pc, #264]	@ (8004c1c <UART_Start_Receive_DMA+0x148>)
 8004b12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b18:	2200      	movs	r2, #0
 8004b1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b1c:	f107 0308 	add.w	r3, r7, #8
 8004b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	88fb      	ldrh	r3, [r7, #6]
 8004b34:	f7fd ffda 	bl	8002aec <HAL_DMA_Start_IT>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d008      	beq.n	8004b50 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2210      	movs	r2, #16
 8004b42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e05d      	b.n	8004c0c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d019      	beq.n	8004ba2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	330c      	adds	r3, #12
 8004b74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b8e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004b90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004b94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e5      	bne.n	8004b6e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3314      	adds	r3, #20
 8004ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb4:	f043 0301 	orr.w	r3, r3, #1
 8004bb8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3314      	adds	r3, #20
 8004bc0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004bc2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004bc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e5      	bne.n	8004ba2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3314      	adds	r3, #20
 8004bdc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	e853 3f00 	ldrex	r3, [r3]
 8004be4:	617b      	str	r3, [r7, #20]
   return(result);
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bec:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3314      	adds	r3, #20
 8004bf4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004bf6:	627a      	str	r2, [r7, #36]	@ 0x24
 8004bf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfa:	6a39      	ldr	r1, [r7, #32]
 8004bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e5      	bne.n	8004bd6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3760      	adds	r7, #96	@ 0x60
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	08004825 	.word	0x08004825
 8004c18:	08004951 	.word	0x08004951
 8004c1c:	0800498d 	.word	0x0800498d

08004c20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b089      	sub	sp, #36	@ 0x24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	e853 3f00 	ldrex	r3, [r3]
 8004c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c3e:	61fb      	str	r3, [r7, #28]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	330c      	adds	r3, #12
 8004c46:	69fa      	ldr	r2, [r7, #28]
 8004c48:	61ba      	str	r2, [r7, #24]
 8004c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4c:	6979      	ldr	r1, [r7, #20]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	613b      	str	r3, [r7, #16]
   return(result);
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e5      	bne.n	8004c28 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004c64:	bf00      	nop
 8004c66:	3724      	adds	r7, #36	@ 0x24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b095      	sub	sp, #84	@ 0x54
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	330c      	adds	r3, #12
 8004c7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	330c      	adds	r3, #12
 8004c96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c98:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ca0:	e841 2300 	strex	r3, r2, [r1]
 8004ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e5      	bne.n	8004c78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3314      	adds	r3, #20
 8004cb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	e853 3f00 	ldrex	r3, [r3]
 8004cba:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f023 0301 	bic.w	r3, r3, #1
 8004cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3314      	adds	r3, #20
 8004cca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e5      	bne.n	8004cac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d119      	bne.n	8004d1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	330c      	adds	r3, #12
 8004cee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	e853 3f00 	ldrex	r3, [r3]
 8004cf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	f023 0310 	bic.w	r3, r3, #16
 8004cfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	330c      	adds	r3, #12
 8004d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d08:	61ba      	str	r2, [r7, #24]
 8004d0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0c:	6979      	ldr	r1, [r7, #20]
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	e841 2300 	strex	r3, r2, [r1]
 8004d14:	613b      	str	r3, [r7, #16]
   return(result);
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e5      	bne.n	8004ce8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d2a:	bf00      	nop
 8004d2c:	3754      	adds	r7, #84	@ 0x54
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f7fb fd18 	bl	8000780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d50:	bf00      	nop
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b21      	cmp	r3, #33	@ 0x21
 8004d6a:	d13e      	bne.n	8004dea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d74:	d114      	bne.n	8004da0 <UART_Transmit_IT+0x48>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d110      	bne.n	8004da0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	881b      	ldrh	r3, [r3, #0]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	1c9a      	adds	r2, r3, #2
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	621a      	str	r2, [r3, #32]
 8004d9e:	e008      	b.n	8004db2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	1c59      	adds	r1, r3, #1
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	6211      	str	r1, [r2, #32]
 8004daa:	781a      	ldrb	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	3b01      	subs	r3, #1
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10f      	bne.n	8004de6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004de4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004de6:	2300      	movs	r3, #0
 8004de8:	e000      	b.n	8004dec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004dea:	2302      	movs	r3, #2
  }
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7fb fc9b 	bl	8000754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b08c      	sub	sp, #48	@ 0x30
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004e30:	2300      	movs	r3, #0
 8004e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004e34:	2300      	movs	r3, #0
 8004e36:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b22      	cmp	r3, #34	@ 0x22
 8004e42:	f040 80aa 	bne.w	8004f9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e4e:	d115      	bne.n	8004e7c <UART_Receive_IT+0x54>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d111      	bne.n	8004e7c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e74:	1c9a      	adds	r2, r3, #2
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e7a:	e024      	b.n	8004ec6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e8a:	d007      	beq.n	8004e9c <UART_Receive_IT+0x74>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d10a      	bne.n	8004eaa <UART_Receive_IT+0x82>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d106      	bne.n	8004eaa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea6:	701a      	strb	r2, [r3, #0]
 8004ea8:	e008      	b.n	8004ebc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d15d      	bne.n	8004f96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0220 	bic.w	r2, r2, #32
 8004ee8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68da      	ldr	r2, [r3, #12]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ef8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	695a      	ldr	r2, [r3, #20]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d135      	bne.n	8004f8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	330c      	adds	r3, #12
 8004f2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	e853 3f00 	ldrex	r3, [r3]
 8004f34:	613b      	str	r3, [r7, #16]
   return(result);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f023 0310 	bic.w	r3, r3, #16
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
 8004f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f46:	623a      	str	r2, [r7, #32]
 8004f48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4a:	69f9      	ldr	r1, [r7, #28]
 8004f4c:	6a3a      	ldr	r2, [r7, #32]
 8004f4e:	e841 2300 	strex	r3, r2, [r1]
 8004f52:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1e5      	bne.n	8004f26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0310 	and.w	r3, r3, #16
 8004f64:	2b10      	cmp	r3, #16
 8004f66:	d10a      	bne.n	8004f7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f68:	2300      	movs	r3, #0
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60fb      	str	r3, [r7, #12]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f82:	4619      	mov	r1, r3
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7ff fc41 	bl	800480c <HAL_UARTEx_RxEventCallback>
 8004f8a:	e002      	b.n	8004f92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7fb fbc5 	bl	800071c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e002      	b.n	8004f9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	e000      	b.n	8004f9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f9a:	2302      	movs	r3, #2
  }
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3730      	adds	r7, #48	@ 0x30
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fa8:	b0c0      	sub	sp, #256	@ 0x100
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc0:	68d9      	ldr	r1, [r3, #12]
 8004fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	ea40 0301 	orr.w	r3, r0, r1
 8004fcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ffc:	f021 010c 	bic.w	r1, r1, #12
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800500a:	430b      	orrs	r3, r1
 800500c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800500e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800501a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800501e:	6999      	ldr	r1, [r3, #24]
 8005020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	ea40 0301 	orr.w	r3, r0, r1
 800502a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800502c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	4b8f      	ldr	r3, [pc, #572]	@ (8005270 <UART_SetConfig+0x2cc>)
 8005034:	429a      	cmp	r2, r3
 8005036:	d005      	beq.n	8005044 <UART_SetConfig+0xa0>
 8005038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	4b8d      	ldr	r3, [pc, #564]	@ (8005274 <UART_SetConfig+0x2d0>)
 8005040:	429a      	cmp	r2, r3
 8005042:	d104      	bne.n	800504e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005044:	f7fe fefa 	bl	8003e3c <HAL_RCC_GetPCLK2Freq>
 8005048:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800504c:	e003      	b.n	8005056 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800504e:	f7fe fee1 	bl	8003e14 <HAL_RCC_GetPCLK1Freq>
 8005052:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005060:	f040 810c 	bne.w	800527c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005068:	2200      	movs	r2, #0
 800506a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800506e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005072:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005076:	4622      	mov	r2, r4
 8005078:	462b      	mov	r3, r5
 800507a:	1891      	adds	r1, r2, r2
 800507c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800507e:	415b      	adcs	r3, r3
 8005080:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005082:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005086:	4621      	mov	r1, r4
 8005088:	eb12 0801 	adds.w	r8, r2, r1
 800508c:	4629      	mov	r1, r5
 800508e:	eb43 0901 	adc.w	r9, r3, r1
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	f04f 0300 	mov.w	r3, #0
 800509a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800509e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050a6:	4690      	mov	r8, r2
 80050a8:	4699      	mov	r9, r3
 80050aa:	4623      	mov	r3, r4
 80050ac:	eb18 0303 	adds.w	r3, r8, r3
 80050b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80050b4:	462b      	mov	r3, r5
 80050b6:	eb49 0303 	adc.w	r3, r9, r3
 80050ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80050be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80050ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80050d2:	460b      	mov	r3, r1
 80050d4:	18db      	adds	r3, r3, r3
 80050d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050d8:	4613      	mov	r3, r2
 80050da:	eb42 0303 	adc.w	r3, r2, r3
 80050de:	657b      	str	r3, [r7, #84]	@ 0x54
 80050e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80050e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80050e8:	f7fb f8da 	bl	80002a0 <__aeabi_uldivmod>
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4b61      	ldr	r3, [pc, #388]	@ (8005278 <UART_SetConfig+0x2d4>)
 80050f2:	fba3 2302 	umull	r2, r3, r3, r2
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	011c      	lsls	r4, r3, #4
 80050fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050fe:	2200      	movs	r2, #0
 8005100:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005104:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005108:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800510c:	4642      	mov	r2, r8
 800510e:	464b      	mov	r3, r9
 8005110:	1891      	adds	r1, r2, r2
 8005112:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005114:	415b      	adcs	r3, r3
 8005116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005118:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800511c:	4641      	mov	r1, r8
 800511e:	eb12 0a01 	adds.w	sl, r2, r1
 8005122:	4649      	mov	r1, r9
 8005124:	eb43 0b01 	adc.w	fp, r3, r1
 8005128:	f04f 0200 	mov.w	r2, #0
 800512c:	f04f 0300 	mov.w	r3, #0
 8005130:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005134:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005138:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800513c:	4692      	mov	sl, r2
 800513e:	469b      	mov	fp, r3
 8005140:	4643      	mov	r3, r8
 8005142:	eb1a 0303 	adds.w	r3, sl, r3
 8005146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800514a:	464b      	mov	r3, r9
 800514c:	eb4b 0303 	adc.w	r3, fp, r3
 8005150:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005160:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005164:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005168:	460b      	mov	r3, r1
 800516a:	18db      	adds	r3, r3, r3
 800516c:	643b      	str	r3, [r7, #64]	@ 0x40
 800516e:	4613      	mov	r3, r2
 8005170:	eb42 0303 	adc.w	r3, r2, r3
 8005174:	647b      	str	r3, [r7, #68]	@ 0x44
 8005176:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800517a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800517e:	f7fb f88f 	bl	80002a0 <__aeabi_uldivmod>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	4611      	mov	r1, r2
 8005188:	4b3b      	ldr	r3, [pc, #236]	@ (8005278 <UART_SetConfig+0x2d4>)
 800518a:	fba3 2301 	umull	r2, r3, r3, r1
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	2264      	movs	r2, #100	@ 0x64
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	1acb      	subs	r3, r1, r3
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800519e:	4b36      	ldr	r3, [pc, #216]	@ (8005278 <UART_SetConfig+0x2d4>)
 80051a0:	fba3 2302 	umull	r2, r3, r3, r2
 80051a4:	095b      	lsrs	r3, r3, #5
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80051ac:	441c      	add	r4, r3
 80051ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051b2:	2200      	movs	r2, #0
 80051b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80051bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80051c0:	4642      	mov	r2, r8
 80051c2:	464b      	mov	r3, r9
 80051c4:	1891      	adds	r1, r2, r2
 80051c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80051c8:	415b      	adcs	r3, r3
 80051ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80051d0:	4641      	mov	r1, r8
 80051d2:	1851      	adds	r1, r2, r1
 80051d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80051d6:	4649      	mov	r1, r9
 80051d8:	414b      	adcs	r3, r1
 80051da:	637b      	str	r3, [r7, #52]	@ 0x34
 80051dc:	f04f 0200 	mov.w	r2, #0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80051e8:	4659      	mov	r1, fp
 80051ea:	00cb      	lsls	r3, r1, #3
 80051ec:	4651      	mov	r1, sl
 80051ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051f2:	4651      	mov	r1, sl
 80051f4:	00ca      	lsls	r2, r1, #3
 80051f6:	4610      	mov	r0, r2
 80051f8:	4619      	mov	r1, r3
 80051fa:	4603      	mov	r3, r0
 80051fc:	4642      	mov	r2, r8
 80051fe:	189b      	adds	r3, r3, r2
 8005200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005204:	464b      	mov	r3, r9
 8005206:	460a      	mov	r2, r1
 8005208:	eb42 0303 	adc.w	r3, r2, r3
 800520c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800521c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005220:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005224:	460b      	mov	r3, r1
 8005226:	18db      	adds	r3, r3, r3
 8005228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800522a:	4613      	mov	r3, r2
 800522c:	eb42 0303 	adc.w	r3, r2, r3
 8005230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005232:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005236:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800523a:	f7fb f831 	bl	80002a0 <__aeabi_uldivmod>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4b0d      	ldr	r3, [pc, #52]	@ (8005278 <UART_SetConfig+0x2d4>)
 8005244:	fba3 1302 	umull	r1, r3, r3, r2
 8005248:	095b      	lsrs	r3, r3, #5
 800524a:	2164      	movs	r1, #100	@ 0x64
 800524c:	fb01 f303 	mul.w	r3, r1, r3
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	3332      	adds	r3, #50	@ 0x32
 8005256:	4a08      	ldr	r2, [pc, #32]	@ (8005278 <UART_SetConfig+0x2d4>)
 8005258:	fba2 2303 	umull	r2, r3, r2, r3
 800525c:	095b      	lsrs	r3, r3, #5
 800525e:	f003 0207 	and.w	r2, r3, #7
 8005262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4422      	add	r2, r4
 800526a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800526c:	e106      	b.n	800547c <UART_SetConfig+0x4d8>
 800526e:	bf00      	nop
 8005270:	40011000 	.word	0x40011000
 8005274:	40011400 	.word	0x40011400
 8005278:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800527c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005280:	2200      	movs	r2, #0
 8005282:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005286:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800528a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800528e:	4642      	mov	r2, r8
 8005290:	464b      	mov	r3, r9
 8005292:	1891      	adds	r1, r2, r2
 8005294:	6239      	str	r1, [r7, #32]
 8005296:	415b      	adcs	r3, r3
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
 800529a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800529e:	4641      	mov	r1, r8
 80052a0:	1854      	adds	r4, r2, r1
 80052a2:	4649      	mov	r1, r9
 80052a4:	eb43 0501 	adc.w	r5, r3, r1
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	00eb      	lsls	r3, r5, #3
 80052b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052b6:	00e2      	lsls	r2, r4, #3
 80052b8:	4614      	mov	r4, r2
 80052ba:	461d      	mov	r5, r3
 80052bc:	4643      	mov	r3, r8
 80052be:	18e3      	adds	r3, r4, r3
 80052c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80052c4:	464b      	mov	r3, r9
 80052c6:	eb45 0303 	adc.w	r3, r5, r3
 80052ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80052ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80052ea:	4629      	mov	r1, r5
 80052ec:	008b      	lsls	r3, r1, #2
 80052ee:	4621      	mov	r1, r4
 80052f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052f4:	4621      	mov	r1, r4
 80052f6:	008a      	lsls	r2, r1, #2
 80052f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80052fc:	f7fa ffd0 	bl	80002a0 <__aeabi_uldivmod>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4b60      	ldr	r3, [pc, #384]	@ (8005488 <UART_SetConfig+0x4e4>)
 8005306:	fba3 2302 	umull	r2, r3, r3, r2
 800530a:	095b      	lsrs	r3, r3, #5
 800530c:	011c      	lsls	r4, r3, #4
 800530e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005312:	2200      	movs	r2, #0
 8005314:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005318:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800531c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005320:	4642      	mov	r2, r8
 8005322:	464b      	mov	r3, r9
 8005324:	1891      	adds	r1, r2, r2
 8005326:	61b9      	str	r1, [r7, #24]
 8005328:	415b      	adcs	r3, r3
 800532a:	61fb      	str	r3, [r7, #28]
 800532c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005330:	4641      	mov	r1, r8
 8005332:	1851      	adds	r1, r2, r1
 8005334:	6139      	str	r1, [r7, #16]
 8005336:	4649      	mov	r1, r9
 8005338:	414b      	adcs	r3, r1
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005348:	4659      	mov	r1, fp
 800534a:	00cb      	lsls	r3, r1, #3
 800534c:	4651      	mov	r1, sl
 800534e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005352:	4651      	mov	r1, sl
 8005354:	00ca      	lsls	r2, r1, #3
 8005356:	4610      	mov	r0, r2
 8005358:	4619      	mov	r1, r3
 800535a:	4603      	mov	r3, r0
 800535c:	4642      	mov	r2, r8
 800535e:	189b      	adds	r3, r3, r2
 8005360:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005364:	464b      	mov	r3, r9
 8005366:	460a      	mov	r2, r1
 8005368:	eb42 0303 	adc.w	r3, r2, r3
 800536c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	67bb      	str	r3, [r7, #120]	@ 0x78
 800537a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005388:	4649      	mov	r1, r9
 800538a:	008b      	lsls	r3, r1, #2
 800538c:	4641      	mov	r1, r8
 800538e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005392:	4641      	mov	r1, r8
 8005394:	008a      	lsls	r2, r1, #2
 8005396:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800539a:	f7fa ff81 	bl	80002a0 <__aeabi_uldivmod>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	4611      	mov	r1, r2
 80053a4:	4b38      	ldr	r3, [pc, #224]	@ (8005488 <UART_SetConfig+0x4e4>)
 80053a6:	fba3 2301 	umull	r2, r3, r3, r1
 80053aa:	095b      	lsrs	r3, r3, #5
 80053ac:	2264      	movs	r2, #100	@ 0x64
 80053ae:	fb02 f303 	mul.w	r3, r2, r3
 80053b2:	1acb      	subs	r3, r1, r3
 80053b4:	011b      	lsls	r3, r3, #4
 80053b6:	3332      	adds	r3, #50	@ 0x32
 80053b8:	4a33      	ldr	r2, [pc, #204]	@ (8005488 <UART_SetConfig+0x4e4>)
 80053ba:	fba2 2303 	umull	r2, r3, r2, r3
 80053be:	095b      	lsrs	r3, r3, #5
 80053c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053c4:	441c      	add	r4, r3
 80053c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053ca:	2200      	movs	r2, #0
 80053cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80053ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80053d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80053d4:	4642      	mov	r2, r8
 80053d6:	464b      	mov	r3, r9
 80053d8:	1891      	adds	r1, r2, r2
 80053da:	60b9      	str	r1, [r7, #8]
 80053dc:	415b      	adcs	r3, r3
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053e4:	4641      	mov	r1, r8
 80053e6:	1851      	adds	r1, r2, r1
 80053e8:	6039      	str	r1, [r7, #0]
 80053ea:	4649      	mov	r1, r9
 80053ec:	414b      	adcs	r3, r1
 80053ee:	607b      	str	r3, [r7, #4]
 80053f0:	f04f 0200 	mov.w	r2, #0
 80053f4:	f04f 0300 	mov.w	r3, #0
 80053f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053fc:	4659      	mov	r1, fp
 80053fe:	00cb      	lsls	r3, r1, #3
 8005400:	4651      	mov	r1, sl
 8005402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005406:	4651      	mov	r1, sl
 8005408:	00ca      	lsls	r2, r1, #3
 800540a:	4610      	mov	r0, r2
 800540c:	4619      	mov	r1, r3
 800540e:	4603      	mov	r3, r0
 8005410:	4642      	mov	r2, r8
 8005412:	189b      	adds	r3, r3, r2
 8005414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005416:	464b      	mov	r3, r9
 8005418:	460a      	mov	r2, r1
 800541a:	eb42 0303 	adc.w	r3, r2, r3
 800541e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	663b      	str	r3, [r7, #96]	@ 0x60
 800542a:	667a      	str	r2, [r7, #100]	@ 0x64
 800542c:	f04f 0200 	mov.w	r2, #0
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005438:	4649      	mov	r1, r9
 800543a:	008b      	lsls	r3, r1, #2
 800543c:	4641      	mov	r1, r8
 800543e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005442:	4641      	mov	r1, r8
 8005444:	008a      	lsls	r2, r1, #2
 8005446:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800544a:	f7fa ff29 	bl	80002a0 <__aeabi_uldivmod>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	4b0d      	ldr	r3, [pc, #52]	@ (8005488 <UART_SetConfig+0x4e4>)
 8005454:	fba3 1302 	umull	r1, r3, r3, r2
 8005458:	095b      	lsrs	r3, r3, #5
 800545a:	2164      	movs	r1, #100	@ 0x64
 800545c:	fb01 f303 	mul.w	r3, r1, r3
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	3332      	adds	r3, #50	@ 0x32
 8005466:	4a08      	ldr	r2, [pc, #32]	@ (8005488 <UART_SetConfig+0x4e4>)
 8005468:	fba2 2303 	umull	r2, r3, r2, r3
 800546c:	095b      	lsrs	r3, r3, #5
 800546e:	f003 020f 	and.w	r2, r3, #15
 8005472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4422      	add	r2, r4
 800547a:	609a      	str	r2, [r3, #8]
}
 800547c:	bf00      	nop
 800547e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005482:	46bd      	mov	sp, r7
 8005484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005488:	51eb851f 	.word	0x51eb851f

0800548c <malloc>:
 800548c:	4b02      	ldr	r3, [pc, #8]	@ (8005498 <malloc+0xc>)
 800548e:	4601      	mov	r1, r0
 8005490:	6818      	ldr	r0, [r3, #0]
 8005492:	f000 b82d 	b.w	80054f0 <_malloc_r>
 8005496:	bf00      	nop
 8005498:	20000010 	.word	0x20000010

0800549c <free>:
 800549c:	4b02      	ldr	r3, [pc, #8]	@ (80054a8 <free+0xc>)
 800549e:	4601      	mov	r1, r0
 80054a0:	6818      	ldr	r0, [r3, #0]
 80054a2:	f000 b92f 	b.w	8005704 <_free_r>
 80054a6:	bf00      	nop
 80054a8:	20000010 	.word	0x20000010

080054ac <sbrk_aligned>:
 80054ac:	b570      	push	{r4, r5, r6, lr}
 80054ae:	4e0f      	ldr	r6, [pc, #60]	@ (80054ec <sbrk_aligned+0x40>)
 80054b0:	460c      	mov	r4, r1
 80054b2:	6831      	ldr	r1, [r6, #0]
 80054b4:	4605      	mov	r5, r0
 80054b6:	b911      	cbnz	r1, 80054be <sbrk_aligned+0x12>
 80054b8:	f000 f8e8 	bl	800568c <_sbrk_r>
 80054bc:	6030      	str	r0, [r6, #0]
 80054be:	4621      	mov	r1, r4
 80054c0:	4628      	mov	r0, r5
 80054c2:	f000 f8e3 	bl	800568c <_sbrk_r>
 80054c6:	1c43      	adds	r3, r0, #1
 80054c8:	d103      	bne.n	80054d2 <sbrk_aligned+0x26>
 80054ca:	f04f 34ff 	mov.w	r4, #4294967295
 80054ce:	4620      	mov	r0, r4
 80054d0:	bd70      	pop	{r4, r5, r6, pc}
 80054d2:	1cc4      	adds	r4, r0, #3
 80054d4:	f024 0403 	bic.w	r4, r4, #3
 80054d8:	42a0      	cmp	r0, r4
 80054da:	d0f8      	beq.n	80054ce <sbrk_aligned+0x22>
 80054dc:	1a21      	subs	r1, r4, r0
 80054de:	4628      	mov	r0, r5
 80054e0:	f000 f8d4 	bl	800568c <_sbrk_r>
 80054e4:	3001      	adds	r0, #1
 80054e6:	d1f2      	bne.n	80054ce <sbrk_aligned+0x22>
 80054e8:	e7ef      	b.n	80054ca <sbrk_aligned+0x1e>
 80054ea:	bf00      	nop
 80054ec:	200003c4 	.word	0x200003c4

080054f0 <_malloc_r>:
 80054f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f4:	1ccd      	adds	r5, r1, #3
 80054f6:	f025 0503 	bic.w	r5, r5, #3
 80054fa:	3508      	adds	r5, #8
 80054fc:	2d0c      	cmp	r5, #12
 80054fe:	bf38      	it	cc
 8005500:	250c      	movcc	r5, #12
 8005502:	2d00      	cmp	r5, #0
 8005504:	4606      	mov	r6, r0
 8005506:	db01      	blt.n	800550c <_malloc_r+0x1c>
 8005508:	42a9      	cmp	r1, r5
 800550a:	d904      	bls.n	8005516 <_malloc_r+0x26>
 800550c:	230c      	movs	r3, #12
 800550e:	6033      	str	r3, [r6, #0]
 8005510:	2000      	movs	r0, #0
 8005512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005516:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055ec <_malloc_r+0xfc>
 800551a:	f000 f869 	bl	80055f0 <__malloc_lock>
 800551e:	f8d8 3000 	ldr.w	r3, [r8]
 8005522:	461c      	mov	r4, r3
 8005524:	bb44      	cbnz	r4, 8005578 <_malloc_r+0x88>
 8005526:	4629      	mov	r1, r5
 8005528:	4630      	mov	r0, r6
 800552a:	f7ff ffbf 	bl	80054ac <sbrk_aligned>
 800552e:	1c43      	adds	r3, r0, #1
 8005530:	4604      	mov	r4, r0
 8005532:	d158      	bne.n	80055e6 <_malloc_r+0xf6>
 8005534:	f8d8 4000 	ldr.w	r4, [r8]
 8005538:	4627      	mov	r7, r4
 800553a:	2f00      	cmp	r7, #0
 800553c:	d143      	bne.n	80055c6 <_malloc_r+0xd6>
 800553e:	2c00      	cmp	r4, #0
 8005540:	d04b      	beq.n	80055da <_malloc_r+0xea>
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	4639      	mov	r1, r7
 8005546:	4630      	mov	r0, r6
 8005548:	eb04 0903 	add.w	r9, r4, r3
 800554c:	f000 f89e 	bl	800568c <_sbrk_r>
 8005550:	4581      	cmp	r9, r0
 8005552:	d142      	bne.n	80055da <_malloc_r+0xea>
 8005554:	6821      	ldr	r1, [r4, #0]
 8005556:	1a6d      	subs	r5, r5, r1
 8005558:	4629      	mov	r1, r5
 800555a:	4630      	mov	r0, r6
 800555c:	f7ff ffa6 	bl	80054ac <sbrk_aligned>
 8005560:	3001      	adds	r0, #1
 8005562:	d03a      	beq.n	80055da <_malloc_r+0xea>
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	442b      	add	r3, r5
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	f8d8 3000 	ldr.w	r3, [r8]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	bb62      	cbnz	r2, 80055cc <_malloc_r+0xdc>
 8005572:	f8c8 7000 	str.w	r7, [r8]
 8005576:	e00f      	b.n	8005598 <_malloc_r+0xa8>
 8005578:	6822      	ldr	r2, [r4, #0]
 800557a:	1b52      	subs	r2, r2, r5
 800557c:	d420      	bmi.n	80055c0 <_malloc_r+0xd0>
 800557e:	2a0b      	cmp	r2, #11
 8005580:	d917      	bls.n	80055b2 <_malloc_r+0xc2>
 8005582:	1961      	adds	r1, r4, r5
 8005584:	42a3      	cmp	r3, r4
 8005586:	6025      	str	r5, [r4, #0]
 8005588:	bf18      	it	ne
 800558a:	6059      	strne	r1, [r3, #4]
 800558c:	6863      	ldr	r3, [r4, #4]
 800558e:	bf08      	it	eq
 8005590:	f8c8 1000 	streq.w	r1, [r8]
 8005594:	5162      	str	r2, [r4, r5]
 8005596:	604b      	str	r3, [r1, #4]
 8005598:	4630      	mov	r0, r6
 800559a:	f000 f82f 	bl	80055fc <__malloc_unlock>
 800559e:	f104 000b 	add.w	r0, r4, #11
 80055a2:	1d23      	adds	r3, r4, #4
 80055a4:	f020 0007 	bic.w	r0, r0, #7
 80055a8:	1ac2      	subs	r2, r0, r3
 80055aa:	bf1c      	itt	ne
 80055ac:	1a1b      	subne	r3, r3, r0
 80055ae:	50a3      	strne	r3, [r4, r2]
 80055b0:	e7af      	b.n	8005512 <_malloc_r+0x22>
 80055b2:	6862      	ldr	r2, [r4, #4]
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	bf0c      	ite	eq
 80055b8:	f8c8 2000 	streq.w	r2, [r8]
 80055bc:	605a      	strne	r2, [r3, #4]
 80055be:	e7eb      	b.n	8005598 <_malloc_r+0xa8>
 80055c0:	4623      	mov	r3, r4
 80055c2:	6864      	ldr	r4, [r4, #4]
 80055c4:	e7ae      	b.n	8005524 <_malloc_r+0x34>
 80055c6:	463c      	mov	r4, r7
 80055c8:	687f      	ldr	r7, [r7, #4]
 80055ca:	e7b6      	b.n	800553a <_malloc_r+0x4a>
 80055cc:	461a      	mov	r2, r3
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	42a3      	cmp	r3, r4
 80055d2:	d1fb      	bne.n	80055cc <_malloc_r+0xdc>
 80055d4:	2300      	movs	r3, #0
 80055d6:	6053      	str	r3, [r2, #4]
 80055d8:	e7de      	b.n	8005598 <_malloc_r+0xa8>
 80055da:	230c      	movs	r3, #12
 80055dc:	6033      	str	r3, [r6, #0]
 80055de:	4630      	mov	r0, r6
 80055e0:	f000 f80c 	bl	80055fc <__malloc_unlock>
 80055e4:	e794      	b.n	8005510 <_malloc_r+0x20>
 80055e6:	6005      	str	r5, [r0, #0]
 80055e8:	e7d6      	b.n	8005598 <_malloc_r+0xa8>
 80055ea:	bf00      	nop
 80055ec:	200003c8 	.word	0x200003c8

080055f0 <__malloc_lock>:
 80055f0:	4801      	ldr	r0, [pc, #4]	@ (80055f8 <__malloc_lock+0x8>)
 80055f2:	f000 b885 	b.w	8005700 <__retarget_lock_acquire_recursive>
 80055f6:	bf00      	nop
 80055f8:	20000508 	.word	0x20000508

080055fc <__malloc_unlock>:
 80055fc:	4801      	ldr	r0, [pc, #4]	@ (8005604 <__malloc_unlock+0x8>)
 80055fe:	f000 b880 	b.w	8005702 <__retarget_lock_release_recursive>
 8005602:	bf00      	nop
 8005604:	20000508 	.word	0x20000508

08005608 <_vsniprintf_r>:
 8005608:	b530      	push	{r4, r5, lr}
 800560a:	4614      	mov	r4, r2
 800560c:	2c00      	cmp	r4, #0
 800560e:	b09b      	sub	sp, #108	@ 0x6c
 8005610:	4605      	mov	r5, r0
 8005612:	461a      	mov	r2, r3
 8005614:	da05      	bge.n	8005622 <_vsniprintf_r+0x1a>
 8005616:	238b      	movs	r3, #139	@ 0x8b
 8005618:	6003      	str	r3, [r0, #0]
 800561a:	f04f 30ff 	mov.w	r0, #4294967295
 800561e:	b01b      	add	sp, #108	@ 0x6c
 8005620:	bd30      	pop	{r4, r5, pc}
 8005622:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005626:	f8ad 300c 	strh.w	r3, [sp, #12]
 800562a:	bf14      	ite	ne
 800562c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005630:	4623      	moveq	r3, r4
 8005632:	9302      	str	r3, [sp, #8]
 8005634:	9305      	str	r3, [sp, #20]
 8005636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800563a:	9100      	str	r1, [sp, #0]
 800563c:	9104      	str	r1, [sp, #16]
 800563e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005642:	4669      	mov	r1, sp
 8005644:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005646:	f000 f903 	bl	8005850 <_svfiprintf_r>
 800564a:	1c43      	adds	r3, r0, #1
 800564c:	bfbc      	itt	lt
 800564e:	238b      	movlt	r3, #139	@ 0x8b
 8005650:	602b      	strlt	r3, [r5, #0]
 8005652:	2c00      	cmp	r4, #0
 8005654:	d0e3      	beq.n	800561e <_vsniprintf_r+0x16>
 8005656:	9b00      	ldr	r3, [sp, #0]
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	e7df      	b.n	800561e <_vsniprintf_r+0x16>
	...

08005660 <vsniprintf>:
 8005660:	b507      	push	{r0, r1, r2, lr}
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	4613      	mov	r3, r2
 8005666:	460a      	mov	r2, r1
 8005668:	4601      	mov	r1, r0
 800566a:	4803      	ldr	r0, [pc, #12]	@ (8005678 <vsniprintf+0x18>)
 800566c:	6800      	ldr	r0, [r0, #0]
 800566e:	f7ff ffcb 	bl	8005608 <_vsniprintf_r>
 8005672:	b003      	add	sp, #12
 8005674:	f85d fb04 	ldr.w	pc, [sp], #4
 8005678:	20000010 	.word	0x20000010

0800567c <memset>:
 800567c:	4402      	add	r2, r0
 800567e:	4603      	mov	r3, r0
 8005680:	4293      	cmp	r3, r2
 8005682:	d100      	bne.n	8005686 <memset+0xa>
 8005684:	4770      	bx	lr
 8005686:	f803 1b01 	strb.w	r1, [r3], #1
 800568a:	e7f9      	b.n	8005680 <memset+0x4>

0800568c <_sbrk_r>:
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	4d06      	ldr	r5, [pc, #24]	@ (80056a8 <_sbrk_r+0x1c>)
 8005690:	2300      	movs	r3, #0
 8005692:	4604      	mov	r4, r0
 8005694:	4608      	mov	r0, r1
 8005696:	602b      	str	r3, [r5, #0]
 8005698:	f7fc ff60 	bl	800255c <_sbrk>
 800569c:	1c43      	adds	r3, r0, #1
 800569e:	d102      	bne.n	80056a6 <_sbrk_r+0x1a>
 80056a0:	682b      	ldr	r3, [r5, #0]
 80056a2:	b103      	cbz	r3, 80056a6 <_sbrk_r+0x1a>
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	bd38      	pop	{r3, r4, r5, pc}
 80056a8:	20000504 	.word	0x20000504

080056ac <__errno>:
 80056ac:	4b01      	ldr	r3, [pc, #4]	@ (80056b4 <__errno+0x8>)
 80056ae:	6818      	ldr	r0, [r3, #0]
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	20000010 	.word	0x20000010

080056b8 <__libc_init_array>:
 80056b8:	b570      	push	{r4, r5, r6, lr}
 80056ba:	4d0d      	ldr	r5, [pc, #52]	@ (80056f0 <__libc_init_array+0x38>)
 80056bc:	4c0d      	ldr	r4, [pc, #52]	@ (80056f4 <__libc_init_array+0x3c>)
 80056be:	1b64      	subs	r4, r4, r5
 80056c0:	10a4      	asrs	r4, r4, #2
 80056c2:	2600      	movs	r6, #0
 80056c4:	42a6      	cmp	r6, r4
 80056c6:	d109      	bne.n	80056dc <__libc_init_array+0x24>
 80056c8:	4d0b      	ldr	r5, [pc, #44]	@ (80056f8 <__libc_init_array+0x40>)
 80056ca:	4c0c      	ldr	r4, [pc, #48]	@ (80056fc <__libc_init_array+0x44>)
 80056cc:	f000 fba8 	bl	8005e20 <_init>
 80056d0:	1b64      	subs	r4, r4, r5
 80056d2:	10a4      	asrs	r4, r4, #2
 80056d4:	2600      	movs	r6, #0
 80056d6:	42a6      	cmp	r6, r4
 80056d8:	d105      	bne.n	80056e6 <__libc_init_array+0x2e>
 80056da:	bd70      	pop	{r4, r5, r6, pc}
 80056dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e0:	4798      	blx	r3
 80056e2:	3601      	adds	r6, #1
 80056e4:	e7ee      	b.n	80056c4 <__libc_init_array+0xc>
 80056e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ea:	4798      	blx	r3
 80056ec:	3601      	adds	r6, #1
 80056ee:	e7f2      	b.n	80056d6 <__libc_init_array+0x1e>
 80056f0:	08006d2c 	.word	0x08006d2c
 80056f4:	08006d2c 	.word	0x08006d2c
 80056f8:	08006d2c 	.word	0x08006d2c
 80056fc:	08006d30 	.word	0x08006d30

08005700 <__retarget_lock_acquire_recursive>:
 8005700:	4770      	bx	lr

08005702 <__retarget_lock_release_recursive>:
 8005702:	4770      	bx	lr

08005704 <_free_r>:
 8005704:	b538      	push	{r3, r4, r5, lr}
 8005706:	4605      	mov	r5, r0
 8005708:	2900      	cmp	r1, #0
 800570a:	d041      	beq.n	8005790 <_free_r+0x8c>
 800570c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005710:	1f0c      	subs	r4, r1, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	bfb8      	it	lt
 8005716:	18e4      	addlt	r4, r4, r3
 8005718:	f7ff ff6a 	bl	80055f0 <__malloc_lock>
 800571c:	4a1d      	ldr	r2, [pc, #116]	@ (8005794 <_free_r+0x90>)
 800571e:	6813      	ldr	r3, [r2, #0]
 8005720:	b933      	cbnz	r3, 8005730 <_free_r+0x2c>
 8005722:	6063      	str	r3, [r4, #4]
 8005724:	6014      	str	r4, [r2, #0]
 8005726:	4628      	mov	r0, r5
 8005728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800572c:	f7ff bf66 	b.w	80055fc <__malloc_unlock>
 8005730:	42a3      	cmp	r3, r4
 8005732:	d908      	bls.n	8005746 <_free_r+0x42>
 8005734:	6820      	ldr	r0, [r4, #0]
 8005736:	1821      	adds	r1, r4, r0
 8005738:	428b      	cmp	r3, r1
 800573a:	bf01      	itttt	eq
 800573c:	6819      	ldreq	r1, [r3, #0]
 800573e:	685b      	ldreq	r3, [r3, #4]
 8005740:	1809      	addeq	r1, r1, r0
 8005742:	6021      	streq	r1, [r4, #0]
 8005744:	e7ed      	b.n	8005722 <_free_r+0x1e>
 8005746:	461a      	mov	r2, r3
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	b10b      	cbz	r3, 8005750 <_free_r+0x4c>
 800574c:	42a3      	cmp	r3, r4
 800574e:	d9fa      	bls.n	8005746 <_free_r+0x42>
 8005750:	6811      	ldr	r1, [r2, #0]
 8005752:	1850      	adds	r0, r2, r1
 8005754:	42a0      	cmp	r0, r4
 8005756:	d10b      	bne.n	8005770 <_free_r+0x6c>
 8005758:	6820      	ldr	r0, [r4, #0]
 800575a:	4401      	add	r1, r0
 800575c:	1850      	adds	r0, r2, r1
 800575e:	4283      	cmp	r3, r0
 8005760:	6011      	str	r1, [r2, #0]
 8005762:	d1e0      	bne.n	8005726 <_free_r+0x22>
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	6053      	str	r3, [r2, #4]
 800576a:	4408      	add	r0, r1
 800576c:	6010      	str	r0, [r2, #0]
 800576e:	e7da      	b.n	8005726 <_free_r+0x22>
 8005770:	d902      	bls.n	8005778 <_free_r+0x74>
 8005772:	230c      	movs	r3, #12
 8005774:	602b      	str	r3, [r5, #0]
 8005776:	e7d6      	b.n	8005726 <_free_r+0x22>
 8005778:	6820      	ldr	r0, [r4, #0]
 800577a:	1821      	adds	r1, r4, r0
 800577c:	428b      	cmp	r3, r1
 800577e:	bf04      	itt	eq
 8005780:	6819      	ldreq	r1, [r3, #0]
 8005782:	685b      	ldreq	r3, [r3, #4]
 8005784:	6063      	str	r3, [r4, #4]
 8005786:	bf04      	itt	eq
 8005788:	1809      	addeq	r1, r1, r0
 800578a:	6021      	streq	r1, [r4, #0]
 800578c:	6054      	str	r4, [r2, #4]
 800578e:	e7ca      	b.n	8005726 <_free_r+0x22>
 8005790:	bd38      	pop	{r3, r4, r5, pc}
 8005792:	bf00      	nop
 8005794:	200003c8 	.word	0x200003c8

08005798 <__ssputs_r>:
 8005798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	688e      	ldr	r6, [r1, #8]
 800579e:	461f      	mov	r7, r3
 80057a0:	42be      	cmp	r6, r7
 80057a2:	680b      	ldr	r3, [r1, #0]
 80057a4:	4682      	mov	sl, r0
 80057a6:	460c      	mov	r4, r1
 80057a8:	4690      	mov	r8, r2
 80057aa:	d82d      	bhi.n	8005808 <__ssputs_r+0x70>
 80057ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80057b4:	d026      	beq.n	8005804 <__ssputs_r+0x6c>
 80057b6:	6965      	ldr	r5, [r4, #20]
 80057b8:	6909      	ldr	r1, [r1, #16]
 80057ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057be:	eba3 0901 	sub.w	r9, r3, r1
 80057c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057c6:	1c7b      	adds	r3, r7, #1
 80057c8:	444b      	add	r3, r9
 80057ca:	106d      	asrs	r5, r5, #1
 80057cc:	429d      	cmp	r5, r3
 80057ce:	bf38      	it	cc
 80057d0:	461d      	movcc	r5, r3
 80057d2:	0553      	lsls	r3, r2, #21
 80057d4:	d527      	bpl.n	8005826 <__ssputs_r+0x8e>
 80057d6:	4629      	mov	r1, r5
 80057d8:	f7ff fe8a 	bl	80054f0 <_malloc_r>
 80057dc:	4606      	mov	r6, r0
 80057de:	b360      	cbz	r0, 800583a <__ssputs_r+0xa2>
 80057e0:	6921      	ldr	r1, [r4, #16]
 80057e2:	464a      	mov	r2, r9
 80057e4:	f000 fad8 	bl	8005d98 <memcpy>
 80057e8:	89a3      	ldrh	r3, [r4, #12]
 80057ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057f2:	81a3      	strh	r3, [r4, #12]
 80057f4:	6126      	str	r6, [r4, #16]
 80057f6:	6165      	str	r5, [r4, #20]
 80057f8:	444e      	add	r6, r9
 80057fa:	eba5 0509 	sub.w	r5, r5, r9
 80057fe:	6026      	str	r6, [r4, #0]
 8005800:	60a5      	str	r5, [r4, #8]
 8005802:	463e      	mov	r6, r7
 8005804:	42be      	cmp	r6, r7
 8005806:	d900      	bls.n	800580a <__ssputs_r+0x72>
 8005808:	463e      	mov	r6, r7
 800580a:	6820      	ldr	r0, [r4, #0]
 800580c:	4632      	mov	r2, r6
 800580e:	4641      	mov	r1, r8
 8005810:	f000 faa8 	bl	8005d64 <memmove>
 8005814:	68a3      	ldr	r3, [r4, #8]
 8005816:	1b9b      	subs	r3, r3, r6
 8005818:	60a3      	str	r3, [r4, #8]
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	4433      	add	r3, r6
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	2000      	movs	r0, #0
 8005822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005826:	462a      	mov	r2, r5
 8005828:	f000 fac4 	bl	8005db4 <_realloc_r>
 800582c:	4606      	mov	r6, r0
 800582e:	2800      	cmp	r0, #0
 8005830:	d1e0      	bne.n	80057f4 <__ssputs_r+0x5c>
 8005832:	6921      	ldr	r1, [r4, #16]
 8005834:	4650      	mov	r0, sl
 8005836:	f7ff ff65 	bl	8005704 <_free_r>
 800583a:	230c      	movs	r3, #12
 800583c:	f8ca 3000 	str.w	r3, [sl]
 8005840:	89a3      	ldrh	r3, [r4, #12]
 8005842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005846:	81a3      	strh	r3, [r4, #12]
 8005848:	f04f 30ff 	mov.w	r0, #4294967295
 800584c:	e7e9      	b.n	8005822 <__ssputs_r+0x8a>
	...

08005850 <_svfiprintf_r>:
 8005850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005854:	4698      	mov	r8, r3
 8005856:	898b      	ldrh	r3, [r1, #12]
 8005858:	061b      	lsls	r3, r3, #24
 800585a:	b09d      	sub	sp, #116	@ 0x74
 800585c:	4607      	mov	r7, r0
 800585e:	460d      	mov	r5, r1
 8005860:	4614      	mov	r4, r2
 8005862:	d510      	bpl.n	8005886 <_svfiprintf_r+0x36>
 8005864:	690b      	ldr	r3, [r1, #16]
 8005866:	b973      	cbnz	r3, 8005886 <_svfiprintf_r+0x36>
 8005868:	2140      	movs	r1, #64	@ 0x40
 800586a:	f7ff fe41 	bl	80054f0 <_malloc_r>
 800586e:	6028      	str	r0, [r5, #0]
 8005870:	6128      	str	r0, [r5, #16]
 8005872:	b930      	cbnz	r0, 8005882 <_svfiprintf_r+0x32>
 8005874:	230c      	movs	r3, #12
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	f04f 30ff 	mov.w	r0, #4294967295
 800587c:	b01d      	add	sp, #116	@ 0x74
 800587e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005882:	2340      	movs	r3, #64	@ 0x40
 8005884:	616b      	str	r3, [r5, #20]
 8005886:	2300      	movs	r3, #0
 8005888:	9309      	str	r3, [sp, #36]	@ 0x24
 800588a:	2320      	movs	r3, #32
 800588c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005890:	f8cd 800c 	str.w	r8, [sp, #12]
 8005894:	2330      	movs	r3, #48	@ 0x30
 8005896:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a34 <_svfiprintf_r+0x1e4>
 800589a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800589e:	f04f 0901 	mov.w	r9, #1
 80058a2:	4623      	mov	r3, r4
 80058a4:	469a      	mov	sl, r3
 80058a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058aa:	b10a      	cbz	r2, 80058b0 <_svfiprintf_r+0x60>
 80058ac:	2a25      	cmp	r2, #37	@ 0x25
 80058ae:	d1f9      	bne.n	80058a4 <_svfiprintf_r+0x54>
 80058b0:	ebba 0b04 	subs.w	fp, sl, r4
 80058b4:	d00b      	beq.n	80058ce <_svfiprintf_r+0x7e>
 80058b6:	465b      	mov	r3, fp
 80058b8:	4622      	mov	r2, r4
 80058ba:	4629      	mov	r1, r5
 80058bc:	4638      	mov	r0, r7
 80058be:	f7ff ff6b 	bl	8005798 <__ssputs_r>
 80058c2:	3001      	adds	r0, #1
 80058c4:	f000 80a7 	beq.w	8005a16 <_svfiprintf_r+0x1c6>
 80058c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058ca:	445a      	add	r2, fp
 80058cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80058ce:	f89a 3000 	ldrb.w	r3, [sl]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 809f 	beq.w	8005a16 <_svfiprintf_r+0x1c6>
 80058d8:	2300      	movs	r3, #0
 80058da:	f04f 32ff 	mov.w	r2, #4294967295
 80058de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058e2:	f10a 0a01 	add.w	sl, sl, #1
 80058e6:	9304      	str	r3, [sp, #16]
 80058e8:	9307      	str	r3, [sp, #28]
 80058ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80058f0:	4654      	mov	r4, sl
 80058f2:	2205      	movs	r2, #5
 80058f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058f8:	484e      	ldr	r0, [pc, #312]	@ (8005a34 <_svfiprintf_r+0x1e4>)
 80058fa:	f7fa fc81 	bl	8000200 <memchr>
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	b9d8      	cbnz	r0, 800593a <_svfiprintf_r+0xea>
 8005902:	06d0      	lsls	r0, r2, #27
 8005904:	bf44      	itt	mi
 8005906:	2320      	movmi	r3, #32
 8005908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800590c:	0711      	lsls	r1, r2, #28
 800590e:	bf44      	itt	mi
 8005910:	232b      	movmi	r3, #43	@ 0x2b
 8005912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005916:	f89a 3000 	ldrb.w	r3, [sl]
 800591a:	2b2a      	cmp	r3, #42	@ 0x2a
 800591c:	d015      	beq.n	800594a <_svfiprintf_r+0xfa>
 800591e:	9a07      	ldr	r2, [sp, #28]
 8005920:	4654      	mov	r4, sl
 8005922:	2000      	movs	r0, #0
 8005924:	f04f 0c0a 	mov.w	ip, #10
 8005928:	4621      	mov	r1, r4
 800592a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800592e:	3b30      	subs	r3, #48	@ 0x30
 8005930:	2b09      	cmp	r3, #9
 8005932:	d94b      	bls.n	80059cc <_svfiprintf_r+0x17c>
 8005934:	b1b0      	cbz	r0, 8005964 <_svfiprintf_r+0x114>
 8005936:	9207      	str	r2, [sp, #28]
 8005938:	e014      	b.n	8005964 <_svfiprintf_r+0x114>
 800593a:	eba0 0308 	sub.w	r3, r0, r8
 800593e:	fa09 f303 	lsl.w	r3, r9, r3
 8005942:	4313      	orrs	r3, r2
 8005944:	9304      	str	r3, [sp, #16]
 8005946:	46a2      	mov	sl, r4
 8005948:	e7d2      	b.n	80058f0 <_svfiprintf_r+0xa0>
 800594a:	9b03      	ldr	r3, [sp, #12]
 800594c:	1d19      	adds	r1, r3, #4
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	9103      	str	r1, [sp, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	bfbb      	ittet	lt
 8005956:	425b      	neglt	r3, r3
 8005958:	f042 0202 	orrlt.w	r2, r2, #2
 800595c:	9307      	strge	r3, [sp, #28]
 800595e:	9307      	strlt	r3, [sp, #28]
 8005960:	bfb8      	it	lt
 8005962:	9204      	strlt	r2, [sp, #16]
 8005964:	7823      	ldrb	r3, [r4, #0]
 8005966:	2b2e      	cmp	r3, #46	@ 0x2e
 8005968:	d10a      	bne.n	8005980 <_svfiprintf_r+0x130>
 800596a:	7863      	ldrb	r3, [r4, #1]
 800596c:	2b2a      	cmp	r3, #42	@ 0x2a
 800596e:	d132      	bne.n	80059d6 <_svfiprintf_r+0x186>
 8005970:	9b03      	ldr	r3, [sp, #12]
 8005972:	1d1a      	adds	r2, r3, #4
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	9203      	str	r2, [sp, #12]
 8005978:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800597c:	3402      	adds	r4, #2
 800597e:	9305      	str	r3, [sp, #20]
 8005980:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a44 <_svfiprintf_r+0x1f4>
 8005984:	7821      	ldrb	r1, [r4, #0]
 8005986:	2203      	movs	r2, #3
 8005988:	4650      	mov	r0, sl
 800598a:	f7fa fc39 	bl	8000200 <memchr>
 800598e:	b138      	cbz	r0, 80059a0 <_svfiprintf_r+0x150>
 8005990:	9b04      	ldr	r3, [sp, #16]
 8005992:	eba0 000a 	sub.w	r0, r0, sl
 8005996:	2240      	movs	r2, #64	@ 0x40
 8005998:	4082      	lsls	r2, r0
 800599a:	4313      	orrs	r3, r2
 800599c:	3401      	adds	r4, #1
 800599e:	9304      	str	r3, [sp, #16]
 80059a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059a4:	4824      	ldr	r0, [pc, #144]	@ (8005a38 <_svfiprintf_r+0x1e8>)
 80059a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059aa:	2206      	movs	r2, #6
 80059ac:	f7fa fc28 	bl	8000200 <memchr>
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d036      	beq.n	8005a22 <_svfiprintf_r+0x1d2>
 80059b4:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <_svfiprintf_r+0x1ec>)
 80059b6:	bb1b      	cbnz	r3, 8005a00 <_svfiprintf_r+0x1b0>
 80059b8:	9b03      	ldr	r3, [sp, #12]
 80059ba:	3307      	adds	r3, #7
 80059bc:	f023 0307 	bic.w	r3, r3, #7
 80059c0:	3308      	adds	r3, #8
 80059c2:	9303      	str	r3, [sp, #12]
 80059c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c6:	4433      	add	r3, r6
 80059c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ca:	e76a      	b.n	80058a2 <_svfiprintf_r+0x52>
 80059cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80059d0:	460c      	mov	r4, r1
 80059d2:	2001      	movs	r0, #1
 80059d4:	e7a8      	b.n	8005928 <_svfiprintf_r+0xd8>
 80059d6:	2300      	movs	r3, #0
 80059d8:	3401      	adds	r4, #1
 80059da:	9305      	str	r3, [sp, #20]
 80059dc:	4619      	mov	r1, r3
 80059de:	f04f 0c0a 	mov.w	ip, #10
 80059e2:	4620      	mov	r0, r4
 80059e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059e8:	3a30      	subs	r2, #48	@ 0x30
 80059ea:	2a09      	cmp	r2, #9
 80059ec:	d903      	bls.n	80059f6 <_svfiprintf_r+0x1a6>
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0c6      	beq.n	8005980 <_svfiprintf_r+0x130>
 80059f2:	9105      	str	r1, [sp, #20]
 80059f4:	e7c4      	b.n	8005980 <_svfiprintf_r+0x130>
 80059f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80059fa:	4604      	mov	r4, r0
 80059fc:	2301      	movs	r3, #1
 80059fe:	e7f0      	b.n	80059e2 <_svfiprintf_r+0x192>
 8005a00:	ab03      	add	r3, sp, #12
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	462a      	mov	r2, r5
 8005a06:	4b0e      	ldr	r3, [pc, #56]	@ (8005a40 <_svfiprintf_r+0x1f0>)
 8005a08:	a904      	add	r1, sp, #16
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	f3af 8000 	nop.w
 8005a10:	1c42      	adds	r2, r0, #1
 8005a12:	4606      	mov	r6, r0
 8005a14:	d1d6      	bne.n	80059c4 <_svfiprintf_r+0x174>
 8005a16:	89ab      	ldrh	r3, [r5, #12]
 8005a18:	065b      	lsls	r3, r3, #25
 8005a1a:	f53f af2d 	bmi.w	8005878 <_svfiprintf_r+0x28>
 8005a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a20:	e72c      	b.n	800587c <_svfiprintf_r+0x2c>
 8005a22:	ab03      	add	r3, sp, #12
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	462a      	mov	r2, r5
 8005a28:	4b05      	ldr	r3, [pc, #20]	@ (8005a40 <_svfiprintf_r+0x1f0>)
 8005a2a:	a904      	add	r1, sp, #16
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	f000 f879 	bl	8005b24 <_printf_i>
 8005a32:	e7ed      	b.n	8005a10 <_svfiprintf_r+0x1c0>
 8005a34:	08006cf0 	.word	0x08006cf0
 8005a38:	08006cfa 	.word	0x08006cfa
 8005a3c:	00000000 	.word	0x00000000
 8005a40:	08005799 	.word	0x08005799
 8005a44:	08006cf6 	.word	0x08006cf6

08005a48 <_printf_common>:
 8005a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	4698      	mov	r8, r3
 8005a50:	688a      	ldr	r2, [r1, #8]
 8005a52:	690b      	ldr	r3, [r1, #16]
 8005a54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	bfb8      	it	lt
 8005a5c:	4613      	movlt	r3, r2
 8005a5e:	6033      	str	r3, [r6, #0]
 8005a60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a64:	4607      	mov	r7, r0
 8005a66:	460c      	mov	r4, r1
 8005a68:	b10a      	cbz	r2, 8005a6e <_printf_common+0x26>
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	6033      	str	r3, [r6, #0]
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	0699      	lsls	r1, r3, #26
 8005a72:	bf42      	ittt	mi
 8005a74:	6833      	ldrmi	r3, [r6, #0]
 8005a76:	3302      	addmi	r3, #2
 8005a78:	6033      	strmi	r3, [r6, #0]
 8005a7a:	6825      	ldr	r5, [r4, #0]
 8005a7c:	f015 0506 	ands.w	r5, r5, #6
 8005a80:	d106      	bne.n	8005a90 <_printf_common+0x48>
 8005a82:	f104 0a19 	add.w	sl, r4, #25
 8005a86:	68e3      	ldr	r3, [r4, #12]
 8005a88:	6832      	ldr	r2, [r6, #0]
 8005a8a:	1a9b      	subs	r3, r3, r2
 8005a8c:	42ab      	cmp	r3, r5
 8005a8e:	dc26      	bgt.n	8005ade <_printf_common+0x96>
 8005a90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a94:	6822      	ldr	r2, [r4, #0]
 8005a96:	3b00      	subs	r3, #0
 8005a98:	bf18      	it	ne
 8005a9a:	2301      	movne	r3, #1
 8005a9c:	0692      	lsls	r2, r2, #26
 8005a9e:	d42b      	bmi.n	8005af8 <_printf_common+0xb0>
 8005aa0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005aa4:	4641      	mov	r1, r8
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c8      	blx	r9
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d01e      	beq.n	8005aec <_printf_common+0xa4>
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	6922      	ldr	r2, [r4, #16]
 8005ab2:	f003 0306 	and.w	r3, r3, #6
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	bf02      	ittt	eq
 8005aba:	68e5      	ldreq	r5, [r4, #12]
 8005abc:	6833      	ldreq	r3, [r6, #0]
 8005abe:	1aed      	subeq	r5, r5, r3
 8005ac0:	68a3      	ldr	r3, [r4, #8]
 8005ac2:	bf0c      	ite	eq
 8005ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac8:	2500      	movne	r5, #0
 8005aca:	4293      	cmp	r3, r2
 8005acc:	bfc4      	itt	gt
 8005ace:	1a9b      	subgt	r3, r3, r2
 8005ad0:	18ed      	addgt	r5, r5, r3
 8005ad2:	2600      	movs	r6, #0
 8005ad4:	341a      	adds	r4, #26
 8005ad6:	42b5      	cmp	r5, r6
 8005ad8:	d11a      	bne.n	8005b10 <_printf_common+0xc8>
 8005ada:	2000      	movs	r0, #0
 8005adc:	e008      	b.n	8005af0 <_printf_common+0xa8>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4652      	mov	r2, sl
 8005ae2:	4641      	mov	r1, r8
 8005ae4:	4638      	mov	r0, r7
 8005ae6:	47c8      	blx	r9
 8005ae8:	3001      	adds	r0, #1
 8005aea:	d103      	bne.n	8005af4 <_printf_common+0xac>
 8005aec:	f04f 30ff 	mov.w	r0, #4294967295
 8005af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af4:	3501      	adds	r5, #1
 8005af6:	e7c6      	b.n	8005a86 <_printf_common+0x3e>
 8005af8:	18e1      	adds	r1, r4, r3
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	2030      	movs	r0, #48	@ 0x30
 8005afe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b02:	4422      	add	r2, r4
 8005b04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b0c:	3302      	adds	r3, #2
 8005b0e:	e7c7      	b.n	8005aa0 <_printf_common+0x58>
 8005b10:	2301      	movs	r3, #1
 8005b12:	4622      	mov	r2, r4
 8005b14:	4641      	mov	r1, r8
 8005b16:	4638      	mov	r0, r7
 8005b18:	47c8      	blx	r9
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	d0e6      	beq.n	8005aec <_printf_common+0xa4>
 8005b1e:	3601      	adds	r6, #1
 8005b20:	e7d9      	b.n	8005ad6 <_printf_common+0x8e>
	...

08005b24 <_printf_i>:
 8005b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b28:	7e0f      	ldrb	r7, [r1, #24]
 8005b2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b2c:	2f78      	cmp	r7, #120	@ 0x78
 8005b2e:	4691      	mov	r9, r2
 8005b30:	4680      	mov	r8, r0
 8005b32:	460c      	mov	r4, r1
 8005b34:	469a      	mov	sl, r3
 8005b36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b3a:	d807      	bhi.n	8005b4c <_printf_i+0x28>
 8005b3c:	2f62      	cmp	r7, #98	@ 0x62
 8005b3e:	d80a      	bhi.n	8005b56 <_printf_i+0x32>
 8005b40:	2f00      	cmp	r7, #0
 8005b42:	f000 80d2 	beq.w	8005cea <_printf_i+0x1c6>
 8005b46:	2f58      	cmp	r7, #88	@ 0x58
 8005b48:	f000 80b9 	beq.w	8005cbe <_printf_i+0x19a>
 8005b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b54:	e03a      	b.n	8005bcc <_printf_i+0xa8>
 8005b56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b5a:	2b15      	cmp	r3, #21
 8005b5c:	d8f6      	bhi.n	8005b4c <_printf_i+0x28>
 8005b5e:	a101      	add	r1, pc, #4	@ (adr r1, 8005b64 <_printf_i+0x40>)
 8005b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b64:	08005bbd 	.word	0x08005bbd
 8005b68:	08005bd1 	.word	0x08005bd1
 8005b6c:	08005b4d 	.word	0x08005b4d
 8005b70:	08005b4d 	.word	0x08005b4d
 8005b74:	08005b4d 	.word	0x08005b4d
 8005b78:	08005b4d 	.word	0x08005b4d
 8005b7c:	08005bd1 	.word	0x08005bd1
 8005b80:	08005b4d 	.word	0x08005b4d
 8005b84:	08005b4d 	.word	0x08005b4d
 8005b88:	08005b4d 	.word	0x08005b4d
 8005b8c:	08005b4d 	.word	0x08005b4d
 8005b90:	08005cd1 	.word	0x08005cd1
 8005b94:	08005bfb 	.word	0x08005bfb
 8005b98:	08005c8b 	.word	0x08005c8b
 8005b9c:	08005b4d 	.word	0x08005b4d
 8005ba0:	08005b4d 	.word	0x08005b4d
 8005ba4:	08005cf3 	.word	0x08005cf3
 8005ba8:	08005b4d 	.word	0x08005b4d
 8005bac:	08005bfb 	.word	0x08005bfb
 8005bb0:	08005b4d 	.word	0x08005b4d
 8005bb4:	08005b4d 	.word	0x08005b4d
 8005bb8:	08005c93 	.word	0x08005c93
 8005bbc:	6833      	ldr	r3, [r6, #0]
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6032      	str	r2, [r6, #0]
 8005bc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e09d      	b.n	8005d0c <_printf_i+0x1e8>
 8005bd0:	6833      	ldr	r3, [r6, #0]
 8005bd2:	6820      	ldr	r0, [r4, #0]
 8005bd4:	1d19      	adds	r1, r3, #4
 8005bd6:	6031      	str	r1, [r6, #0]
 8005bd8:	0606      	lsls	r6, r0, #24
 8005bda:	d501      	bpl.n	8005be0 <_printf_i+0xbc>
 8005bdc:	681d      	ldr	r5, [r3, #0]
 8005bde:	e003      	b.n	8005be8 <_printf_i+0xc4>
 8005be0:	0645      	lsls	r5, r0, #25
 8005be2:	d5fb      	bpl.n	8005bdc <_printf_i+0xb8>
 8005be4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005be8:	2d00      	cmp	r5, #0
 8005bea:	da03      	bge.n	8005bf4 <_printf_i+0xd0>
 8005bec:	232d      	movs	r3, #45	@ 0x2d
 8005bee:	426d      	negs	r5, r5
 8005bf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bf4:	4859      	ldr	r0, [pc, #356]	@ (8005d5c <_printf_i+0x238>)
 8005bf6:	230a      	movs	r3, #10
 8005bf8:	e011      	b.n	8005c1e <_printf_i+0xfa>
 8005bfa:	6821      	ldr	r1, [r4, #0]
 8005bfc:	6833      	ldr	r3, [r6, #0]
 8005bfe:	0608      	lsls	r0, r1, #24
 8005c00:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c04:	d402      	bmi.n	8005c0c <_printf_i+0xe8>
 8005c06:	0649      	lsls	r1, r1, #25
 8005c08:	bf48      	it	mi
 8005c0a:	b2ad      	uxthmi	r5, r5
 8005c0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c0e:	4853      	ldr	r0, [pc, #332]	@ (8005d5c <_printf_i+0x238>)
 8005c10:	6033      	str	r3, [r6, #0]
 8005c12:	bf14      	ite	ne
 8005c14:	230a      	movne	r3, #10
 8005c16:	2308      	moveq	r3, #8
 8005c18:	2100      	movs	r1, #0
 8005c1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c1e:	6866      	ldr	r6, [r4, #4]
 8005c20:	60a6      	str	r6, [r4, #8]
 8005c22:	2e00      	cmp	r6, #0
 8005c24:	bfa2      	ittt	ge
 8005c26:	6821      	ldrge	r1, [r4, #0]
 8005c28:	f021 0104 	bicge.w	r1, r1, #4
 8005c2c:	6021      	strge	r1, [r4, #0]
 8005c2e:	b90d      	cbnz	r5, 8005c34 <_printf_i+0x110>
 8005c30:	2e00      	cmp	r6, #0
 8005c32:	d04b      	beq.n	8005ccc <_printf_i+0x1a8>
 8005c34:	4616      	mov	r6, r2
 8005c36:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c3a:	fb03 5711 	mls	r7, r3, r1, r5
 8005c3e:	5dc7      	ldrb	r7, [r0, r7]
 8005c40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c44:	462f      	mov	r7, r5
 8005c46:	42bb      	cmp	r3, r7
 8005c48:	460d      	mov	r5, r1
 8005c4a:	d9f4      	bls.n	8005c36 <_printf_i+0x112>
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d10b      	bne.n	8005c68 <_printf_i+0x144>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	07df      	lsls	r7, r3, #31
 8005c54:	d508      	bpl.n	8005c68 <_printf_i+0x144>
 8005c56:	6923      	ldr	r3, [r4, #16]
 8005c58:	6861      	ldr	r1, [r4, #4]
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	bfde      	ittt	le
 8005c5e:	2330      	movle	r3, #48	@ 0x30
 8005c60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c68:	1b92      	subs	r2, r2, r6
 8005c6a:	6122      	str	r2, [r4, #16]
 8005c6c:	f8cd a000 	str.w	sl, [sp]
 8005c70:	464b      	mov	r3, r9
 8005c72:	aa03      	add	r2, sp, #12
 8005c74:	4621      	mov	r1, r4
 8005c76:	4640      	mov	r0, r8
 8005c78:	f7ff fee6 	bl	8005a48 <_printf_common>
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	d14a      	bne.n	8005d16 <_printf_i+0x1f2>
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295
 8005c84:	b004      	add	sp, #16
 8005c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	f043 0320 	orr.w	r3, r3, #32
 8005c90:	6023      	str	r3, [r4, #0]
 8005c92:	4833      	ldr	r0, [pc, #204]	@ (8005d60 <_printf_i+0x23c>)
 8005c94:	2778      	movs	r7, #120	@ 0x78
 8005c96:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c9a:	6823      	ldr	r3, [r4, #0]
 8005c9c:	6831      	ldr	r1, [r6, #0]
 8005c9e:	061f      	lsls	r7, r3, #24
 8005ca0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ca4:	d402      	bmi.n	8005cac <_printf_i+0x188>
 8005ca6:	065f      	lsls	r7, r3, #25
 8005ca8:	bf48      	it	mi
 8005caa:	b2ad      	uxthmi	r5, r5
 8005cac:	6031      	str	r1, [r6, #0]
 8005cae:	07d9      	lsls	r1, r3, #31
 8005cb0:	bf44      	itt	mi
 8005cb2:	f043 0320 	orrmi.w	r3, r3, #32
 8005cb6:	6023      	strmi	r3, [r4, #0]
 8005cb8:	b11d      	cbz	r5, 8005cc2 <_printf_i+0x19e>
 8005cba:	2310      	movs	r3, #16
 8005cbc:	e7ac      	b.n	8005c18 <_printf_i+0xf4>
 8005cbe:	4827      	ldr	r0, [pc, #156]	@ (8005d5c <_printf_i+0x238>)
 8005cc0:	e7e9      	b.n	8005c96 <_printf_i+0x172>
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	f023 0320 	bic.w	r3, r3, #32
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	e7f6      	b.n	8005cba <_printf_i+0x196>
 8005ccc:	4616      	mov	r6, r2
 8005cce:	e7bd      	b.n	8005c4c <_printf_i+0x128>
 8005cd0:	6833      	ldr	r3, [r6, #0]
 8005cd2:	6825      	ldr	r5, [r4, #0]
 8005cd4:	6961      	ldr	r1, [r4, #20]
 8005cd6:	1d18      	adds	r0, r3, #4
 8005cd8:	6030      	str	r0, [r6, #0]
 8005cda:	062e      	lsls	r6, r5, #24
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	d501      	bpl.n	8005ce4 <_printf_i+0x1c0>
 8005ce0:	6019      	str	r1, [r3, #0]
 8005ce2:	e002      	b.n	8005cea <_printf_i+0x1c6>
 8005ce4:	0668      	lsls	r0, r5, #25
 8005ce6:	d5fb      	bpl.n	8005ce0 <_printf_i+0x1bc>
 8005ce8:	8019      	strh	r1, [r3, #0]
 8005cea:	2300      	movs	r3, #0
 8005cec:	6123      	str	r3, [r4, #16]
 8005cee:	4616      	mov	r6, r2
 8005cf0:	e7bc      	b.n	8005c6c <_printf_i+0x148>
 8005cf2:	6833      	ldr	r3, [r6, #0]
 8005cf4:	1d1a      	adds	r2, r3, #4
 8005cf6:	6032      	str	r2, [r6, #0]
 8005cf8:	681e      	ldr	r6, [r3, #0]
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	4630      	mov	r0, r6
 8005d00:	f7fa fa7e 	bl	8000200 <memchr>
 8005d04:	b108      	cbz	r0, 8005d0a <_printf_i+0x1e6>
 8005d06:	1b80      	subs	r0, r0, r6
 8005d08:	6060      	str	r0, [r4, #4]
 8005d0a:	6863      	ldr	r3, [r4, #4]
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d14:	e7aa      	b.n	8005c6c <_printf_i+0x148>
 8005d16:	6923      	ldr	r3, [r4, #16]
 8005d18:	4632      	mov	r2, r6
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	47d0      	blx	sl
 8005d20:	3001      	adds	r0, #1
 8005d22:	d0ad      	beq.n	8005c80 <_printf_i+0x15c>
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	079b      	lsls	r3, r3, #30
 8005d28:	d413      	bmi.n	8005d52 <_printf_i+0x22e>
 8005d2a:	68e0      	ldr	r0, [r4, #12]
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	4298      	cmp	r0, r3
 8005d30:	bfb8      	it	lt
 8005d32:	4618      	movlt	r0, r3
 8005d34:	e7a6      	b.n	8005c84 <_printf_i+0x160>
 8005d36:	2301      	movs	r3, #1
 8005d38:	4632      	mov	r2, r6
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	4640      	mov	r0, r8
 8005d3e:	47d0      	blx	sl
 8005d40:	3001      	adds	r0, #1
 8005d42:	d09d      	beq.n	8005c80 <_printf_i+0x15c>
 8005d44:	3501      	adds	r5, #1
 8005d46:	68e3      	ldr	r3, [r4, #12]
 8005d48:	9903      	ldr	r1, [sp, #12]
 8005d4a:	1a5b      	subs	r3, r3, r1
 8005d4c:	42ab      	cmp	r3, r5
 8005d4e:	dcf2      	bgt.n	8005d36 <_printf_i+0x212>
 8005d50:	e7eb      	b.n	8005d2a <_printf_i+0x206>
 8005d52:	2500      	movs	r5, #0
 8005d54:	f104 0619 	add.w	r6, r4, #25
 8005d58:	e7f5      	b.n	8005d46 <_printf_i+0x222>
 8005d5a:	bf00      	nop
 8005d5c:	08006d01 	.word	0x08006d01
 8005d60:	08006d12 	.word	0x08006d12

08005d64 <memmove>:
 8005d64:	4288      	cmp	r0, r1
 8005d66:	b510      	push	{r4, lr}
 8005d68:	eb01 0402 	add.w	r4, r1, r2
 8005d6c:	d902      	bls.n	8005d74 <memmove+0x10>
 8005d6e:	4284      	cmp	r4, r0
 8005d70:	4623      	mov	r3, r4
 8005d72:	d807      	bhi.n	8005d84 <memmove+0x20>
 8005d74:	1e43      	subs	r3, r0, #1
 8005d76:	42a1      	cmp	r1, r4
 8005d78:	d008      	beq.n	8005d8c <memmove+0x28>
 8005d7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d82:	e7f8      	b.n	8005d76 <memmove+0x12>
 8005d84:	4402      	add	r2, r0
 8005d86:	4601      	mov	r1, r0
 8005d88:	428a      	cmp	r2, r1
 8005d8a:	d100      	bne.n	8005d8e <memmove+0x2a>
 8005d8c:	bd10      	pop	{r4, pc}
 8005d8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d96:	e7f7      	b.n	8005d88 <memmove+0x24>

08005d98 <memcpy>:
 8005d98:	440a      	add	r2, r1
 8005d9a:	4291      	cmp	r1, r2
 8005d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005da0:	d100      	bne.n	8005da4 <memcpy+0xc>
 8005da2:	4770      	bx	lr
 8005da4:	b510      	push	{r4, lr}
 8005da6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005daa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dae:	4291      	cmp	r1, r2
 8005db0:	d1f9      	bne.n	8005da6 <memcpy+0xe>
 8005db2:	bd10      	pop	{r4, pc}

08005db4 <_realloc_r>:
 8005db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005db8:	4680      	mov	r8, r0
 8005dba:	4615      	mov	r5, r2
 8005dbc:	460c      	mov	r4, r1
 8005dbe:	b921      	cbnz	r1, 8005dca <_realloc_r+0x16>
 8005dc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc4:	4611      	mov	r1, r2
 8005dc6:	f7ff bb93 	b.w	80054f0 <_malloc_r>
 8005dca:	b92a      	cbnz	r2, 8005dd8 <_realloc_r+0x24>
 8005dcc:	f7ff fc9a 	bl	8005704 <_free_r>
 8005dd0:	2400      	movs	r4, #0
 8005dd2:	4620      	mov	r0, r4
 8005dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dd8:	f000 f81a 	bl	8005e10 <_malloc_usable_size_r>
 8005ddc:	4285      	cmp	r5, r0
 8005dde:	4606      	mov	r6, r0
 8005de0:	d802      	bhi.n	8005de8 <_realloc_r+0x34>
 8005de2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005de6:	d8f4      	bhi.n	8005dd2 <_realloc_r+0x1e>
 8005de8:	4629      	mov	r1, r5
 8005dea:	4640      	mov	r0, r8
 8005dec:	f7ff fb80 	bl	80054f0 <_malloc_r>
 8005df0:	4607      	mov	r7, r0
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d0ec      	beq.n	8005dd0 <_realloc_r+0x1c>
 8005df6:	42b5      	cmp	r5, r6
 8005df8:	462a      	mov	r2, r5
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	bf28      	it	cs
 8005dfe:	4632      	movcs	r2, r6
 8005e00:	f7ff ffca 	bl	8005d98 <memcpy>
 8005e04:	4621      	mov	r1, r4
 8005e06:	4640      	mov	r0, r8
 8005e08:	f7ff fc7c 	bl	8005704 <_free_r>
 8005e0c:	463c      	mov	r4, r7
 8005e0e:	e7e0      	b.n	8005dd2 <_realloc_r+0x1e>

08005e10 <_malloc_usable_size_r>:
 8005e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e14:	1f18      	subs	r0, r3, #4
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	bfbc      	itt	lt
 8005e1a:	580b      	ldrlt	r3, [r1, r0]
 8005e1c:	18c0      	addlt	r0, r0, r3
 8005e1e:	4770      	bx	lr

08005e20 <_init>:
 8005e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e22:	bf00      	nop
 8005e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e26:	bc08      	pop	{r3}
 8005e28:	469e      	mov	lr, r3
 8005e2a:	4770      	bx	lr

08005e2c <_fini>:
 8005e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2e:	bf00      	nop
 8005e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e32:	bc08      	pop	{r3}
 8005e34:	469e      	mov	lr, r3
 8005e36:	4770      	bx	lr
