---
content_type: page
title: Lecture Notes
uid: bf521edb-e22c-64b6-19de-04a7df079397
---

The table below contains information on the course's lectures (L) and tutorials (T). Tutorials 1 and 2 are courtesy of Christopher Batten. Tutorial 3 is courtesy of Michael Pellauer.

| Lec # | Topics |
| --- | --- |
| L1 | Introduction ([PDF - 1.7 MB]({{< baseurl >}}/resources/l01_intro)) |
| L2 | Digital Design Using Verilog ([PDF]({{< baseurl >}}/resources/l02_verilog)) |
| L3 | CMOS Technology and Logic Gates ([PDF - 2.4 MB]({{< baseurl >}}/resources/l03_cmos_gates)) |
| T1 | Verilog Simulation I ([PDF]({{< baseurl >}}/resources/t01_verilog_tut)) |
| L4 | Wires ([PDF - 1.4 MB]({{< baseurl >}}/resources/l04_wires)) |
| L5 | Synthesis ([PDF]({{< baseurl >}}/resources/l05_synthesis)) |
| T2 | Verilog Simulation II ([PDF]({{< baseurl >}}/resources/t02_verilog_tut)) |
| L6 | Clocking ([PDF]({{< baseurl >}}/resources/l06_clocks)) |
| L7 | Bluespec I: Motivation ([PDF]({{< baseurl >}}/resources/l07bs1motivation2up)) |
| L8 | Bluespec II: Designing with Rules ([PDF]({{< baseurl >}}/resources/l08_bs2_design)) |
| L9 | Bluespec III: Modules and Interfaces ([PDF]({{< baseurl >}}/resources/l09_bs3_modules)) |
| L10 | Bluespec IV: Rule Scheduling and Synthesis ([PDF]({{< baseurl >}}/resources/l10_bs4synthesis)) |
| T3 | Bluespec ([PDF]({{< baseurl >}}/resources/t03_bluespec)) |
| L11 | Power ([PDF]({{< baseurl >}}/resources/l11_power)) |
| L12 | Bluespec V: Processors ([PDF]({{< baseurl >}}/resources/l12_bs5_process)) |
| L13 | Bluespec VI: Modularity and Performance ([PDF]({{< baseurl >}}/resources/l13_bs6_process2)) |
| L14 | Transaction Level Design and Verification ([PDF]({{< baseurl >}}/resources/l14_utl)) |
| L15 | Testing ([PDF]({{< baseurl >}}/resources/l15_testing))