Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Dec 20 12:14:36 2022
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file kc705_timing.rpt
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                66561        0.056        0.000                      0                66561        0.264        0.000                       0                 20256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  4.101        0.000                      0                    7        0.094        0.000                      0                    7        1.100        0.000                       0                    10  
  crg_clkout0             0.567        0.000                      0                65700        0.056        0.000                      0                65700        3.232        0.000                       0                 19647  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.581        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    12  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.615        0.000                      0                  486        0.080        0.000                      0                  486        3.232        0.000                       0                   185  
eth_tx_clk                1.592        0.000                      0                  352        0.108        0.000                      0                  352        3.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              2.263        0.000                      0                    2        0.386        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.567%)  route 0.561ns (68.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 9.479 - 5.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.551     4.849    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.259     5.108 r  FDCE_6/Q
                         net (fo=1, routed)           0.561     5.669    soclinux_reset6
    SLICE_X70Y68         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.420     9.479    crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.328     9.808    
                         clock uncertainty           -0.035     9.772    
    SLICE_X70Y68         FDCE (Setup_fdce_C_D)       -0.002     9.770    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.259ns (37.007%)  route 0.441ns (62.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 9.479 - 5.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.562     4.860    crg_clkin
    SLICE_X82Y81         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDCE (Prop_fdce_C_Q)         0.259     5.119 r  FDCE/Q
                         net (fo=1, routed)           0.441     5.559    soclinux_reset0
    SLICE_X74Y82         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.420     9.479    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.255     9.735    
                         clock uncertainty           -0.035     9.699    
    SLICE_X74Y82         FDCE (Setup_fdce_C_D)        0.020     9.719    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.289%)  route 0.475ns (64.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 9.479 - 5.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.553     4.851    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.259     5.110 r  FDCE_1/Q
                         net (fo=1, routed)           0.475     5.585    soclinux_reset1
    SLICE_X74Y82         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.420     9.479    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.371     9.851    
                         clock uncertainty           -0.035     9.815    
    SLICE_X74Y82         FDCE (Setup_fdce_C_D)        0.028     9.843    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.843    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.259ns (45.312%)  route 0.313ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 9.480 - 5.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.553     4.851    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.259     5.110 r  FDCE_3/Q
                         net (fo=1, routed)           0.313     5.422    soclinux_reset3
    SLICE_X72Y82         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.421     9.480    crg_clkin
    SLICE_X72Y82         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.328     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X72Y82         FDCE (Setup_fdce_C_D)       -0.022     9.751    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.259ns (41.604%)  route 0.364ns (58.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 9.479 - 5.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.553     4.851    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.259     5.110 r  FDCE_2/Q
                         net (fo=1, routed)           0.364     5.473    soclinux_reset2
    SLICE_X74Y82         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.420     9.479    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.371     9.851    
                         clock uncertainty           -0.035     9.815    
    SLICE_X74Y82         FDCE (Setup_fdce_C_D)        0.027     9.842    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.149%)  route 0.302ns (53.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 9.478 - 5.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.551     4.849    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.259     5.108 r  FDCE_5/Q
                         net (fo=1, routed)           0.302     5.410    soclinux_reset5
    SLICE_X70Y79         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.419     9.478    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.370     9.849    
                         clock uncertainty           -0.035     9.813    
    SLICE_X70Y79         FDCE (Setup_fdce_C_D)       -0.010     9.803    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.253%)  route 0.293ns (56.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 9.478 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.554     4.852    crg_clkin
    SLICE_X72Y82         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDCE (Prop_fdce_C_Q)         0.223     5.075 r  FDCE_4/Q
                         net (fo=1, routed)           0.293     5.367    soclinux_reset4
    SLICE_X70Y79         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.419     9.478    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.348     9.827    
                         clock uncertainty           -0.035     9.791    
    SLICE_X70Y79         FDCE (Setup_fdce_C_D)       -0.002     9.789    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  4.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.118ns (34.618%)  route 0.223ns (65.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.640     2.137    crg_clkin
    SLICE_X82Y81         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDCE (Prop_fdce_C_Q)         0.118     2.255 r  FDCE/Q
                         net (fo=1, routed)           0.223     2.478    soclinux_reset0
    SLICE_X74Y82         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.875     2.529    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.204     2.324    
    SLICE_X74Y82         FDCE (Hold_fdce_C_D)         0.060     2.384    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.722%)  route 0.146ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.638     2.135    crg_clkin
    SLICE_X72Y82         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDCE (Prop_fdce_C_Q)         0.100     2.235 r  FDCE_4/Q
                         net (fo=1, routed)           0.146     2.381    soclinux_reset4
    SLICE_X70Y79         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.527    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.382     2.144    
    SLICE_X70Y79         FDCE (Hold_fdce_C_D)         0.037     2.181    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.972%)  route 0.157ns (57.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.637     2.134    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.118     2.252 r  FDCE_3/Q
                         net (fo=1, routed)           0.157     2.409    soclinux_reset3
    SLICE_X72Y82         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.876     2.530    crg_clkin
    SLICE_X72Y82         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.364     2.165    
    SLICE_X72Y82         FDCE (Hold_fdce_C_D)         0.040     2.205    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.635     2.132    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.118     2.250 r  FDCE_5/Q
                         net (fo=1, routed)           0.148     2.399    soclinux_reset5
    SLICE_X70Y79         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.527    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.394     2.132    
    SLICE_X70Y79         FDCE (Hold_fdce_C_D)         0.032     2.164    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.122%)  route 0.192ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.637     2.134    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.118     2.252 r  FDCE_2/Q
                         net (fo=1, routed)           0.192     2.444    soclinux_reset2
    SLICE_X74Y82         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.875     2.529    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.394     2.134    
    SLICE_X74Y82         FDCE (Hold_fdce_C_D)         0.067     2.201    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.692%)  route 0.243ns (67.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.637     2.134    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.118     2.252 r  FDCE_1/Q
                         net (fo=1, routed)           0.243     2.495    soclinux_reset1
    SLICE_X74Y82         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.875     2.529    crg_clkin
    SLICE_X74Y82         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.394     2.134    
    SLICE_X74Y82         FDCE (Hold_fdce_C_D)         0.067     2.201    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.118ns (28.470%)  route 0.296ns (71.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.635     2.132    crg_clkin
    SLICE_X70Y79         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.118     2.250 r  FDCE_6/Q
                         net (fo=1, routed)           0.296     2.547    soclinux_reset6
    SLICE_X70Y68         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.875     2.529    crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.364     2.164    
    SLICE_X70Y68         FDCE (Hold_fdce_C_D)         0.037     2.201    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X82Y81     FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X74Y82     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X74Y82     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X74Y82     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X72Y82     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X70Y79     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X70Y79     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X70Y68     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X82Y81     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X72Y82     FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y68     FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y79     FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y79     FDCE_6/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X82Y81     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X74Y82     FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X72Y82     FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y79     FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y79     FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X70Y68     FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vccaux_status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.236ns (3.697%)  route 6.148ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 16.584 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.148    16.129    sys_rst
    SLICE_X55Y136        FDRE                                         r  vccaux_status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.257    16.584    sys_clk
    SLICE_X55Y136        FDRE                                         r  vccaux_status_reg[0]/C
                         clock pessimism              0.560    17.145    
                         clock uncertainty           -0.064    17.080    
    SLICE_X55Y136        FDRE (Setup_fdre_C_R)       -0.384    16.696    vccaux_status_reg[0]
  -------------------------------------------------------------------
                         required time                         16.696    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vccaux_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.236ns (3.697%)  route 6.148ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 16.584 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.148    16.129    sys_rst
    SLICE_X55Y136        FDRE                                         r  vccaux_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.257    16.584    sys_clk
    SLICE_X55Y136        FDRE                                         r  vccaux_status_reg[10]/C
                         clock pessimism              0.560    17.145    
                         clock uncertainty           -0.064    17.080    
    SLICE_X55Y136        FDRE (Setup_fdre_C_R)       -0.384    16.696    vccaux_status_reg[10]
  -------------------------------------------------------------------
                         required time                         16.696    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.236ns (3.608%)  route 6.305ns (96.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.305    16.287    sys_rst
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[10]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X55Y73         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[10]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.236ns (3.608%)  route 6.305ns (96.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.305    16.287    sys_rst
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[42]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X55Y73         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[42]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.236ns (3.608%)  route 6.305ns (96.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.305    16.287    sys_rst
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X55Y73         FDRE                                         r  sdcore_cmd_response_status_reg[50]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X55Y73         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[50]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.236ns (3.609%)  route 6.304ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.304    16.285    sys_rst
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[101]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[101]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.236ns (3.609%)  route 6.304ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.304    16.285    sys_rst
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[61]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[61]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.236ns (3.609%)  route 6.304ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.304    16.285    sys_rst
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[69]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[69]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[69]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[77]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.236ns (3.609%)  route 6.304ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.304    16.285    sys_rst
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[77]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[77]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[77]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdcore_cmd_response_status_reg[85]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.236ns (3.609%)  route 6.304ns (96.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 16.744 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2543, routed)        6.304    16.285    sys_rst
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[85]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.417    16.744    sys_clk
    SLICE_X51Y76         FDRE                                         r  sdcore_cmd_response_status_reg[85]/C
                         clock pessimism              0.562    17.307    
                         clock uncertainty           -0.064    17.242    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.384    16.858    sdcore_cmd_response_status_reg[85]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMS32                                       r  storage_4_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMS32                                       r  storage_4_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soclinux_sdram_bankmachine2_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.347%)  route 0.182ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.640     4.101    sys_clk
    SLICE_X128Y109       FDRE                                         r  soclinux_sdram_bankmachine2_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y109       FDRE (Prop_fdre_C_Q)         0.091     4.192 r  soclinux_sdram_bankmachine2_produce_reg[2]/Q
                         net (fo=33, routed)          0.182     4.374    storage_4_reg_0_7_0_5/ADDRD2
    SLICE_X130Y109       RAMS32                                       r  storage_4_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.860     4.823    storage_4_reg_0_7_0_5/WCLK
    SLICE_X130Y109       RAMS32                                       r  storage_4_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.707     4.115    
    SLICE_X130Y109       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     4.318    storage_4_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.580%)  route 0.140ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.648     4.109    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/ram_block_reg
    SLICE_X55Y99         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100     4.209 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0_reg[4]/Q
                         net (fo=9, routed)           0.140     4.350    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0[4]
    SLICE_X54Y100        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.815     4.778    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/ram_block_reg
    SLICE_X54Y100        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[4]/C
                         clock pessimism             -0.529     4.248    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.042     4.290    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soclinux_ethmac_sram102_storage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.642     4.103    sys_clk
    SLICE_X95Y77         FDRE                                         r  soclinux_ethmac_sram102_storage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDRE (Prop_fdre_C_Q)         0.100     4.203 r  soclinux_ethmac_sram102_storage_reg[5]/Q
                         net (fo=2, routed)           0.102     4.306    storage_14_reg_0_1_6_11/DIA0
    SLICE_X94Y76         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.877     4.840    storage_14_reg_0_1_6_11/WCLK
    SLICE_X94Y76         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.726     4.113    
    SLICE_X94Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.244    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y44     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y44     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y40     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y40     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y45     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y45     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y41     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y41     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y19     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y83    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_342_347/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X136Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_348_353/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X136Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_348_353/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X120Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_336_341/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X120Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_336_341/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X120Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_336_341/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X120Y84    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/ram_reg_0_31_336_341/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__19/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__20/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__20/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__21/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y73     mem_3_reg_r2_0_31_0_0__21/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.259    10.005 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.116    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y49        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    11.060    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.685    11.746    
                         clock uncertainty           -0.060    11.685    
    SLICE_X152Y49        FDPE (Setup_fdpe_C_D)        0.011    11.696    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.702%)  route 0.444ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.444    10.426    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.562    14.453    
                         clock uncertainty           -0.060    14.392    
    SLICE_X152Y51        FDSE (Setup_fdse_C_S)       -0.361    14.031    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.702%)  route 0.444ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.444    10.426    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.562    14.453    
                         clock uncertainty           -0.060    14.392    
    SLICE_X152Y51        FDSE (Setup_fdse_C_S)       -0.361    14.031    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.702%)  route 0.444ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.444    10.426    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.562    14.453    
                         clock uncertainty           -0.060    14.392    
    SLICE_X152Y51        FDSE (Setup_fdse_C_S)       -0.361    14.031    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.702%)  route 0.444ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.444    10.426    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.562    14.453    
                         clock uncertainty           -0.060    14.392    
    SLICE_X152Y51        FDSE (Setup_fdse_C_S)       -0.361    14.031    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.701     9.574    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.259     9.833 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.301    crg_reset_counter[0]
    SLICE_X152Y51        LUT4 (Prop_lut4_I1_O)        0.043    10.344 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.565    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.683    14.574    
                         clock uncertainty           -0.060    14.513    
    SLICE_X152Y51        FDSE (Setup_fdse_C_CE)      -0.178    14.335    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.701     9.574    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.259     9.833 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.301    crg_reset_counter[0]
    SLICE_X152Y51        LUT4 (Prop_lut4_I1_O)        0.043    10.344 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.565    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.683    14.574    
                         clock uncertainty           -0.060    14.513    
    SLICE_X152Y51        FDSE (Setup_fdse_C_CE)      -0.178    14.335    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.701     9.574    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.259     9.833 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.301    crg_reset_counter[0]
    SLICE_X152Y51        LUT4 (Prop_lut4_I1_O)        0.043    10.344 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.565    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.683    14.574    
                         clock uncertainty           -0.060    14.513    
    SLICE_X152Y51        FDSE (Setup_fdse_C_CE)      -0.178    14.335    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.574ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.701     9.574    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.259     9.833 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.301    crg_reset_counter[0]
    SLICE_X152Y51        LUT4 (Prop_lut4_I1_O)        0.043    10.344 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.565    crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.683    14.574    
                         clock uncertainty           -0.060    14.513    
    SLICE_X152Y51        FDSE (Setup_fdse_C_CE)      -0.178    14.335    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.359ns (47.310%)  route 0.400ns (52.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 13.890 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.204    10.185    idelay_rst
    SLICE_X152Y51        LUT6 (Prop_lut6_I5_O)        0.123    10.308 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.196    10.504    crg_ic_reset_i_1_n_0
    SLICE_X153Y51        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.563    13.890    idelay_clk
    SLICE_X153Y51        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.562    14.453    
                         clock uncertainty           -0.060    14.392    
    SLICE_X153Y51        FDRE (Setup_fdre_C_D)       -0.022    14.370    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  3.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.118     4.360 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.415    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y49        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.041     5.004    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.761     4.242    
    SLICE_X152Y49        FDPE (Hold_fdpe_C_D)         0.042     4.284    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.171ns (45.989%)  route 0.201ns (54.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_5/Q
                         net (fo=5, routed)           0.106     4.455    idelay_rst
    SLICE_X152Y51        LUT6 (Prop_lut6_I5_O)        0.064     4.519 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.095     4.614    crg_ic_reset_i_1_n_0
    SLICE_X153Y51        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X153Y51        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.549     4.382    
    SLICE_X153Y51        FDRE (Hold_fdre_C_D)         0.040     4.422    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.422    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.177%)  route 0.206ns (65.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_5/Q
                         net (fo=5, routed)           0.206     4.556    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.549     4.382    
    SLICE_X152Y51        FDSE (Hold_fdse_C_S)        -0.030     4.352    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.177%)  route 0.206ns (65.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_5/Q
                         net (fo=5, routed)           0.206     4.556    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.549     4.382    
    SLICE_X152Y51        FDSE (Hold_fdse_C_S)        -0.030     4.352    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.177%)  route 0.206ns (65.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_5/Q
                         net (fo=5, routed)           0.206     4.556    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.549     4.382    
    SLICE_X152Y51        FDSE (Hold_fdse_C_S)        -0.030     4.352    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.177%)  route 0.206ns (65.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.781     4.242    idelay_clk
    SLICE_X152Y49        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y49        FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_5/Q
                         net (fo=5, routed)           0.206     4.556    idelay_rst
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.549     4.382    
    SLICE_X152Y51        FDSE (Hold_fdse_C_S)        -0.030     4.352    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.729     4.190    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.118     4.308 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.464    crg_reset_counter[0]
    SLICE_X152Y51        LUT2 (Prop_lut2_I0_O)        0.027     4.491 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.491    crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.741     4.190    
    SLICE_X152Y51        FDSE (Hold_fdse_C_D)         0.096     4.286    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.729     4.190    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.118     4.308 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.464    crg_reset_counter[0]
    SLICE_X152Y51        LUT4 (Prop_lut4_I1_O)        0.030     4.494 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.494    crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.741     4.190    
    SLICE_X152Y51        FDSE (Hold_fdse_C_D)         0.096     4.286    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.729     4.190    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.118     4.308 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.464    crg_reset_counter[0]
    SLICE_X152Y51        LUT1 (Prop_lut1_I0_O)        0.028     4.492 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.492    crg_reset_counter0[0]
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.741     4.190    
    SLICE_X152Y51        FDSE (Hold_fdse_C_D)         0.087     4.277    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.277    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.729     4.190    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDSE (Prop_fdse_C_Q)         0.118     4.308 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.464    crg_reset_counter[0]
    SLICE_X152Y51        LUT3 (Prop_lut3_I1_O)        0.028     4.492 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.492    crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.969     4.932    idelay_clk
    SLICE_X152Y51        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.741     4.190    
    SLICE_X152Y51        FDSE (Hold_fdse_C_D)         0.087     4.277    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.277    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y49    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y51    crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y51    crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X152Y49    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X153Y51    crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y49    FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y49    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y49    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soclinux_mmcm_fb
  To Clock:  soclinux_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soclinux_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4  BUFG_3/I
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_tx
  To Clock:  eth_clocks_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_tx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.339ns  (logic 0.223ns (65.753%)  route 0.116ns (34.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.556     1.556    eth_rx_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.223     1.779 r  FDPE_8/Q
                         net (fo=1, routed)           0.116     1.895    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y75         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_3/O
                         net (fo=185, routed)         1.425     3.425    eth_rx_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.131     3.556    
                         clock uncertainty           -0.035     3.521    
    SLICE_X84Y75         FDPE (Setup_fdpe_C_D)       -0.010     3.511    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.756ns (21.162%)  route 2.816ns (78.838%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 9.434 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.651     5.140    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X85Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.434     9.434    eth_rx_clk
    SLICE_X85Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/C
                         clock pessimism              0.090     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X85Y65         FDSE (Setup_fdse_C_CE)      -0.201     9.288    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.756ns (21.162%)  route 2.816ns (78.838%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 9.434 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.651     5.140    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X85Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.434     9.434    eth_rx_clk
    SLICE_X85Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[5]/C
                         clock pessimism              0.090     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X85Y65         FDSE (Setup_fdse_C_CE)      -0.201     9.288    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.650ns (17.502%)  route 3.064ns (82.498%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 9.438 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.562     1.562    eth_rx_clk
    SLICE_X85Y70         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDRE (Prop_fdre_C_Q)         0.204     1.766 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=6, routed)           0.541     2.307    p_38_in35_in
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.126     2.433 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=12, routed)          0.379     2.812    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.043     2.855 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2/O
                         net (fo=2, routed)           0.232     3.088    soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2_n_0
    SLICE_X85Y67         LUT4 (Prop_lut4_I3_O)        0.054     3.142 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.229     3.370    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X85Y66         LUT6 (Prop_lut6_I5_O)        0.137     3.507 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.366     3.873    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X82Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.916 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.427     4.343    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X84Y69         LUT6 (Prop_lut6_I2_O)        0.043     4.386 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.890     5.276    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X105Y72        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.438     9.438    eth_rx_clk
    SLICE_X105Y72        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.090     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)       -0.019     9.474    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.650ns (17.524%)  route 3.059ns (82.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.562     1.562    eth_rx_clk
    SLICE_X85Y70         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDRE (Prop_fdre_C_Q)         0.204     1.766 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=6, routed)           0.541     2.307    p_38_in35_in
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.126     2.433 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=12, routed)          0.379     2.812    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.043     2.855 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2/O
                         net (fo=2, routed)           0.232     3.088    soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2_n_0
    SLICE_X85Y67         LUT4 (Prop_lut4_I3_O)        0.054     3.142 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.229     3.370    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X85Y66         LUT6 (Prop_lut6_I5_O)        0.137     3.507 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.366     3.873    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X82Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.916 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.427     4.343    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X84Y69         LUT6 (Prop_lut6_I2_O)        0.043     4.386 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.885     5.271    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X105Y73        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.437     9.437    eth_rx_clk
    SLICE_X105Y73        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.090     9.527    
                         clock uncertainty           -0.035     9.492    
    SLICE_X105Y73        FDRE (Setup_fdre_C_D)       -0.022     9.470    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.650ns (17.524%)  route 3.059ns (82.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.562     1.562    eth_rx_clk
    SLICE_X85Y70         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDRE (Prop_fdre_C_Q)         0.204     1.766 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=6, routed)           0.541     2.307    p_38_in35_in
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.126     2.433 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=12, routed)          0.379     2.812    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.043     2.855 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2/O
                         net (fo=2, routed)           0.232     3.088    soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_2_n_0
    SLICE_X85Y67         LUT4 (Prop_lut4_I3_O)        0.054     3.142 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.229     3.370    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X85Y66         LUT6 (Prop_lut6_I5_O)        0.137     3.507 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.366     3.873    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X82Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.916 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.427     4.343    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X84Y69         LUT6 (Prop_lut6_I2_O)        0.043     4.386 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.885     5.271    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X104Y73        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.437     9.437    eth_rx_clk
    SLICE_X104Y73        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.090     9.527    
                         clock uncertainty           -0.035     9.492    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.011     9.503    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.756ns (21.691%)  route 2.729ns (78.309%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 9.432 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.564     5.053    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X81Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.432     9.432    eth_rx_clk
    SLICE_X81Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/C
                         clock pessimism              0.090     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X81Y65         FDSE (Setup_fdse_C_CE)      -0.201     9.286    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.756ns (21.703%)  route 2.727ns (78.297%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 9.432 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.562     5.051    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X82Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.432     9.432    eth_rx_clk
    SLICE_X82Y65         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[10]/C
                         clock pessimism              0.090     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X82Y65         FDSE (Setup_fdse_C_CE)      -0.178     9.309    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.756ns (22.141%)  route 2.658ns (77.859%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 9.433 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.493     4.982    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X85Y66         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.433     9.433    eth_rx_clk
    SLICE_X85Y66         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]/C
                         clock pessimism              0.090     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X85Y66         FDSE (Setup_fdse_C_CE)      -0.201     9.287    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.756ns (22.141%)  route 2.658ns (77.859%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 9.433 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.568     1.568    eth_rx_clk
    SLICE_X95Y68         FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.204     1.772 r  impl_xilinxmultiregimpl8_regs1_reg[3]/Q
                         net (fo=1, routed)           0.559     2.331    impl_xilinxmultiregimpl8_regs1[3]
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.126     2.457 r  storage_12_reg_i_7/O
                         net (fo=1, routed)           0.355     2.812    storage_12_reg_i_7_n_0
    SLICE_X95Y70         LUT6 (Prop_lut6_I4_O)        0.043     2.855 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.329     3.184    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X97Y70         LUT2 (Prop_lut2_I1_O)        0.055     3.239 f  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.304     3.543    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.137     3.680 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=17, routed)          0.381     4.061    soclinux_ethmac_liteethmaccrc32checker_syncfifo_do_read
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.054     4.115 f  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.237     4.353    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2_n_0
    SLICE_X85Y69         LUT3 (Prop_lut3_I2_O)        0.137     4.490 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.493     4.982    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X85Y66         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.433     9.433    eth_rx_clk
    SLICE_X85Y66         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/C
                         clock pessimism              0.090     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X85Y66         FDSE (Setup_fdse_C_CE)      -0.201     9.287    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.337%)  route 0.206ns (61.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.634     0.634    eth_rx_clk
    SLICE_X79Y69         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=2, routed)           0.206     0.940    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[2]
    SLICE_X80Y69         LUT3 (Prop_lut3_I0_O)        0.028     0.968 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.968    ethphy_liteethphygmiimiirx_mux_source_payload_data[2]
    SLICE_X80Y69         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.876     0.876    eth_rx_clk
    SLICE_X80Y69         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/C
                         clock pessimism             -0.048     0.828    
    SLICE_X80Y69         FDRE (Hold_fdre_C_D)         0.060     0.888    soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.616%)  route 0.222ns (63.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.634     0.634    eth_rx_clk
    SLICE_X79Y69         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=2, routed)           0.222     0.956    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[0]
    SLICE_X80Y69         LUT3 (Prop_lut3_I0_O)        0.028     0.984 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.984    ethphy_liteethphygmiimiirx_mux_source_payload_data[0]
    SLICE_X80Y69         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.876     0.876    eth_rx_clk
    SLICE_X80Y69         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
                         clock pessimism             -0.048     0.828    
    SLICE_X80Y69         FDRE (Hold_fdre_C_D)         0.060     0.888    soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.636     0.636    eth_rx_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.100     0.736 r  FDPE_8/Q
                         net (fo=1, routed)           0.060     0.796    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y75         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.872     0.872    eth_rx_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.236     0.636    
    SLICE_X84Y75         FDPE (Hold_fdpe_C_D)         0.047     0.683    FDPE_9
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMB_D1/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMD32                                       r  storage_11_reg_0_7_6_9/RAMC_D1/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_6_9/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.842%)  route 0.248ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.642     0.642    eth_rx_clk
    SLICE_X87Y68         FDRE                                         r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.091     0.733 r  soclinux_ethmac_liteethmaccrc32checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.248     0.981    storage_11_reg_0_7_6_9/ADDRD2
    SLICE_X86Y66         RAMS32                                       r  storage_11_reg_0_7_6_9/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.881     0.881    storage_11_reg_0_7_6_9/WCLK
    SLICE_X86Y66         RAMS32                                       r  storage_11_reg_0_7_6_9/RAMD/CLK
                         clock pessimism             -0.225     0.656    
    SLICE_X86Y66         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     0.861    storage_11_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_3/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y14  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X84Y75  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X85Y69  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X80Y69  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X85Y70  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
Min Period        n/a     FDSE/C              n/a            0.750         8.000       7.250      SLICE_X82Y66  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            0.750         8.000       7.250      SLICE_X84Y65  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/C
Min Period        n/a     FDSE/C              n/a            0.750         8.000       7.250      SLICE_X85Y66  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X87Y68  soclinux_ethmac_liteethmaccrc32checker_syncfifo_consume_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X84Y70  soclinux_ethmac_liteethmaccrc32checker_syncfifo_level_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y67  storage_11_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y66  storage_11_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X86Y66  storage_11_reg_0_7_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.557     1.557    eth_tx_clk
    SLICE_X87Y76         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.223     1.780 r  FDPE_6/Q
                         net (fo=1, routed)           0.111     1.891    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X87Y76         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, routed)         1.426     3.426    eth_tx_clk
    SLICE_X87Y76         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.131     3.557    
                         clock uncertainty           -0.064     3.493    
    SLICE_X87Y76         FDPE (Setup_fdpe_C_D)       -0.010     3.483    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.035ns (43.530%)  route 2.640ns (56.470%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.504     6.292    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[12]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.035ns (43.530%)  route 2.640ns (56.470%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.504     6.292    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[13]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.035ns (43.530%)  route 2.640ns (56.470%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.504     6.292    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[14]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.035ns (43.530%)  route 2.640ns (56.470%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.504     6.292    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y75         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[15]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.035ns (44.429%)  route 2.545ns (55.571%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.409     6.198    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[10]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y74         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.035ns (44.429%)  route 2.545ns (55.571%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.409     6.198    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[11]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y74         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.035ns (44.429%)  route 2.545ns (55.571%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.409     6.198    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[8]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y74         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.035ns (44.429%)  route 2.545ns (55.571%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.409     6.198    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.430     9.430    eth_tx_clk
    SLICE_X96Y74         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[9]/C
                         clock pessimism              0.090     9.520    
                         clock uncertainty           -0.064     9.456    
    SLICE_X96Y74         FDRE (Setup_fdre_C_R)       -0.304     9.152    soclinux_ethmac_tx_padding_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.035ns (44.545%)  route 2.533ns (55.455%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 9.431 - 8.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.618     1.618    eth_tx_clk
    RAMB36_X3Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.418 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.768     4.185    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X105Y51        LUT6 (Prop_lut6_I2_O)        0.043     4.228 f  soclinux_txdatapath_liteethmactxlastbe_state_i_2/O
                         net (fo=3, routed)           0.784     5.013    soclinux_txdatapath_liteethmactxlastbe_state_i_2_n_0
    SLICE_X100Y67        LUT2 (Prop_lut2_I1_O)        0.055     5.068 r  soclinux_ethmac_tx_padding_counter[0]_i_5/O
                         net (fo=1, routed)           0.584     5.652    soclinux_ethmac_tx_padding_counter[0]_i_5_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.137     5.789 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.397     6.186    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X96Y73         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.431     9.431    eth_tx_clk
    SLICE_X96Y73         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[4]/C
                         clock pessimism              0.090     9.521    
                         clock uncertainty           -0.064     9.457    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.304     9.153    soclinux_ethmac_tx_padding_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  2.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.637     0.637    eth_tx_clk
    SLICE_X87Y76         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.100     0.737 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     0.792    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X87Y76         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.873     0.873    eth_tx_clk
    SLICE_X87Y76         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.236     0.637    
    SLICE_X87Y76         FDPE (Hold_fdpe_C_D)         0.047     0.684    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.412%)  route 0.080ns (38.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_tx_clk
    SLICE_X103Y83        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDSE (Prop_fdse_C_Q)         0.100     0.751 r  soclinux_ethmac_tx_crc_reg_reg[27]/Q
                         net (fo=8, routed)           0.080     0.831    p_10_in
    SLICE_X102Y83        LUT4 (Prop_lut4_I1_O)        0.028     0.859 r  soclinux_ethmac_tx_crc_crc_packet[28]_i_1/O
                         net (fo=1, routed)           0.000     0.859    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[28]
    SLICE_X102Y83        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.889     0.889    eth_tx_clk
    SLICE_X102Y83        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[28]/C
                         clock pessimism             -0.227     0.662    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.087     0.749    soclinux_ethmac_tx_crc_crc_packet_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.246%)  route 0.108ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.655     0.655    eth_tx_clk
    SLICE_X105Y83        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDSE (Prop_fdse_C_Q)         0.100     0.755 r  soclinux_ethmac_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.108     0.863    soclinux_ethmac_tx_crc_reg_reg_n_0_[6]
    SLICE_X106Y83        LUT5 (Prop_lut5_I4_O)        0.028     0.891 r  soclinux_ethmac_tx_crc_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.891    soclinux_ethmac_tx_crc_next_reg[14]
    SLICE_X106Y83        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.893     0.893    eth_tx_clk
    SLICE_X106Y83        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[14]/C
                         clock pessimism             -0.208     0.685    
    SLICE_X106Y83        FDSE (Hold_fdse_C_D)         0.087     0.772    soclinux_ethmac_tx_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.163%)  route 0.058ns (26.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.653     0.653    eth_tx_clk
    SLICE_X105Y81        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDSE (Prop_fdse_C_Q)         0.091     0.744 r  soclinux_ethmac_tx_crc_reg_reg[8]/Q
                         net (fo=2, routed)           0.058     0.802    soclinux_ethmac_tx_crc_reg_reg_n_0_[8]
    SLICE_X105Y81        LUT5 (Prop_lut5_I4_O)        0.066     0.868 r  soclinux_ethmac_tx_crc_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.868    soclinux_ethmac_tx_crc_next_reg[16]
    SLICE_X105Y81        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.891     0.891    eth_tx_clk
    SLICE_X105Y81        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[16]/C
                         clock pessimism             -0.238     0.653    
    SLICE_X105Y81        FDSE (Hold_fdse_C_D)         0.060     0.713    soclinux_ethmac_tx_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_gap_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_txdatapath_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.648     0.648    eth_tx_clk
    SLICE_X99Y81         FDRE                                         r  soclinux_ethmac_tx_gap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y81         FDRE (Prop_fdre_C_Q)         0.100     0.748 f  soclinux_ethmac_tx_gap_counter_reg[0]/Q
                         net (fo=5, routed)           0.122     0.870    soclinux_ethmac_tx_gap_counter_reg__0[0]
    SLICE_X100Y81        LUT6 (Prop_lut6_I3_O)        0.028     0.898 r  soclinux_txdatapath_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.898    soclinux_txdatapath_liteethmacgap_state_i_1_n_0
    SLICE_X100Y81        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.887     0.887    eth_tx_clk
    SLICE_X100Y81        FDRE                                         r  soclinux_txdatapath_liteethmacgap_state_reg/C
                         clock pessimism             -0.208     0.679    
    SLICE_X100Y81        FDRE (Hold_fdre_C_D)         0.061     0.740    soclinux_txdatapath_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.147ns (51.431%)  route 0.139ns (48.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.656     0.656    eth_tx_clk
    SLICE_X106Y84        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDSE (Prop_fdse_C_Q)         0.118     0.774 r  soclinux_ethmac_tx_crc_reg_reg[18]/Q
                         net (fo=2, routed)           0.139     0.913    soclinux_ethmac_tx_crc_reg_reg_n_0_[18]
    SLICE_X104Y84        LUT4 (Prop_lut4_I3_O)        0.029     0.942 r  soclinux_ethmac_tx_crc_crc_packet[5]_i_1/O
                         net (fo=1, routed)           0.000     0.942    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[5]
    SLICE_X104Y84        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.894     0.894    eth_tx_clk
    SLICE_X104Y84        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[5]/C
                         clock pessimism             -0.208     0.686    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.096     0.782    soclinux_ethmac_tx_crc_crc_packet_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.755%)  route 0.124ns (49.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_tx_clk
    SLICE_X100Y83        FDRE                                         r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.100     0.751 r  ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.124     0.875    ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data[2]
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.028     0.903 r  eth_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.903    eth_tx_data[2]_i_1_n_0
    SLICE_X99Y83         FDRE                                         r  eth_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.887     0.887    eth_tx_clk
    SLICE_X99Y83         FDRE                                         r  eth_tx_data_reg[2]/C
                         clock pessimism             -0.208     0.679    
    SLICE_X99Y83         FDRE (Hold_fdre_C_D)         0.060     0.739    eth_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.130ns (51.124%)  route 0.124ns (48.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_tx_clk
    SLICE_X103Y83        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDSE (Prop_fdse_C_Q)         0.100     0.751 r  soclinux_ethmac_tx_crc_reg_reg[13]/Q
                         net (fo=2, routed)           0.124     0.875    soclinux_ethmac_tx_crc_reg_reg_n_0_[13]
    SLICE_X103Y82        LUT4 (Prop_lut4_I3_O)        0.030     0.905 r  soclinux_ethmac_tx_crc_crc_packet[10]_i_1/O
                         net (fo=1, routed)           0.000     0.905    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[10]
    SLICE_X103Y82        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.888     0.888    eth_tx_clk
    SLICE_X103Y82        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[10]/C
                         clock pessimism             -0.226     0.662    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075     0.737    soclinux_ethmac_tx_crc_crc_packet_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.312%)  route 0.117ns (47.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_tx_clk
    SLICE_X99Y84         FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDRE (Prop_fdre_C_Q)         0.100     0.751 r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.117     0.868    ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data[0]
    SLICE_X99Y83         LUT3 (Prop_lut3_I0_O)        0.028     0.896 r  eth_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.896    eth_tx_data[0]_i_1_n_0
    SLICE_X99Y83         FDRE                                         r  eth_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.887     0.887    eth_tx_clk
    SLICE_X99Y83         FDRE                                         r  eth_tx_data_reg[0]/C
                         clock pessimism             -0.225     0.662    
    SLICE_X99Y83         FDRE (Hold_fdre_C_D)         0.060     0.722    eth_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_preamble_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.912%)  route 0.119ns (48.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.650     0.650    eth_tx_clk
    SLICE_X101Y82        FDRE                                         r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDRE (Prop_fdre_C_Q)         0.100     0.750 r  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[2]/Q
                         net (fo=9, routed)           0.119     0.869    FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[2]
    SLICE_X100Y82        LUT6 (Prop_lut6_I0_O)        0.028     0.897 r  soclinux_ethmac_tx_preamble_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.897    soclinux_ethmac_tx_preamble_count[1]_i_1_n_0
    SLICE_X100Y82        FDRE                                         r  soclinux_ethmac_tx_preamble_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.888     0.888    eth_tx_clk
    SLICE_X100Y82        FDRE                                         r  soclinux_ethmac_tx_preamble_count_reg[1]/C
                         clock pessimism             -0.227     0.661    
    SLICE_X100Y82        FDRE (Hold_fdre_C_D)         0.061     0.722    soclinux_ethmac_tx_preamble_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y10   storage_10_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181  ODDR/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X87Y76   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X96Y54   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X103Y82  soclinux_ethmac_tx_crc_crc_packet_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X103Y82  soclinux_ethmac_tx_crc_crc_packet_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X102Y83  soclinux_ethmac_tx_crc_crc_packet_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X105Y82  soclinux_ethmac_tx_crc_crc_packet_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X102Y83  soclinux_ethmac_tx_crc_crc_packet_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X104Y84  soclinux_ethmac_tx_crc_crc_packet_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X96Y54   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X105Y82  soclinux_ethmac_tx_crc_crc_packet_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X104Y84  soclinux_ethmac_tx_crc_crc_packet_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X104Y82  soclinux_ethmac_tx_crc_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y55   impl_xilinxmultiregimpl3_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X93Y54   impl_xilinxmultiregimpl3_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y55   impl_xilinxmultiregimpl3_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X88Y58   impl_xilinxmultiregimpl3_regs1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X88Y58   impl_xilinxmultiregimpl3_regs1_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X87Y76   FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X101Y82  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X101Y82  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y53   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y53   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X99Y53   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X96Y54   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X96Y54   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X96Y54   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X96Y53   soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X103Y82  soclinux_ethmac_tx_crc_crc_packet_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.359ns (7.098%)  route 4.699ns (92.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 f  FDPE_1/Q
                         net (fo=2543, routed)        4.255    14.237    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/sys_rst
    SLICE_X82Y80         LUT4 (Prop_lut4_I3_O)        0.123    14.360 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.444    14.804    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
    SLICE_X77Y80         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.419    16.746    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
    SLICE_X77Y80         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X77Y80         FDPE (Recov_fdpe_C_PRE)     -0.178    17.066    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.359ns (7.098%)  route 4.699ns (92.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=19645, routed)       1.873     9.746    sys_clk
    SLICE_X152Y48        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y48        FDPE (Prop_fdpe_C_Q)         0.236     9.982 f  FDPE_1/Q
                         net (fo=2543, routed)        4.255    14.237    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/sys_rst
    SLICE_X82Y80         LUT4 (Prop_lut4_I3_O)        0.123    14.360 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.444    14.804    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
    SLICE_X77Y80         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=19645, routed)       1.419    16.746    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
    SLICE_X77Y80         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X77Y80         FDPE (Recov_fdpe_C_PRE)     -0.178    17.066    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  2.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.206%)  route 0.354ns (70.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.639     4.100    sys_clk
    SLICE_X82Y80         FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.118     4.218 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146     4.365    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_2
    SLICE_X82Y80         LUT4 (Prop_lut4_I2_O)        0.028     4.393 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.208     4.600    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
    SLICE_X77Y80         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.873     4.836    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
    SLICE_X77Y80         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg/C
                         clock pessimism             -0.549     4.286    
    SLICE_X77Y80         FDPE (Remov_fdpe_C_PRE)     -0.072     4.214    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.600    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soclinux_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.146ns (29.206%)  route 0.354ns (70.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=19645, routed)       0.639     4.100    sys_clk
    SLICE_X82Y80         FDRE                                         r  soclinux_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.118     4.218 f  soclinux_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146     4.365    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_2
    SLICE_X82Y80         LUT4 (Prop_lut4_I2_O)        0.028     4.393 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.208     4.600    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0
    SLICE_X77Y80         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=19645, routed)       0.873     4.836    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg_0
    SLICE_X77Y80         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg/C
                         clock pessimism             -0.549     4.286    
    SLICE_X77Y80         FDPE (Remov_fdpe_C_PRE)     -0.072     4.214    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.600    
  -------------------------------------------------------------------
                         slack                                  0.386    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p   | cpu_reset      | FDCE           | -        |    -0.198 (r) | FAST    |     2.367 (r) | SLOW    |             |
clk200_p   | eth_mdio       | FDRE           | -        |    -0.670 (r) | FAST    |     5.075 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |    -0.488 (r) | FAST    |     4.812 (r) | SLOW    | crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     2.870 (r) | SLOW    |    -1.460 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     2.834 (r) | SLOW    |    -1.431 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[2] | FDRE           | -        |     2.819 (r) | SLOW    |    -1.403 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[3] | FDRE           | -        |     2.738 (r) | SLOW    |    -1.384 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[4] | FDRE           | -        |     3.248 (r) | SLOW    |    -1.676 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[5] | FDRE           | -        |     2.978 (r) | SLOW    |    -1.529 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[6] | FDRE           | -        |     2.895 (r) | SLOW    |    -1.482 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[7] | FDRE           | -        |     2.993 (r) | SLOW    |    -1.538 (r) | FAST    |             |
eth_rx_clk | eth_rx_dv      | FDRE           | -        |     3.064 (r) | SLOW    |    -1.558 (r) | FAST    |             |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
Reference  | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock      | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
clk200_p   | ddram_dq[0]    | FDRE           | -        |     14.811 (r) | SLOW    |      6.618 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[1]    | FDRE           | -        |     15.037 (r) | SLOW    |      6.735 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[2]    | FDRE           | -        |     15.007 (r) | SLOW    |      6.723 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[3]    | FDRE           | -        |     14.912 (r) | SLOW    |      6.679 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[4]    | FDRE           | -        |     15.137 (r) | SLOW    |      6.779 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[5]    | FDRE           | -        |     14.719 (r) | SLOW    |      6.574 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[6]    | FDRE           | -        |     14.558 (r) | SLOW    |      6.476 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[7]    | FDRE           | -        |     15.139 (r) | SLOW    |      6.784 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[8]    | FDRE           | -        |     14.515 (r) | SLOW    |      6.426 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[9]    | FDRE           | -        |     14.122 (r) | SLOW    |      6.221 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[10]   | FDRE           | -        |     14.438 (r) | SLOW    |      6.382 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[11]   | FDRE           | -        |     14.204 (r) | SLOW    |      6.265 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[12]   | FDRE           | -        |     14.429 (r) | SLOW    |      6.369 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[13]   | FDRE           | -        |     14.331 (r) | SLOW    |      6.325 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[14]   | FDRE           | -        |     14.036 (r) | SLOW    |      6.164 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[15]   | FDRE           | -        |     14.122 (r) | SLOW    |      6.208 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[16]   | FDRE           | -        |     13.618 (r) | SLOW    |      5.930 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[17]   | FDRE           | -        |     13.448 (r) | SLOW    |      5.829 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[18]   | FDRE           | -        |     13.814 (r) | SLOW    |      6.047 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[19]   | FDRE           | -        |     13.901 (r) | SLOW    |      6.091 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[20]   | FDRE           | -        |     13.548 (r) | SLOW    |      5.885 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[21]   | FDRE           | -        |     13.524 (r) | SLOW    |      5.873 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[22]   | FDRE           | -        |     13.728 (r) | SLOW    |      5.990 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[23]   | FDRE           | -        |     13.806 (r) | SLOW    |      6.034 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[24]   | FDRE           | -        |     12.947 (r) | SLOW    |      5.566 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[25]   | FDRE           | -        |     13.234 (r) | SLOW    |      5.724 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[26]   | FDRE           | -        |     12.748 (r) | SLOW    |      5.474 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[27]   | FDRE           | -        |     13.196 (r) | SLOW    |      5.711 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[28]   | FDRE           | -        |     13.315 (r) | SLOW    |      5.768 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[29]   | FDRE           | -        |     13.116 (r) | SLOW    |      5.667 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[30]   | FDRE           | -        |     12.933 (r) | SLOW    |      5.563 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[31]   | FDRE           | -        |     12.855 (r) | SLOW    |      5.522 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[32]   | FDRE           | -        |     13.444 (r) | SLOW    |      5.841 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[33]   | FDRE           | -        |     13.626 (r) | SLOW    |      5.937 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[34]   | FDRE           | -        |     13.799 (r) | SLOW    |      6.041 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[35]   | FDRE           | -        |     13.811 (r) | SLOW    |      6.050 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[36]   | FDRE           | -        |     14.002 (r) | SLOW    |      6.142 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[37]   | FDRE           | -        |     13.293 (r) | SLOW    |      5.750 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[38]   | FDRE           | -        |     13.537 (r) | SLOW    |      5.893 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[39]   | FDRE           | -        |     13.635 (r) | SLOW    |      5.945 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[40]   | FDRE           | -        |     14.587 (r) | SLOW    |      6.438 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[41]   | FDRE           | -        |     14.774 (r) | SLOW    |      6.538 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[42]   | FDRE           | -        |     14.328 (r) | SLOW    |      6.291 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[43]   | FDRE           | -        |     14.428 (r) | SLOW    |      6.343 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[44]   | FDRE           | -        |     14.906 (r) | SLOW    |      6.623 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[45]   | FDRE           | -        |     14.692 (r) | SLOW    |      6.495 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[46]   | FDRE           | -        |     14.249 (r) | SLOW    |      6.242 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[47]   | FDRE           | -        |     14.347 (r) | SLOW    |      6.290 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[48]   | FDRE           | -        |     15.285 (r) | SLOW    |      6.812 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[49]   | FDRE           | -        |     15.379 (r) | SLOW    |      6.869 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[50]   | FDRE           | -        |     15.067 (r) | SLOW    |      6.716 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[51]   | FDRE           | -        |     15.066 (r) | SLOW    |      6.707 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[52]   | FDRE           | -        |     15.460 (r) | SLOW    |      6.917 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[53]   | FDRE           | -        |     14.874 (r) | SLOW    |      6.611 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[54]   | FDRE           | -        |     15.460 (r) | SLOW    |      6.912 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[55]   | FDRE           | -        |     14.966 (r) | SLOW    |      6.663 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[56]   | FDRE           | -        |     16.031 (r) | SLOW    |      7.214 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[57]   | FDRE           | -        |     16.113 (r) | SLOW    |      7.271 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[58]   | FDRE           | -        |     15.730 (r) | SLOW    |      7.070 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[59]   | FDRE           | -        |     15.816 (r) | SLOW    |      7.118 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[60]   | FDRE           | -        |     15.629 (r) | SLOW    |      7.017 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[61]   | FDRE           | -        |     15.634 (r) | SLOW    |      7.018 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[62]   | FDRE           | -        |     16.218 (r) | SLOW    |      7.314 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[63]   | FDRE           | -        |     16.205 (r) | SLOW    |      7.315 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[0] | FDRE           | -        |     13.893 (r) | SLOW    |      6.154 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[1] | FDRE           | -        |     13.671 (r) | SLOW    |      6.008 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[2] | FDRE           | -        |     13.363 (r) | SLOW    |      5.839 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[3] | FDRE           | -        |     13.170 (r) | SLOW    |      5.728 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[4] | FDRE           | -        |     13.448 (r) | SLOW    |      5.848 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[5] | FDRE           | -        |     13.976 (r) | SLOW    |      6.108 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[6] | FDRE           | -        |     14.435 (r) | SLOW    |      6.365 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[7] | FDRE           | -        |     14.715 (r) | SLOW    |      6.511 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[0] | FDRE           | -        |     13.896 (r) | SLOW    |      6.154 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[1] | FDRE           | -        |     13.674 (r) | SLOW    |      6.008 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[2] | FDRE           | -        |     13.360 (r) | SLOW    |      5.839 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[3] | FDRE           | -        |     13.165 (r) | SLOW    |      5.728 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[4] | FDRE           | -        |     13.448 (r) | SLOW    |      5.848 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[5] | FDRE           | -        |     13.975 (r) | SLOW    |      6.108 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[6] | FDRE           | -        |     14.432 (r) | SLOW    |      6.365 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[7] | FDRE           | -        |     14.710 (r) | SLOW    |      6.511 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdc        | FDRE           | -        |     16.079 (r) | SLOW    |      7.195 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdio       | FDSE           | -        |     16.183 (r) | SLOW    |      6.602 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_rst_n      | FDRE           | -        |     18.023 (r) | SLOW    |      8.039 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | serial_tx      | FDSE           | -        |     16.704 (r) | SLOW    |      7.444 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led0      | FDRE           | -        |     15.054 (r) | SLOW    |      6.488 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led1      | FDRE           | -        |     15.262 (r) | SLOW    |      6.731 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led2      | FDRE           | -        |     15.202 (r) | SLOW    |      6.803 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led3      | FDRE           | -        |     15.249 (r) | SLOW    |      6.661 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led4      | FDRE           | -        |     16.399 (r) | SLOW    |      7.195 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led5      | FDRE           | -        |     18.884 (r) | SLOW    |      8.303 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led6      | FDRE           | -        |     18.154 (r) | SLOW    |      8.171 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led7      | FDRE           | -        |     18.898 (r) | SLOW    |      8.521 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | crg_clkout1 |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (r) | SLOW    |      2.061 (r) | FAST    |             |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (f) | SLOW    |      2.061 (f) | FAST    |             |
eth_tx_clk | eth_tx_data[0] | FDRE           | -        |      8.779 (r) | SLOW    |      4.010 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[1] | FDRE           | -        |      8.250 (r) | SLOW    |      3.627 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[2] | FDRE           | -        |      8.944 (r) | SLOW    |      4.064 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[3] | FDRE           | -        |      9.268 (r) | SLOW    |      4.331 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[4] | FDRE           | -        |      8.785 (r) | SLOW    |      4.031 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[5] | FDRE           | -        |      9.118 (r) | SLOW    |      4.192 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[6] | FDRE           | -        |      9.754 (r) | SLOW    |      4.620 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[7] | FDRE           | -        |      9.124 (r) | SLOW    |      4.165 (r) | FAST    |             |
eth_tx_clk | eth_tx_en      | FDRE           | -        |      9.196 (r) | SLOW    |      4.277 (r) | FAST    |             |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |         7.433 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk200_p    |        -2.549 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk200_p    |        -2.810 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |        11.887 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         3.853 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |        15.036 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         5.141 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.864 ns
Ideal Clock Offset to Actual Clock: -2.316 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.870 (r) | SLOW    |  -1.460 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.834 (r) | SLOW    |  -1.431 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.819 (r) | SLOW    |  -1.403 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.738 (r) | SLOW    |  -1.384 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[4]     |   3.248 (r) | SLOW    |  -1.676 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[5]     |   2.978 (r) | SLOW    |  -1.529 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[6]     |   2.895 (r) | SLOW    |  -1.482 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[7]     |   2.993 (r) | SLOW    |  -1.538 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.248 (r) | SLOW    |  -1.384 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 3.471 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.811 (r) | SLOW    |   4.675 (r) | FAST    |    2.063 |
ddram_dq[1]        |   15.037 (r) | SLOW    |   4.677 (r) | FAST    |    2.290 |
ddram_dq[2]        |   15.007 (r) | SLOW    |   4.676 (r) | FAST    |    2.260 |
ddram_dq[3]        |   14.912 (r) | SLOW    |   4.676 (r) | FAST    |    2.165 |
ddram_dq[4]        |   15.137 (r) | SLOW    |   4.677 (r) | FAST    |    2.389 |
ddram_dq[5]        |   14.719 (r) | SLOW    |   4.675 (r) | FAST    |    1.972 |
ddram_dq[6]        |   14.558 (r) | SLOW    |   4.675 (r) | FAST    |    1.811 |
ddram_dq[7]        |   15.139 (r) | SLOW    |   4.677 (r) | FAST    |    2.392 |
ddram_dq[8]        |   14.515 (r) | SLOW    |   4.673 (r) | FAST    |    1.767 |
ddram_dq[9]        |   14.122 (r) | SLOW    |   4.668 (r) | FAST    |    1.374 |
ddram_dq[10]       |   14.438 (r) | SLOW    |   4.673 (r) | FAST    |    1.690 |
ddram_dq[11]       |   14.204 (r) | SLOW    |   4.668 (r) | FAST    |    1.457 |
ddram_dq[12]       |   14.429 (r) | SLOW    |   4.671 (r) | FAST    |    1.681 |
ddram_dq[13]       |   14.331 (r) | SLOW    |   4.671 (r) | FAST    |    1.584 |
ddram_dq[14]       |   14.036 (r) | SLOW    |   4.667 (r) | FAST    |    1.289 |
ddram_dq[15]       |   14.122 (r) | SLOW    |   4.667 (r) | FAST    |    1.375 |
ddram_dq[16]       |   13.618 (r) | SLOW    |   4.673 (r) | FAST    |    0.871 |
ddram_dq[17]       |   13.448 (r) | SLOW    |   4.673 (r) | FAST    |    0.700 |
ddram_dq[18]       |   13.814 (r) | SLOW    |   4.668 (r) | FAST    |    1.066 |
ddram_dq[19]       |   13.901 (r) | SLOW    |   4.668 (r) | FAST    |    1.153 |
ddram_dq[20]       |   13.548 (r) | SLOW    |   4.673 (r) | FAST    |    0.800 |
ddram_dq[21]       |   13.524 (r) | SLOW    |   4.673 (r) | FAST    |    0.776 |
ddram_dq[22]       |   13.728 (r) | SLOW    |   4.669 (r) | FAST    |    0.980 |
ddram_dq[23]       |   13.806 (r) | SLOW    |   4.669 (r) | FAST    |    1.059 |
ddram_dq[24]       |   12.947 (r) | SLOW    |   4.677 (r) | FAST    |    0.199 |
ddram_dq[25]       |   13.234 (r) | SLOW    |   4.675 (r) | FAST    |    0.486 |
ddram_dq[26]       |   12.748 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[27]       |   13.196 (r) | SLOW    |   4.676 (r) | FAST    |    0.448 |
ddram_dq[28]       |   13.315 (r) | SLOW    |   4.675 (r) | FAST    |    0.567 |
ddram_dq[29]       |   13.116 (r) | SLOW    |   4.676 (r) | FAST    |    0.368 |
ddram_dq[30]       |   12.933 (r) | SLOW    |   4.677 (r) | FAST    |    0.185 |
ddram_dq[31]       |   12.855 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   13.444 (r) | SLOW    |   4.573 (r) | FAST    |    0.696 |
ddram_dq[33]       |   13.626 (r) | SLOW    |   4.572 (r) | FAST    |    0.878 |
ddram_dq[34]       |   13.799 (r) | SLOW    |   4.571 (r) | FAST    |    1.051 |
ddram_dq[35]       |   13.811 (r) | SLOW    |   4.571 (r) | FAST    |    1.064 |
ddram_dq[36]       |   14.002 (r) | SLOW    |   4.571 (r) | FAST    |    1.254 |
ddram_dq[37]       |   13.293 (r) | SLOW    |   4.573 (r) | FAST    |    0.546 |
ddram_dq[38]       |   13.537 (r) | SLOW    |   4.573 (r) | FAST    |    0.790 |
ddram_dq[39]       |   13.635 (r) | SLOW    |   4.572 (r) | FAST    |    0.887 |
ddram_dq[40]       |   14.587 (r) | SLOW    |   4.564 (r) | FAST    |    1.839 |
ddram_dq[41]       |   14.774 (r) | SLOW    |   4.564 (r) | FAST    |    2.026 |
ddram_dq[42]       |   14.328 (r) | SLOW    |   4.567 (r) | FAST    |    1.581 |
ddram_dq[43]       |   14.428 (r) | SLOW    |   4.567 (r) | FAST    |    1.680 |
ddram_dq[44]       |   14.906 (r) | SLOW    |   4.563 (r) | FAST    |    2.159 |
ddram_dq[45]       |   14.692 (r) | SLOW    |   4.563 (r) | FAST    |    1.945 |
ddram_dq[46]       |   14.249 (r) | SLOW    |   4.569 (r) | FAST    |    1.501 |
ddram_dq[47]       |   14.347 (r) | SLOW    |   4.569 (r) | FAST    |    1.599 |
ddram_dq[48]       |   15.285 (r) | SLOW    |   4.569 (r) | FAST    |    2.538 |
ddram_dq[49]       |   15.379 (r) | SLOW    |   4.569 (r) | FAST    |    2.631 |
ddram_dq[50]       |   15.067 (r) | SLOW    |   4.565 (r) | FAST    |    2.320 |
ddram_dq[51]       |   15.066 (r) | SLOW    |   4.565 (r) | FAST    |    2.319 |
ddram_dq[52]       |   15.460 (r) | SLOW    |   4.569 (r) | FAST    |    2.712 |
ddram_dq[53]       |   14.874 (r) | SLOW    |   4.564 (r) | FAST    |    2.127 |
ddram_dq[54]       |   15.460 (r) | SLOW    |   4.569 (r) | FAST    |    2.713 |
ddram_dq[55]       |   14.966 (r) | SLOW    |   4.564 (r) | FAST    |    2.218 |
ddram_dq[56]       |   16.031 (r) | SLOW    |   4.573 (r) | FAST    |    3.283 |
ddram_dq[57]       |   16.113 (r) | SLOW    |   4.573 (r) | FAST    |    3.366 |
ddram_dq[58]       |   15.730 (r) | SLOW    |   4.572 (r) | FAST    |    2.982 |
ddram_dq[59]       |   15.816 (r) | SLOW    |   4.572 (r) | FAST    |    3.068 |
ddram_dq[60]       |   15.629 (r) | SLOW    |   4.571 (r) | FAST    |    2.881 |
ddram_dq[61]       |   15.634 (r) | SLOW    |   4.571 (r) | FAST    |    2.887 |
ddram_dq[62]       |   16.218 (r) | SLOW    |   4.573 (r) | FAST    |    3.471 |
ddram_dq[63]       |   16.205 (r) | SLOW    |   4.573 (r) | FAST    |    3.457 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.218 (r) | SLOW    |   4.563 (r) | FAST    |    3.471 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.550 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.893 (r) | SLOW    |   4.676 (r) | FAST    |    0.727 |
ddram_dqs_n[1]     |   13.671 (r) | SLOW    |   4.669 (r) | FAST    |    0.506 |
ddram_dqs_n[2]     |   13.363 (r) | SLOW    |   4.671 (r) | FAST    |    0.198 |
ddram_dqs_n[3]     |   13.170 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.448 (r) | SLOW    |   4.572 (r) | FAST    |    0.283 |
ddram_dqs_n[5]     |   13.976 (r) | SLOW    |   4.565 (r) | FAST    |    0.810 |
ddram_dqs_n[6]     |   14.435 (r) | SLOW    |   4.567 (r) | FAST    |    1.270 |
ddram_dqs_n[7]     |   14.715 (r) | SLOW    |   4.572 (r) | FAST    |    1.550 |
ddram_dqs_p[0]     |   13.896 (r) | SLOW    |   4.676 (r) | FAST    |    0.731 |
ddram_dqs_p[1]     |   13.674 (r) | SLOW    |   4.669 (r) | FAST    |    0.509 |
ddram_dqs_p[2]     |   13.360 (r) | SLOW    |   4.671 (r) | FAST    |    0.195 |
ddram_dqs_p[3]     |   13.165 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.448 (r) | SLOW    |   4.572 (r) | FAST    |    0.282 |
ddram_dqs_p[5]     |   13.975 (r) | SLOW    |   4.565 (r) | FAST    |    0.810 |
ddram_dqs_p[6]     |   14.432 (r) | SLOW    |   4.567 (r) | FAST    |    1.267 |
ddram_dqs_p[7]     |   14.710 (r) | SLOW    |   4.572 (r) | FAST    |    1.545 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.715 (r) | SLOW    |   4.565 (r) | FAST    |    1.550 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 1.504 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.779 (r) | SLOW    |   4.010 (r) | FAST    |    0.529 |
eth_tx_data[1]     |   8.250 (r) | SLOW    |   3.627 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.944 (r) | SLOW    |   4.064 (r) | FAST    |    0.694 |
eth_tx_data[3]     |   9.268 (r) | SLOW    |   4.331 (r) | FAST    |    1.018 |
eth_tx_data[4]     |   8.785 (r) | SLOW    |   4.031 (r) | FAST    |    0.535 |
eth_tx_data[5]     |   9.118 (r) | SLOW    |   4.192 (r) | FAST    |    0.868 |
eth_tx_data[6]     |   9.754 (r) | SLOW    |   4.620 (r) | FAST    |    1.504 |
eth_tx_data[7]     |   9.124 (r) | SLOW    |   4.165 (r) | FAST    |    0.874 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.754 (r) | SLOW    |   3.627 (r) | FAST    |    1.504 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




