
nucleoSpi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003368  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003428  08003428  00013428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003494  08003494  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003494  08003494  00013494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800349c  0800349c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800349c  0800349c  0001349c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034a0  080034a0  000134a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080034a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  2000000c  080034b0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  080034b0  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d1a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000164d  00000000  00000000  00029d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000820  00000000  00000000  0002b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002bbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001054d  00000000  00000000  0002c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a020  00000000  00000000  0003c8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064333  00000000  00000000  000468c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000aabf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ca4  00000000  00000000  000aac4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003410 	.word	0x08003410

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003410 	.word	0x08003410

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <SPI_Read_Byte>:
    HAL_SPI_DeInit(&hspi1);

	return status;
}

uint8_t SPI_Read_Byte(uint8_t addr, uint8_t *data) {
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	b085      	sub	sp, #20
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	0002      	movs	r2, r0
 80004a4:	6039      	str	r1, [r7, #0]
 80004a6:	1dfb      	adds	r3, r7, #7
 80004a8:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hspi1);
 80004aa:	4b17      	ldr	r3, [pc, #92]	; (8000508 <SPI_Read_Byte+0x6c>)
 80004ac:	0018      	movs	r0, r3
 80004ae:	f001 fce5 	bl	8001e7c <HAL_SPI_Init>
//	uint8_t dataBuffer[2] = {(addr << 1), 0x00};
	uint8_t dataBuffer[2] = {(addr), 0x00};
 80004b2:	210c      	movs	r1, #12
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	1dfa      	adds	r2, r7, #7
 80004b8:	7812      	ldrb	r2, [r2, #0]
 80004ba:	701a      	strb	r2, [r3, #0]
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2200      	movs	r2, #0
 80004c0:	705a      	strb	r2, [r3, #1]

	uint8_t rxBuf[1];
	rxBuf[0] = 0x00;
 80004c2:	2508      	movs	r5, #8
 80004c4:	197b      	adds	r3, r7, r5
 80004c6:	2200      	movs	r2, #0
 80004c8:	701a      	strb	r2, [r3, #0]
//	uint8_t status = (HAL_SPI_TransmitReceive(&hspi1, dataBuffer, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
	HAL_SPI_Transmit(&hspi1, dataBuffer, 1, 10000);
 80004ca:	4b10      	ldr	r3, [pc, #64]	; (800050c <SPI_Read_Byte+0x70>)
 80004cc:	1879      	adds	r1, r7, r1
 80004ce:	480e      	ldr	r0, [pc, #56]	; (8000508 <SPI_Read_Byte+0x6c>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	f001 fd85 	bl	8001fe0 <HAL_SPI_Transmit>
	uint8_t status = HAL_SPI_Receive(&hspi1, rxBuf, 1, 10000);
 80004d6:	260f      	movs	r6, #15
 80004d8:	19bc      	adds	r4, r7, r6
 80004da:	4b0c      	ldr	r3, [pc, #48]	; (800050c <SPI_Read_Byte+0x70>)
 80004dc:	1979      	adds	r1, r7, r5
 80004de:	480a      	ldr	r0, [pc, #40]	; (8000508 <SPI_Read_Byte+0x6c>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	f001 fed3 	bl	800228c <HAL_SPI_Receive>
 80004e6:	0003      	movs	r3, r0
 80004e8:	7023      	strb	r3, [r4, #0]
	*data = rxBuf[0];
 80004ea:	197b      	adds	r3, r7, r5
 80004ec:	781a      	ldrb	r2, [r3, #0]
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	701a      	strb	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 80004f2:	4b05      	ldr	r3, [pc, #20]	; (8000508 <SPI_Read_Byte+0x6c>)
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 fd4a 	bl	8001f8e <HAL_SPI_DeInit>

	return status;
 80004fa:	19bb      	adds	r3, r7, r6
 80004fc:	781b      	ldrb	r3, [r3, #0]
}
 80004fe:	0018      	movs	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	b005      	add	sp, #20
 8000504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	20000028 	.word	0x20000028
 800050c:	00002710 	.word	0x00002710

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f000 fa45 	bl	80009a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f80f 	bl	800053c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 f8e7 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000522:	f000 f8b5 	bl	8000690 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000526:	f000 f87b 	bl	8000620 <MX_SPI1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  SPI_Read_Byte(0x80, rxbuf);
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	0019      	movs	r1, r3
 800052e:	2080      	movs	r0, #128	; 0x80
 8000530:	f7ff ffb4 	bl	800049c <SPI_Read_Byte>
	  HAL_Delay(20);
 8000534:	2014      	movs	r0, #20
 8000536:	f000 faa5 	bl	8000a84 <HAL_Delay>
	  SPI_Read_Byte(0x80, rxbuf);
 800053a:	e7f6      	b.n	800052a <main+0x1a>

0800053c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b099      	sub	sp, #100	; 0x64
 8000540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000542:	242c      	movs	r4, #44	; 0x2c
 8000544:	193b      	adds	r3, r7, r4
 8000546:	0018      	movs	r0, r3
 8000548:	2334      	movs	r3, #52	; 0x34
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f002 ff57 	bl	8003400 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000552:	2318      	movs	r3, #24
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	0018      	movs	r0, r3
 8000558:	2314      	movs	r3, #20
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f002 ff4f 	bl	8003400 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000562:	003b      	movs	r3, r7
 8000564:	0018      	movs	r0, r3
 8000566:	2318      	movs	r3, #24
 8000568:	001a      	movs	r2, r3
 800056a:	2100      	movs	r1, #0
 800056c:	f002 ff48 	bl	8003400 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000570:	4b29      	ldr	r3, [pc, #164]	; (8000618 <SystemClock_Config+0xdc>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a29      	ldr	r2, [pc, #164]	; (800061c <SystemClock_Config+0xe0>)
 8000576:	401a      	ands	r2, r3
 8000578:	4b27      	ldr	r3, [pc, #156]	; (8000618 <SystemClock_Config+0xdc>)
 800057a:	2180      	movs	r1, #128	; 0x80
 800057c:	0109      	lsls	r1, r1, #4
 800057e:	430a      	orrs	r2, r1
 8000580:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000582:	0021      	movs	r1, r4
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2202      	movs	r2, #2
 8000588:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2201      	movs	r2, #1
 800058e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2210      	movs	r2, #16
 8000594:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2202      	movs	r2, #2
 800059a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2200      	movs	r2, #0
 80005a0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	02d2      	lsls	r2, r2, #11
 80005a8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	03d2      	lsls	r2, r2, #15
 80005b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	0018      	movs	r0, r3
 80005b6:	f000 fd9b 	bl	80010f0 <HAL_RCC_OscConfig>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80005be:	f000 f8e7 	bl	8000790 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	2118      	movs	r1, #24
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	220f      	movs	r2, #15
 80005c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2203      	movs	r2, #3
 80005ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2101      	movs	r1, #1
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 f8fe 	bl	80017e8 <HAL_RCC_ClockConfig>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80005f0:	f000 f8ce 	bl	8000790 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80005f4:	003b      	movs	r3, r7
 80005f6:	2202      	movs	r2, #2
 80005f8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005fa:	003b      	movs	r3, r7
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000600:	003b      	movs	r3, r7
 8000602:	0018      	movs	r0, r3
 8000604:	f001 fb14 	bl	8001c30 <HAL_RCCEx_PeriphCLKConfig>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800060c:	f000 f8c0 	bl	8000790 <Error_Handler>
  }
}
 8000610:	46c0      	nop			; (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b019      	add	sp, #100	; 0x64
 8000616:	bd90      	pop	{r4, r7, pc}
 8000618:	40007000 	.word	0x40007000
 800061c:	ffffe7ff 	.word	0xffffe7ff

08000620 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000624:	4b18      	ldr	r3, [pc, #96]	; (8000688 <MX_SPI1_Init+0x68>)
 8000626:	4a19      	ldr	r2, [pc, #100]	; (800068c <MX_SPI1_Init+0x6c>)
 8000628:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800062a:	4b17      	ldr	r3, [pc, #92]	; (8000688 <MX_SPI1_Init+0x68>)
 800062c:	2282      	movs	r2, #130	; 0x82
 800062e:	0052      	lsls	r2, r2, #1
 8000630:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000632:	4b15      	ldr	r3, [pc, #84]	; (8000688 <MX_SPI1_Init+0x68>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <MX_SPI1_Init+0x68>)
 800063a:	2200      	movs	r2, #0
 800063c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800063e:	4b12      	ldr	r3, [pc, #72]	; (8000688 <MX_SPI1_Init+0x68>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000644:	4b10      	ldr	r3, [pc, #64]	; (8000688 <MX_SPI1_Init+0x68>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <MX_SPI1_Init+0x68>)
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	02d2      	lsls	r2, r2, #11
 8000650:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000652:	4b0d      	ldr	r3, [pc, #52]	; (8000688 <MX_SPI1_Init+0x68>)
 8000654:	2220      	movs	r2, #32
 8000656:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000658:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <MX_SPI1_Init+0x68>)
 800065a:	2200      	movs	r2, #0
 800065c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <MX_SPI1_Init+0x68>)
 8000660:	2200      	movs	r2, #0
 8000662:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <MX_SPI1_Init+0x68>)
 8000666:	2200      	movs	r2, #0
 8000668:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <MX_SPI1_Init+0x68>)
 800066c:	2207      	movs	r2, #7
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000670:	4b05      	ldr	r3, [pc, #20]	; (8000688 <MX_SPI1_Init+0x68>)
 8000672:	0018      	movs	r0, r3
 8000674:	f001 fc02 	bl	8001e7c <HAL_SPI_Init>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800067c:	f000 f888 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000028 	.word	0x20000028
 800068c:	40013000 	.word	0x40013000

08000690 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 8000696:	4a15      	ldr	r2, [pc, #84]	; (80006ec <MX_USART2_UART_Init+0x5c>)
 8000698:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 800069c:	22e1      	movs	r2, #225	; 0xe1
 800069e:	0252      	lsls	r2, r2, #9
 80006a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b6:	220c      	movs	r2, #12
 80006b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006c6:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 f9f9 	bl	8002acc <HAL_UART_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006de:	f000 f857 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000080 	.word	0x20000080
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b089      	sub	sp, #36	; 0x24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	240c      	movs	r4, #12
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	0018      	movs	r0, r3
 80006fc:	2314      	movs	r3, #20
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f002 fe7d 	bl	8003400 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b20      	ldr	r3, [pc, #128]	; (8000788 <MX_GPIO_Init+0x98>)
 8000708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800070a:	4b1f      	ldr	r3, [pc, #124]	; (8000788 <MX_GPIO_Init+0x98>)
 800070c:	2104      	movs	r1, #4
 800070e:	430a      	orrs	r2, r1
 8000710:	62da      	str	r2, [r3, #44]	; 0x2c
 8000712:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <MX_GPIO_Init+0x98>)
 8000714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000716:	2204      	movs	r2, #4
 8000718:	4013      	ands	r3, r2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <MX_GPIO_Init+0x98>)
 8000720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000722:	4b19      	ldr	r3, [pc, #100]	; (8000788 <MX_GPIO_Init+0x98>)
 8000724:	2101      	movs	r1, #1
 8000726:	430a      	orrs	r2, r1
 8000728:	62da      	str	r2, [r3, #44]	; 0x2c
 800072a:	4b17      	ldr	r3, [pc, #92]	; (8000788 <MX_GPIO_Init+0x98>)
 800072c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800072e:	2201      	movs	r2, #1
 8000730:	4013      	ands	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	4b14      	ldr	r3, [pc, #80]	; (8000788 <MX_GPIO_Init+0x98>)
 8000738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800073a:	4b13      	ldr	r3, [pc, #76]	; (8000788 <MX_GPIO_Init+0x98>)
 800073c:	2102      	movs	r1, #2
 800073e:	430a      	orrs	r2, r1
 8000740:	62da      	str	r2, [r3, #44]	; 0x2c
 8000742:	4b11      	ldr	r3, [pc, #68]	; (8000788 <MX_GPIO_Init+0x98>)
 8000744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000746:	2202      	movs	r2, #2
 8000748:	4013      	ands	r3, r2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800074e:	4b0f      	ldr	r3, [pc, #60]	; (800078c <MX_GPIO_Init+0x9c>)
 8000750:	2200      	movs	r2, #0
 8000752:	2108      	movs	r1, #8
 8000754:	0018      	movs	r0, r3
 8000756:	f000 fcad 	bl	80010b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800075a:	0021      	movs	r1, r4
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2208      	movs	r2, #8
 8000760:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2201      	movs	r2, #1
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000774:	187b      	adds	r3, r7, r1
 8000776:	4a05      	ldr	r2, [pc, #20]	; (800078c <MX_GPIO_Init+0x9c>)
 8000778:	0019      	movs	r1, r3
 800077a:	0010      	movs	r0, r2
 800077c:	f000 fa5a 	bl	8000c34 <HAL_GPIO_Init>

}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	b009      	add	sp, #36	; 0x24
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	40021000 	.word	0x40021000
 800078c:	50000400 	.word	0x50000400

08000790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
}
 8000796:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000798:	e7fe      	b.n	8000798 <Error_Handler+0x8>
	...

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a0:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <HAL_MspInit+0x24>)
 80007a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_MspInit+0x24>)
 80007a6:	2101      	movs	r1, #1
 80007a8:	430a      	orrs	r2, r1
 80007aa:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <HAL_MspInit+0x24>)
 80007ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007b0:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <HAL_MspInit+0x24>)
 80007b2:	2180      	movs	r1, #128	; 0x80
 80007b4:	0549      	lsls	r1, r1, #21
 80007b6:	430a      	orrs	r2, r1
 80007b8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b089      	sub	sp, #36	; 0x24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	240c      	movs	r4, #12
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f002 fe12 	bl	8003400 <memset>
  if(hspi->Instance==SPI1)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a18      	ldr	r2, [pc, #96]	; (8000844 <HAL_SPI_MspInit+0x80>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d129      	bne.n	800083a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007e6:	4b18      	ldr	r3, [pc, #96]	; (8000848 <HAL_SPI_MspInit+0x84>)
 80007e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <HAL_SPI_MspInit+0x84>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0149      	lsls	r1, r1, #5
 80007f0:	430a      	orrs	r2, r1
 80007f2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <HAL_SPI_MspInit+0x84>)
 80007f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007f8:	4b13      	ldr	r3, [pc, #76]	; (8000848 <HAL_SPI_MspInit+0x84>)
 80007fa:	2101      	movs	r1, #1
 80007fc:	430a      	orrs	r2, r1
 80007fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8000800:	4b11      	ldr	r3, [pc, #68]	; (8000848 <HAL_SPI_MspInit+0x84>)
 8000802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000804:	2201      	movs	r2, #1
 8000806:	4013      	ands	r3, r2
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800080c:	0021      	movs	r1, r4
 800080e:	187b      	adds	r3, r7, r1
 8000810:	22f0      	movs	r2, #240	; 0xf0
 8000812:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2202      	movs	r2, #2
 8000818:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2201      	movs	r2, #1
 800081e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2203      	movs	r2, #3
 8000824:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082c:	187a      	adds	r2, r7, r1
 800082e:	23a0      	movs	r3, #160	; 0xa0
 8000830:	05db      	lsls	r3, r3, #23
 8000832:	0011      	movs	r1, r2
 8000834:	0018      	movs	r0, r3
 8000836:	f000 f9fd 	bl	8000c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b009      	add	sp, #36	; 0x24
 8000840:	bd90      	pop	{r4, r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	40013000 	.word	0x40013000
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a09      	ldr	r2, [pc, #36]	; (8000880 <HAL_SPI_MspDeInit+0x34>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d10b      	bne.n	8000876 <HAL_SPI_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_SPI_MspDeInit+0x38>)
 8000860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000862:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_SPI_MspDeInit+0x38>)
 8000864:	4908      	ldr	r1, [pc, #32]	; (8000888 <HAL_SPI_MspDeInit+0x3c>)
 8000866:	400a      	ands	r2, r1
 8000868:	635a      	str	r2, [r3, #52]	; 0x34
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800086a:	23a0      	movs	r3, #160	; 0xa0
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	21f0      	movs	r1, #240	; 0xf0
 8000870:	0018      	movs	r0, r3
 8000872:	f000 fb4d 	bl	8000f10 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b002      	add	sp, #8
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40013000 	.word	0x40013000
 8000884:	40021000 	.word	0x40021000
 8000888:	ffffefff 	.word	0xffffefff

0800088c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800088c:	b590      	push	{r4, r7, lr}
 800088e:	b089      	sub	sp, #36	; 0x24
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	240c      	movs	r4, #12
 8000896:	193b      	adds	r3, r7, r4
 8000898:	0018      	movs	r0, r3
 800089a:	2314      	movs	r3, #20
 800089c:	001a      	movs	r2, r3
 800089e:	2100      	movs	r1, #0
 80008a0:	f002 fdae 	bl	8003400 <memset>
  if(huart->Instance==USART2)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a18      	ldr	r2, [pc, #96]	; (800090c <HAL_UART_MspInit+0x80>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d129      	bne.n	8000902 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	0289      	lsls	r1, r1, #10
 80008b8:	430a      	orrs	r2, r1
 80008ba:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008bc:	4b14      	ldr	r3, [pc, #80]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008c0:	4b13      	ldr	r3, [pc, #76]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008c2:	2101      	movs	r1, #1
 80008c4:	430a      	orrs	r2, r1
 80008c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008cc:	2201      	movs	r2, #1
 80008ce:	4013      	ands	r3, r2
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80008d4:	0021      	movs	r1, r4
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2202      	movs	r2, #2
 80008e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2203      	movs	r2, #3
 80008ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2204      	movs	r2, #4
 80008f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	187a      	adds	r2, r7, r1
 80008f6:	23a0      	movs	r3, #160	; 0xa0
 80008f8:	05db      	lsls	r3, r3, #23
 80008fa:	0011      	movs	r1, r2
 80008fc:	0018      	movs	r0, r3
 80008fe:	f000 f999 	bl	8000c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	b009      	add	sp, #36	; 0x24
 8000908:	bd90      	pop	{r4, r7, pc}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	40004400 	.word	0x40004400
 8000910:	40021000 	.word	0x40021000
 8000914:	00008004 	.word	0x00008004

08000918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800091c:	e7fe      	b.n	800091c <NMI_Handler+0x4>

0800091e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000922:	e7fe      	b.n	8000922 <HardFault_Handler+0x4>

08000924 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000928:	46c0      	nop			; (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800093c:	f000 f886 	bl	8000a4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000940:	46c0      	nop			; (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000950:	480d      	ldr	r0, [pc, #52]	; (8000988 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000952:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000954:	480d      	ldr	r0, [pc, #52]	; (800098c <LoopForever+0x6>)
  ldr r1, =_edata
 8000956:	490e      	ldr	r1, [pc, #56]	; (8000990 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <LoopForever+0xe>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800095c:	e002      	b.n	8000964 <LoopCopyDataInit>

0800095e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800095e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000962:	3304      	adds	r3, #4

08000964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000968:	d3f9      	bcc.n	800095e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800096a:	4a0b      	ldr	r2, [pc, #44]	; (8000998 <LoopForever+0x12>)
  ldr r4, =_ebss
 800096c:	4c0b      	ldr	r4, [pc, #44]	; (800099c <LoopForever+0x16>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000970:	e001      	b.n	8000976 <LoopFillZerobss>

08000972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000974:	3204      	adds	r2, #4

08000976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000978:	d3fb      	bcc.n	8000972 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800097a:	f7ff ffe4 	bl	8000946 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800097e:	f002 fd1b 	bl	80033b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000982:	f7ff fdc5 	bl	8000510 <main>

08000986 <LoopForever>:

LoopForever:
    b LoopForever
 8000986:	e7fe      	b.n	8000986 <LoopForever>
   ldr   r0, =_estack
 8000988:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800098c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000990:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000994:	080034a4 	.word	0x080034a4
  ldr r2, =_sbss
 8000998:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800099c:	20000108 	.word	0x20000108

080009a0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009a0:	e7fe      	b.n	80009a0 <ADC1_COMP_IRQHandler>
	...

080009a4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009aa:	1dfb      	adds	r3, r7, #7
 80009ac:	2200      	movs	r2, #0
 80009ae:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <HAL_Init+0x3c>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <HAL_Init+0x3c>)
 80009b6:	2140      	movs	r1, #64	; 0x40
 80009b8:	430a      	orrs	r2, r1
 80009ba:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009bc:	2000      	movs	r0, #0
 80009be:	f000 f811 	bl	80009e4 <HAL_InitTick>
 80009c2:	1e03      	subs	r3, r0, #0
 80009c4:	d003      	beq.n	80009ce <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80009c6:	1dfb      	adds	r3, r7, #7
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
 80009cc:	e001      	b.n	80009d2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009ce:	f7ff fee5 	bl	800079c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
}
 80009d6:	0018      	movs	r0, r3
 80009d8:	46bd      	mov	sp, r7
 80009da:	b002      	add	sp, #8
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	40022000 	.word	0x40022000

080009e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <HAL_InitTick+0x5c>)
 80009ee:	681c      	ldr	r4, [r3, #0]
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <HAL_InitTick+0x60>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	0019      	movs	r1, r3
 80009f6:	23fa      	movs	r3, #250	; 0xfa
 80009f8:	0098      	lsls	r0, r3, #2
 80009fa:	f7ff fb85 	bl	8000108 <__udivsi3>
 80009fe:	0003      	movs	r3, r0
 8000a00:	0019      	movs	r1, r3
 8000a02:	0020      	movs	r0, r4
 8000a04:	f7ff fb80 	bl	8000108 <__udivsi3>
 8000a08:	0003      	movs	r3, r0
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f000 f905 	bl	8000c1a <HAL_SYSTICK_Config>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00f      	b.n	8000a38 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d80b      	bhi.n	8000a36 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a1e:	6879      	ldr	r1, [r7, #4]
 8000a20:	2301      	movs	r3, #1
 8000a22:	425b      	negs	r3, r3
 8000a24:	2200      	movs	r2, #0
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 f8e2 	bl	8000bf0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_InitTick+0x64>)
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	e000      	b.n	8000a38 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b003      	add	sp, #12
 8000a3e:	bd90      	pop	{r4, r7, pc}
 8000a40:	20000000 	.word	0x20000000
 8000a44:	20000008 	.word	0x20000008
 8000a48:	20000004 	.word	0x20000004

08000a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a50:	4b05      	ldr	r3, [pc, #20]	; (8000a68 <HAL_IncTick+0x1c>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	001a      	movs	r2, r3
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_IncTick+0x20>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	18d2      	adds	r2, r2, r3
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <HAL_IncTick+0x20>)
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000104 	.word	0x20000104

08000a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  return uwTick;
 8000a74:	4b02      	ldr	r3, [pc, #8]	; (8000a80 <HAL_GetTick+0x10>)
 8000a76:	681b      	ldr	r3, [r3, #0]
}
 8000a78:	0018      	movs	r0, r3
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	20000104 	.word	0x20000104

08000a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a8c:	f7ff fff0 	bl	8000a70 <HAL_GetTick>
 8000a90:	0003      	movs	r3, r0
 8000a92:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	d005      	beq.n	8000aaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ac8 <HAL_Delay+0x44>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	189b      	adds	r3, r3, r2
 8000aa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000aaa:	46c0      	nop			; (mov r8, r8)
 8000aac:	f7ff ffe0 	bl	8000a70 <HAL_GetTick>
 8000ab0:	0002      	movs	r2, r0
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d8f7      	bhi.n	8000aac <HAL_Delay+0x28>
  {
  }
}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b004      	add	sp, #16
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	20000008 	.word	0x20000008

08000acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000acc:	b590      	push	{r4, r7, lr}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	0002      	movs	r2, r0
 8000ad4:	6039      	str	r1, [r7, #0]
 8000ad6:	1dfb      	adds	r3, r7, #7
 8000ad8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b7f      	cmp	r3, #127	; 0x7f
 8000ae0:	d828      	bhi.n	8000b34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ae2:	4a2f      	ldr	r2, [pc, #188]	; (8000ba0 <__NVIC_SetPriority+0xd4>)
 8000ae4:	1dfb      	adds	r3, r7, #7
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	b25b      	sxtb	r3, r3
 8000aea:	089b      	lsrs	r3, r3, #2
 8000aec:	33c0      	adds	r3, #192	; 0xc0
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	589b      	ldr	r3, [r3, r2]
 8000af2:	1dfa      	adds	r2, r7, #7
 8000af4:	7812      	ldrb	r2, [r2, #0]
 8000af6:	0011      	movs	r1, r2
 8000af8:	2203      	movs	r2, #3
 8000afa:	400a      	ands	r2, r1
 8000afc:	00d2      	lsls	r2, r2, #3
 8000afe:	21ff      	movs	r1, #255	; 0xff
 8000b00:	4091      	lsls	r1, r2
 8000b02:	000a      	movs	r2, r1
 8000b04:	43d2      	mvns	r2, r2
 8000b06:	401a      	ands	r2, r3
 8000b08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	019b      	lsls	r3, r3, #6
 8000b0e:	22ff      	movs	r2, #255	; 0xff
 8000b10:	401a      	ands	r2, r3
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	0018      	movs	r0, r3
 8000b18:	2303      	movs	r3, #3
 8000b1a:	4003      	ands	r3, r0
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b20:	481f      	ldr	r0, [pc, #124]	; (8000ba0 <__NVIC_SetPriority+0xd4>)
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	089b      	lsrs	r3, r3, #2
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	33c0      	adds	r3, #192	; 0xc0
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b32:	e031      	b.n	8000b98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b34:	4a1b      	ldr	r2, [pc, #108]	; (8000ba4 <__NVIC_SetPriority+0xd8>)
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	230f      	movs	r3, #15
 8000b3e:	400b      	ands	r3, r1
 8000b40:	3b08      	subs	r3, #8
 8000b42:	089b      	lsrs	r3, r3, #2
 8000b44:	3306      	adds	r3, #6
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	18d3      	adds	r3, r2, r3
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	1dfa      	adds	r2, r7, #7
 8000b50:	7812      	ldrb	r2, [r2, #0]
 8000b52:	0011      	movs	r1, r2
 8000b54:	2203      	movs	r2, #3
 8000b56:	400a      	ands	r2, r1
 8000b58:	00d2      	lsls	r2, r2, #3
 8000b5a:	21ff      	movs	r1, #255	; 0xff
 8000b5c:	4091      	lsls	r1, r2
 8000b5e:	000a      	movs	r2, r1
 8000b60:	43d2      	mvns	r2, r2
 8000b62:	401a      	ands	r2, r3
 8000b64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	019b      	lsls	r3, r3, #6
 8000b6a:	22ff      	movs	r2, #255	; 0xff
 8000b6c:	401a      	ands	r2, r3
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	0018      	movs	r0, r3
 8000b74:	2303      	movs	r3, #3
 8000b76:	4003      	ands	r3, r0
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b7c:	4809      	ldr	r0, [pc, #36]	; (8000ba4 <__NVIC_SetPriority+0xd8>)
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	001c      	movs	r4, r3
 8000b84:	230f      	movs	r3, #15
 8000b86:	4023      	ands	r3, r4
 8000b88:	3b08      	subs	r3, #8
 8000b8a:	089b      	lsrs	r3, r3, #2
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	3306      	adds	r3, #6
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	18c3      	adds	r3, r0, r3
 8000b94:	3304      	adds	r3, #4
 8000b96:	601a      	str	r2, [r3, #0]
}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b003      	add	sp, #12
 8000b9e:	bd90      	pop	{r4, r7, pc}
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	1e5a      	subs	r2, r3, #1
 8000bb4:	2380      	movs	r3, #128	; 0x80
 8000bb6:	045b      	lsls	r3, r3, #17
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d301      	bcc.n	8000bc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	e010      	b.n	8000be2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc0:	4b0a      	ldr	r3, [pc, #40]	; (8000bec <SysTick_Config+0x44>)
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	3a01      	subs	r2, #1
 8000bc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bc8:	2301      	movs	r3, #1
 8000bca:	425b      	negs	r3, r3
 8000bcc:	2103      	movs	r1, #3
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f7ff ff7c 	bl	8000acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <SysTick_Config+0x44>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <SysTick_Config+0x44>)
 8000bdc:	2207      	movs	r2, #7
 8000bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	e000e010 	.word	0xe000e010

08000bf0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
 8000bfa:	210f      	movs	r1, #15
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	1c02      	adds	r2, r0, #0
 8000c00:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	b25b      	sxtb	r3, r3
 8000c0a:	0011      	movs	r1, r2
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f7ff ff5d 	bl	8000acc <__NVIC_SetPriority>
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b004      	add	sp, #16
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b082      	sub	sp, #8
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff ffbf 	bl	8000ba8 <SysTick_Config>
 8000c2a:	0003      	movs	r3, r0
}
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b002      	add	sp, #8
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c4a:	e149      	b.n	8000ee0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2101      	movs	r1, #1
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	4091      	lsls	r1, r2
 8000c56:	000a      	movs	r2, r1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d100      	bne.n	8000c64 <HAL_GPIO_Init+0x30>
 8000c62:	e13a      	b.n	8000eda <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	2203      	movs	r2, #3
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d005      	beq.n	8000c7c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2203      	movs	r2, #3
 8000c76:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d130      	bne.n	8000cde <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2203      	movs	r2, #3
 8000c88:	409a      	lsls	r2, r3
 8000c8a:	0013      	movs	r3, r2
 8000c8c:	43da      	mvns	r2, r3
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	4013      	ands	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	409a      	lsls	r2, r3
 8000c9e:	0013      	movs	r3, r2
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	693a      	ldr	r2, [r7, #16]
 8000caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	091b      	lsrs	r3, r3, #4
 8000cc8:	2201      	movs	r2, #1
 8000cca:	401a      	ands	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d017      	beq.n	8000d1a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	409a      	lsls	r2, r3
 8000cf8:	0013      	movs	r3, r2
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	4013      	ands	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	689a      	ldr	r2, [r3, #8]
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	409a      	lsls	r2, r3
 8000d0c:	0013      	movs	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2203      	movs	r2, #3
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d123      	bne.n	8000d6e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	08da      	lsrs	r2, r3, #3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	3208      	adds	r2, #8
 8000d2e:	0092      	lsls	r2, r2, #2
 8000d30:	58d3      	ldr	r3, [r2, r3]
 8000d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	2207      	movs	r2, #7
 8000d38:	4013      	ands	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	691a      	ldr	r2, [r3, #16]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	2107      	movs	r1, #7
 8000d52:	400b      	ands	r3, r1
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	08da      	lsrs	r2, r3, #3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3208      	adds	r2, #8
 8000d68:	0092      	lsls	r2, r2, #2
 8000d6a:	6939      	ldr	r1, [r7, #16]
 8000d6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	2203      	movs	r2, #3
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	23c0      	movs	r3, #192	; 0xc0
 8000da8:	029b      	lsls	r3, r3, #10
 8000daa:	4013      	ands	r3, r2
 8000dac:	d100      	bne.n	8000db0 <HAL_GPIO_Init+0x17c>
 8000dae:	e094      	b.n	8000eda <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db0:	4b51      	ldr	r3, [pc, #324]	; (8000ef8 <HAL_GPIO_Init+0x2c4>)
 8000db2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000db4:	4b50      	ldr	r3, [pc, #320]	; (8000ef8 <HAL_GPIO_Init+0x2c4>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	430a      	orrs	r2, r1
 8000dba:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dbc:	4a4f      	ldr	r2, [pc, #316]	; (8000efc <HAL_GPIO_Init+0x2c8>)
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	089b      	lsrs	r3, r3, #2
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	589b      	ldr	r3, [r3, r2]
 8000dc8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	220f      	movs	r2, #15
 8000dd4:	409a      	lsls	r2, r3
 8000dd6:	0013      	movs	r3, r2
 8000dd8:	43da      	mvns	r2, r3
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	23a0      	movs	r3, #160	; 0xa0
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d013      	beq.n	8000e12 <HAL_GPIO_Init+0x1de>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a44      	ldr	r2, [pc, #272]	; (8000f00 <HAL_GPIO_Init+0x2cc>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d00d      	beq.n	8000e0e <HAL_GPIO_Init+0x1da>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a43      	ldr	r2, [pc, #268]	; (8000f04 <HAL_GPIO_Init+0x2d0>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d007      	beq.n	8000e0a <HAL_GPIO_Init+0x1d6>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a42      	ldr	r2, [pc, #264]	; (8000f08 <HAL_GPIO_Init+0x2d4>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d101      	bne.n	8000e06 <HAL_GPIO_Init+0x1d2>
 8000e02:	2305      	movs	r3, #5
 8000e04:	e006      	b.n	8000e14 <HAL_GPIO_Init+0x1e0>
 8000e06:	2306      	movs	r3, #6
 8000e08:	e004      	b.n	8000e14 <HAL_GPIO_Init+0x1e0>
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	e002      	b.n	8000e14 <HAL_GPIO_Init+0x1e0>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e000      	b.n	8000e14 <HAL_GPIO_Init+0x1e0>
 8000e12:	2300      	movs	r3, #0
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	2103      	movs	r1, #3
 8000e18:	400a      	ands	r2, r1
 8000e1a:	0092      	lsls	r2, r2, #2
 8000e1c:	4093      	lsls	r3, r2
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e24:	4935      	ldr	r1, [pc, #212]	; (8000efc <HAL_GPIO_Init+0x2c8>)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	089b      	lsrs	r3, r3, #2
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e32:	4b36      	ldr	r3, [pc, #216]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	025b      	lsls	r3, r3, #9
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e56:	4b2d      	ldr	r3, [pc, #180]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e5c:	4b2b      	ldr	r3, [pc, #172]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	43da      	mvns	r2, r3
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685a      	ldr	r2, [r3, #4]
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	029b      	lsls	r3, r3, #10
 8000e74:	4013      	ands	r3, r2
 8000e76:	d003      	beq.n	8000e80 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e80:	4b22      	ldr	r3, [pc, #136]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e86:	4b21      	ldr	r3, [pc, #132]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	035b      	lsls	r3, r3, #13
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	d003      	beq.n	8000eaa <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000eaa:	4b18      	ldr	r3, [pc, #96]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000eb0:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	43da      	mvns	r2, r3
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	039b      	lsls	r3, r3, #14
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d003      	beq.n	8000ed4 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ed4:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <HAL_GPIO_Init+0x2d8>)
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	3301      	adds	r3, #1
 8000ede:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	40da      	lsrs	r2, r3
 8000ee8:	1e13      	subs	r3, r2, #0
 8000eea:	d000      	beq.n	8000eee <HAL_GPIO_Init+0x2ba>
 8000eec:	e6ae      	b.n	8000c4c <HAL_GPIO_Init+0x18>
  }
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b006      	add	sp, #24
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	40010000 	.word	0x40010000
 8000f00:	50000400 	.word	0x50000400
 8000f04:	50000800 	.word	0x50000800
 8000f08:	50001c00 	.word	0x50001c00
 8000f0c:	40010400 	.word	0x40010400

08000f10 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8000f26:	e0b0      	b.n	800108a <HAL_GPIO_DeInit+0x17a>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d100      	bne.n	8000f3c <HAL_GPIO_DeInit+0x2c>
 8000f3a:	e0a3      	b.n	8001084 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8000f3c:	4a58      	ldr	r2, [pc, #352]	; (80010a0 <HAL_GPIO_DeInit+0x190>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	589b      	ldr	r3, [r3, r2]
 8000f48:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	4013      	ands	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	220f      	movs	r2, #15
 8000f54:	409a      	lsls	r2, r3
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	23a0      	movs	r3, #160	; 0xa0
 8000f60:	05db      	lsls	r3, r3, #23
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d013      	beq.n	8000f8e <HAL_GPIO_DeInit+0x7e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4e      	ldr	r2, [pc, #312]	; (80010a4 <HAL_GPIO_DeInit+0x194>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d00d      	beq.n	8000f8a <HAL_GPIO_DeInit+0x7a>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4d      	ldr	r2, [pc, #308]	; (80010a8 <HAL_GPIO_DeInit+0x198>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d007      	beq.n	8000f86 <HAL_GPIO_DeInit+0x76>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4c      	ldr	r2, [pc, #304]	; (80010ac <HAL_GPIO_DeInit+0x19c>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d101      	bne.n	8000f82 <HAL_GPIO_DeInit+0x72>
 8000f7e:	2305      	movs	r3, #5
 8000f80:	e006      	b.n	8000f90 <HAL_GPIO_DeInit+0x80>
 8000f82:	2306      	movs	r3, #6
 8000f84:	e004      	b.n	8000f90 <HAL_GPIO_DeInit+0x80>
 8000f86:	2302      	movs	r3, #2
 8000f88:	e002      	b.n	8000f90 <HAL_GPIO_DeInit+0x80>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <HAL_GPIO_DeInit+0x80>
 8000f8e:	2300      	movs	r3, #0
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	2103      	movs	r1, #3
 8000f94:	400a      	ands	r2, r1
 8000f96:	0092      	lsls	r2, r2, #2
 8000f98:	4093      	lsls	r3, r2
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d132      	bne.n	8001006 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000fa0:	4b43      	ldr	r3, [pc, #268]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	4b41      	ldr	r3, [pc, #260]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000faa:	400a      	ands	r2, r1
 8000fac:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8000fae:	4b40      	ldr	r3, [pc, #256]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	43d9      	mvns	r1, r3
 8000fb6:	4b3e      	ldr	r3, [pc, #248]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fb8:	400a      	ands	r2, r1
 8000fba:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8000fbc:	4b3c      	ldr	r3, [pc, #240]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	43d9      	mvns	r1, r3
 8000fc4:	4b3a      	ldr	r3, [pc, #232]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fc6:	400a      	ands	r2, r1
 8000fc8:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8000fca:	4b39      	ldr	r3, [pc, #228]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fcc:	68da      	ldr	r2, [r3, #12]
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	43d9      	mvns	r1, r3
 8000fd2:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <HAL_GPIO_DeInit+0x1a0>)
 8000fd4:	400a      	ands	r2, r1
 8000fd6:	60da      	str	r2, [r3, #12]
        
        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	2203      	movs	r2, #3
 8000fdc:	4013      	ands	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	409a      	lsls	r2, r3
 8000fe4:	0013      	movs	r3, r2
 8000fe6:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8000fe8:	4a2d      	ldr	r2, [pc, #180]	; (80010a0 <HAL_GPIO_DeInit+0x190>)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	089b      	lsrs	r3, r3, #2
 8000fee:	3302      	adds	r3, #2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	589a      	ldr	r2, [r3, r2]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	4829      	ldr	r0, [pc, #164]	; (80010a0 <HAL_GPIO_DeInit+0x190>)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	400a      	ands	r2, r1
 8001000:	3302      	adds	r3, #2
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2103      	movs	r1, #3
 8001010:	4099      	lsls	r1, r3
 8001012:	000b      	movs	r3, r1
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	08da      	lsrs	r2, r3, #3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3208      	adds	r2, #8
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	58d3      	ldr	r3, [r2, r3]
 8001026:	697a      	ldr	r2, [r7, #20]
 8001028:	2107      	movs	r1, #7
 800102a:	400a      	ands	r2, r1
 800102c:	0092      	lsls	r2, r2, #2
 800102e:	210f      	movs	r1, #15
 8001030:	4091      	lsls	r1, r2
 8001032:	000a      	movs	r2, r1
 8001034:	43d1      	mvns	r1, r2
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	08d2      	lsrs	r2, r2, #3
 800103a:	4019      	ands	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	0092      	lsls	r2, r2, #2
 8001042:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	697a      	ldr	r2, [r7, #20]
 800104a:	0052      	lsls	r2, r2, #1
 800104c:	2103      	movs	r1, #3
 800104e:	4091      	lsls	r1, r2
 8001050:	000a      	movs	r2, r1
 8001052:	43d2      	mvns	r2, r2
 8001054:	401a      	ands	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2101      	movs	r1, #1
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	4091      	lsls	r1, r2
 8001064:	000a      	movs	r2, r1
 8001066:	43d2      	mvns	r2, r2
 8001068:	401a      	ands	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	697a      	ldr	r2, [r7, #20]
 8001074:	0052      	lsls	r2, r2, #1
 8001076:	2103      	movs	r1, #3
 8001078:	4091      	lsls	r1, r2
 800107a:	000a      	movs	r2, r1
 800107c:	43d2      	mvns	r2, r2
 800107e:	401a      	ands	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	609a      	str	r2, [r3, #8]
    }
    position++;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 800108a:	683a      	ldr	r2, [r7, #0]
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	40da      	lsrs	r2, r3
 8001090:	1e13      	subs	r3, r2, #0
 8001092:	d000      	beq.n	8001096 <HAL_GPIO_DeInit+0x186>
 8001094:	e748      	b.n	8000f28 <HAL_GPIO_DeInit+0x18>
  }
}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b006      	add	sp, #24
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40010000 	.word	0x40010000
 80010a4:	50000400 	.word	0x50000400
 80010a8:	50000800 	.word	0x50000800
 80010ac:	50001c00 	.word	0x50001c00
 80010b0:	40010400 	.word	0x40010400

080010b4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	0008      	movs	r0, r1
 80010be:	0011      	movs	r1, r2
 80010c0:	1cbb      	adds	r3, r7, #2
 80010c2:	1c02      	adds	r2, r0, #0
 80010c4:	801a      	strh	r2, [r3, #0]
 80010c6:	1c7b      	adds	r3, r7, #1
 80010c8:	1c0a      	adds	r2, r1, #0
 80010ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010cc:	1c7b      	adds	r3, r7, #1
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d4:	1cbb      	adds	r3, r7, #2
 80010d6:	881a      	ldrh	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80010dc:	e003      	b.n	80010e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80010de:	1cbb      	adds	r3, r7, #2
 80010e0:	881a      	ldrh	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b08a      	sub	sp, #40	; 0x28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d102      	bne.n	8001104 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	f000 fb6c 	bl	80017dc <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001104:	4bc8      	ldr	r3, [pc, #800]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	220c      	movs	r2, #12
 800110a:	4013      	ands	r3, r2
 800110c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800110e:	4bc6      	ldr	r3, [pc, #792]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	2380      	movs	r3, #128	; 0x80
 8001114:	025b      	lsls	r3, r3, #9
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2201      	movs	r2, #1
 8001120:	4013      	ands	r3, r2
 8001122:	d100      	bne.n	8001126 <HAL_RCC_OscConfig+0x36>
 8001124:	e07d      	b.n	8001222 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	2b08      	cmp	r3, #8
 800112a:	d007      	beq.n	800113c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	2b0c      	cmp	r3, #12
 8001130:	d112      	bne.n	8001158 <HAL_RCC_OscConfig+0x68>
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	025b      	lsls	r3, r3, #9
 8001138:	429a      	cmp	r2, r3
 800113a:	d10d      	bne.n	8001158 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800113c:	4bba      	ldr	r3, [pc, #744]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	2380      	movs	r3, #128	; 0x80
 8001142:	029b      	lsls	r3, r3, #10
 8001144:	4013      	ands	r3, r2
 8001146:	d100      	bne.n	800114a <HAL_RCC_OscConfig+0x5a>
 8001148:	e06a      	b.n	8001220 <HAL_RCC_OscConfig+0x130>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d166      	bne.n	8001220 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	f000 fb42 	bl	80017dc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	025b      	lsls	r3, r3, #9
 8001160:	429a      	cmp	r2, r3
 8001162:	d107      	bne.n	8001174 <HAL_RCC_OscConfig+0x84>
 8001164:	4bb0      	ldr	r3, [pc, #704]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4baf      	ldr	r3, [pc, #700]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	0249      	lsls	r1, r1, #9
 800116e:	430a      	orrs	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e027      	b.n	80011c4 <HAL_RCC_OscConfig+0xd4>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685a      	ldr	r2, [r3, #4]
 8001178:	23a0      	movs	r3, #160	; 0xa0
 800117a:	02db      	lsls	r3, r3, #11
 800117c:	429a      	cmp	r2, r3
 800117e:	d10e      	bne.n	800119e <HAL_RCC_OscConfig+0xae>
 8001180:	4ba9      	ldr	r3, [pc, #676]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4ba8      	ldr	r3, [pc, #672]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001186:	2180      	movs	r1, #128	; 0x80
 8001188:	02c9      	lsls	r1, r1, #11
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	4ba6      	ldr	r3, [pc, #664]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4ba5      	ldr	r3, [pc, #660]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0249      	lsls	r1, r1, #9
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e012      	b.n	80011c4 <HAL_RCC_OscConfig+0xd4>
 800119e:	4ba2      	ldr	r3, [pc, #648]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4ba1      	ldr	r3, [pc, #644]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011a4:	49a1      	ldr	r1, [pc, #644]	; (800142c <HAL_RCC_OscConfig+0x33c>)
 80011a6:	400a      	ands	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	4b9f      	ldr	r3, [pc, #636]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	2380      	movs	r3, #128	; 0x80
 80011b0:	025b      	lsls	r3, r3, #9
 80011b2:	4013      	ands	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4b9b      	ldr	r3, [pc, #620]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b9a      	ldr	r3, [pc, #616]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011be:	499c      	ldr	r1, [pc, #624]	; (8001430 <HAL_RCC_OscConfig+0x340>)
 80011c0:	400a      	ands	r2, r1
 80011c2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d014      	beq.n	80011f6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fc50 	bl	8000a70 <HAL_GetTick>
 80011d0:	0003      	movs	r3, r0
 80011d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d6:	f7ff fc4b 	bl	8000a70 <HAL_GetTick>
 80011da:	0002      	movs	r2, r0
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b64      	cmp	r3, #100	; 0x64
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e2f9      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011e8:	4b8f      	ldr	r3, [pc, #572]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	2380      	movs	r3, #128	; 0x80
 80011ee:	029b      	lsls	r3, r3, #10
 80011f0:	4013      	ands	r3, r2
 80011f2:	d0f0      	beq.n	80011d6 <HAL_RCC_OscConfig+0xe6>
 80011f4:	e015      	b.n	8001222 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f6:	f7ff fc3b 	bl	8000a70 <HAL_GetTick>
 80011fa:	0003      	movs	r3, r0
 80011fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001200:	f7ff fc36 	bl	8000a70 <HAL_GetTick>
 8001204:	0002      	movs	r2, r0
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b64      	cmp	r3, #100	; 0x64
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e2e4      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001212:	4b85      	ldr	r3, [pc, #532]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	029b      	lsls	r3, r3, #10
 800121a:	4013      	ands	r3, r2
 800121c:	d1f0      	bne.n	8001200 <HAL_RCC_OscConfig+0x110>
 800121e:	e000      	b.n	8001222 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001220:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2202      	movs	r2, #2
 8001228:	4013      	ands	r3, r2
 800122a:	d100      	bne.n	800122e <HAL_RCC_OscConfig+0x13e>
 800122c:	e099      	b.n	8001362 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	2220      	movs	r2, #32
 8001238:	4013      	ands	r3, r2
 800123a:	d009      	beq.n	8001250 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800123c:	4b7a      	ldr	r3, [pc, #488]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	4b79      	ldr	r3, [pc, #484]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001242:	2120      	movs	r1, #32
 8001244:	430a      	orrs	r2, r1
 8001246:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	2220      	movs	r2, #32
 800124c:	4393      	bics	r3, r2
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	2b04      	cmp	r3, #4
 8001254:	d005      	beq.n	8001262 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	2b0c      	cmp	r3, #12
 800125a:	d13e      	bne.n	80012da <HAL_RCC_OscConfig+0x1ea>
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d13b      	bne.n	80012da <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001262:	4b71      	ldr	r3, [pc, #452]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2204      	movs	r2, #4
 8001268:	4013      	ands	r3, r2
 800126a:	d004      	beq.n	8001276 <HAL_RCC_OscConfig+0x186>
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e2b2      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001276:	4b6c      	ldr	r3, [pc, #432]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4a6e      	ldr	r2, [pc, #440]	; (8001434 <HAL_RCC_OscConfig+0x344>)
 800127c:	4013      	ands	r3, r2
 800127e:	0019      	movs	r1, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	4b68      	ldr	r3, [pc, #416]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001288:	430a      	orrs	r2, r1
 800128a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800128c:	4b66      	ldr	r3, [pc, #408]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2209      	movs	r2, #9
 8001292:	4393      	bics	r3, r2
 8001294:	0019      	movs	r1, r3
 8001296:	4b64      	ldr	r3, [pc, #400]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800129a:	430a      	orrs	r2, r1
 800129c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800129e:	f000 fbeb 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 80012a2:	0001      	movs	r1, r0
 80012a4:	4b60      	ldr	r3, [pc, #384]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	091b      	lsrs	r3, r3, #4
 80012aa:	220f      	movs	r2, #15
 80012ac:	4013      	ands	r3, r2
 80012ae:	4a62      	ldr	r2, [pc, #392]	; (8001438 <HAL_RCC_OscConfig+0x348>)
 80012b0:	5cd3      	ldrb	r3, [r2, r3]
 80012b2:	000a      	movs	r2, r1
 80012b4:	40da      	lsrs	r2, r3
 80012b6:	4b61      	ldr	r3, [pc, #388]	; (800143c <HAL_RCC_OscConfig+0x34c>)
 80012b8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80012ba:	4b61      	ldr	r3, [pc, #388]	; (8001440 <HAL_RCC_OscConfig+0x350>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2513      	movs	r5, #19
 80012c0:	197c      	adds	r4, r7, r5
 80012c2:	0018      	movs	r0, r3
 80012c4:	f7ff fb8e 	bl	80009e4 <HAL_InitTick>
 80012c8:	0003      	movs	r3, r0
 80012ca:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80012cc:	197b      	adds	r3, r7, r5
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d046      	beq.n	8001362 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80012d4:	197b      	adds	r3, r7, r5
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	e280      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80012da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d027      	beq.n	8001330 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012e0:	4b51      	ldr	r3, [pc, #324]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2209      	movs	r2, #9
 80012e6:	4393      	bics	r3, r2
 80012e8:	0019      	movs	r1, r3
 80012ea:	4b4f      	ldr	r3, [pc, #316]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80012ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012ee:	430a      	orrs	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f2:	f7ff fbbd 	bl	8000a70 <HAL_GetTick>
 80012f6:	0003      	movs	r3, r0
 80012f8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012fc:	f7ff fbb8 	bl	8000a70 <HAL_GetTick>
 8001300:	0002      	movs	r2, r0
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b02      	cmp	r3, #2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e266      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800130e:	4b46      	ldr	r3, [pc, #280]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2204      	movs	r2, #4
 8001314:	4013      	ands	r3, r2
 8001316:	d0f1      	beq.n	80012fc <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001318:	4b43      	ldr	r3, [pc, #268]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	4a45      	ldr	r2, [pc, #276]	; (8001434 <HAL_RCC_OscConfig+0x344>)
 800131e:	4013      	ands	r3, r2
 8001320:	0019      	movs	r1, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	691b      	ldr	r3, [r3, #16]
 8001326:	021a      	lsls	r2, r3, #8
 8001328:	4b3f      	ldr	r3, [pc, #252]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800132a:	430a      	orrs	r2, r1
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	e018      	b.n	8001362 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001330:	4b3d      	ldr	r3, [pc, #244]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b3c      	ldr	r3, [pc, #240]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001336:	2101      	movs	r1, #1
 8001338:	438a      	bics	r2, r1
 800133a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fb98 	bl	8000a70 <HAL_GetTick>
 8001340:	0003      	movs	r3, r0
 8001342:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001346:	f7ff fb93 	bl	8000a70 <HAL_GetTick>
 800134a:	0002      	movs	r2, r0
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e241      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001358:	4b33      	ldr	r3, [pc, #204]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2204      	movs	r2, #4
 800135e:	4013      	ands	r3, r2
 8001360:	d1f1      	bne.n	8001346 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2210      	movs	r2, #16
 8001368:	4013      	ands	r3, r2
 800136a:	d100      	bne.n	800136e <HAL_RCC_OscConfig+0x27e>
 800136c:	e0a1      	b.n	80014b2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d140      	bne.n	80013f6 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001374:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	2380      	movs	r3, #128	; 0x80
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4013      	ands	r3, r2
 800137e:	d005      	beq.n	800138c <HAL_RCC_OscConfig+0x29c>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e227      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	4a2c      	ldr	r2, [pc, #176]	; (8001444 <HAL_RCC_OscConfig+0x354>)
 8001392:	4013      	ands	r3, r2
 8001394:	0019      	movs	r1, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a1a      	ldr	r2, [r3, #32]
 800139a:	4b23      	ldr	r3, [pc, #140]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 800139c:	430a      	orrs	r2, r1
 800139e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a0:	4b21      	ldr	r3, [pc, #132]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	0a19      	lsrs	r1, r3, #8
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	061a      	lsls	r2, r3, #24
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	0b5b      	lsrs	r3, r3, #13
 80013ba:	3301      	adds	r3, #1
 80013bc:	2280      	movs	r2, #128	; 0x80
 80013be:	0212      	lsls	r2, r2, #8
 80013c0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	091b      	lsrs	r3, r3, #4
 80013c8:	210f      	movs	r1, #15
 80013ca:	400b      	ands	r3, r1
 80013cc:	491a      	ldr	r1, [pc, #104]	; (8001438 <HAL_RCC_OscConfig+0x348>)
 80013ce:	5ccb      	ldrb	r3, [r1, r3]
 80013d0:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80013d2:	4b1a      	ldr	r3, [pc, #104]	; (800143c <HAL_RCC_OscConfig+0x34c>)
 80013d4:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_RCC_OscConfig+0x350>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2513      	movs	r5, #19
 80013dc:	197c      	adds	r4, r7, r5
 80013de:	0018      	movs	r0, r3
 80013e0:	f7ff fb00 	bl	80009e4 <HAL_InitTick>
 80013e4:	0003      	movs	r3, r0
 80013e6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80013e8:	197b      	adds	r3, r7, r5
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d060      	beq.n	80014b2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80013f0:	197b      	adds	r3, r7, r5
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	e1f2      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d03f      	beq.n	800147e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_RCC_OscConfig+0x338>)
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	0049      	lsls	r1, r1, #1
 8001408:	430a      	orrs	r2, r1
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fb30 	bl	8000a70 <HAL_GetTick>
 8001410:	0003      	movs	r3, r0
 8001412:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001414:	e018      	b.n	8001448 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001416:	f7ff fb2b 	bl	8000a70 <HAL_GetTick>
 800141a:	0002      	movs	r2, r0
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d911      	bls.n	8001448 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e1d9      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
 8001428:	40021000 	.word	0x40021000
 800142c:	fffeffff 	.word	0xfffeffff
 8001430:	fffbffff 	.word	0xfffbffff
 8001434:	ffffe0ff 	.word	0xffffe0ff
 8001438:	08003428 	.word	0x08003428
 800143c:	20000000 	.word	0x20000000
 8001440:	20000004 	.word	0x20000004
 8001444:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001448:	4bc9      	ldr	r3, [pc, #804]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	2380      	movs	r3, #128	; 0x80
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4013      	ands	r3, r2
 8001452:	d0e0      	beq.n	8001416 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001454:	4bc6      	ldr	r3, [pc, #792]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	4ac6      	ldr	r2, [pc, #792]	; (8001774 <HAL_RCC_OscConfig+0x684>)
 800145a:	4013      	ands	r3, r2
 800145c:	0019      	movs	r1, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a1a      	ldr	r2, [r3, #32]
 8001462:	4bc3      	ldr	r3, [pc, #780]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001464:	430a      	orrs	r2, r1
 8001466:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001468:	4bc1      	ldr	r3, [pc, #772]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	0a19      	lsrs	r1, r3, #8
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	061a      	lsls	r2, r3, #24
 8001476:	4bbe      	ldr	r3, [pc, #760]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001478:	430a      	orrs	r2, r1
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	e019      	b.n	80014b2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800147e:	4bbc      	ldr	r3, [pc, #752]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4bbb      	ldr	r3, [pc, #748]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001484:	49bc      	ldr	r1, [pc, #752]	; (8001778 <HAL_RCC_OscConfig+0x688>)
 8001486:	400a      	ands	r2, r1
 8001488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148a:	f7ff faf1 	bl	8000a70 <HAL_GetTick>
 800148e:	0003      	movs	r3, r0
 8001490:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001494:	f7ff faec 	bl	8000a70 <HAL_GetTick>
 8001498:	0002      	movs	r2, r0
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e19a      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80014a6:	4bb2      	ldr	r3, [pc, #712]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	2380      	movs	r3, #128	; 0x80
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4013      	ands	r3, r2
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2208      	movs	r2, #8
 80014b8:	4013      	ands	r3, r2
 80014ba:	d036      	beq.n	800152a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	695b      	ldr	r3, [r3, #20]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d019      	beq.n	80014f8 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014c4:	4baa      	ldr	r3, [pc, #680]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014c8:	4ba9      	ldr	r3, [pc, #676]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014ca:	2101      	movs	r1, #1
 80014cc:	430a      	orrs	r2, r1
 80014ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d0:	f7ff face 	bl	8000a70 <HAL_GetTick>
 80014d4:	0003      	movs	r3, r0
 80014d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014da:	f7ff fac9 	bl	8000a70 <HAL_GetTick>
 80014de:	0002      	movs	r2, r0
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e177      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014ec:	4ba0      	ldr	r3, [pc, #640]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014f0:	2202      	movs	r2, #2
 80014f2:	4013      	ands	r3, r2
 80014f4:	d0f1      	beq.n	80014da <HAL_RCC_OscConfig+0x3ea>
 80014f6:	e018      	b.n	800152a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f8:	4b9d      	ldr	r3, [pc, #628]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014fc:	4b9c      	ldr	r3, [pc, #624]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80014fe:	2101      	movs	r1, #1
 8001500:	438a      	bics	r2, r1
 8001502:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001504:	f7ff fab4 	bl	8000a70 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff faaf 	bl	8000a70 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e15d      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001520:	4b93      	ldr	r3, [pc, #588]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001522:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001524:	2202      	movs	r2, #2
 8001526:	4013      	ands	r3, r2
 8001528:	d1f1      	bne.n	800150e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2204      	movs	r2, #4
 8001530:	4013      	ands	r3, r2
 8001532:	d100      	bne.n	8001536 <HAL_RCC_OscConfig+0x446>
 8001534:	e0ae      	b.n	8001694 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001536:	2023      	movs	r0, #35	; 0x23
 8001538:	183b      	adds	r3, r7, r0
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153e:	4b8c      	ldr	r3, [pc, #560]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	055b      	lsls	r3, r3, #21
 8001546:	4013      	ands	r3, r2
 8001548:	d109      	bne.n	800155e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154a:	4b89      	ldr	r3, [pc, #548]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800154c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800154e:	4b88      	ldr	r3, [pc, #544]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	0549      	lsls	r1, r1, #21
 8001554:	430a      	orrs	r2, r1
 8001556:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001558:	183b      	adds	r3, r7, r0
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155e:	4b87      	ldr	r3, [pc, #540]	; (800177c <HAL_RCC_OscConfig+0x68c>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	4013      	ands	r3, r2
 8001568:	d11a      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156a:	4b84      	ldr	r3, [pc, #528]	; (800177c <HAL_RCC_OscConfig+0x68c>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	4b83      	ldr	r3, [pc, #524]	; (800177c <HAL_RCC_OscConfig+0x68c>)
 8001570:	2180      	movs	r1, #128	; 0x80
 8001572:	0049      	lsls	r1, r1, #1
 8001574:	430a      	orrs	r2, r1
 8001576:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001578:	f7ff fa7a 	bl	8000a70 <HAL_GetTick>
 800157c:	0003      	movs	r3, r0
 800157e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001582:	f7ff fa75 	bl	8000a70 <HAL_GetTick>
 8001586:	0002      	movs	r2, r0
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b64      	cmp	r3, #100	; 0x64
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e123      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001594:	4b79      	ldr	r3, [pc, #484]	; (800177c <HAL_RCC_OscConfig+0x68c>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4013      	ands	r3, r2
 800159e:	d0f0      	beq.n	8001582 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d107      	bne.n	80015bc <HAL_RCC_OscConfig+0x4cc>
 80015ac:	4b70      	ldr	r3, [pc, #448]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015b0:	4b6f      	ldr	r3, [pc, #444]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015b2:	2180      	movs	r1, #128	; 0x80
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	430a      	orrs	r2, r1
 80015b8:	651a      	str	r2, [r3, #80]	; 0x50
 80015ba:	e031      	b.n	8001620 <HAL_RCC_OscConfig+0x530>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10c      	bne.n	80015de <HAL_RCC_OscConfig+0x4ee>
 80015c4:	4b6a      	ldr	r3, [pc, #424]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015c8:	4b69      	ldr	r3, [pc, #420]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015ca:	496b      	ldr	r1, [pc, #428]	; (8001778 <HAL_RCC_OscConfig+0x688>)
 80015cc:	400a      	ands	r2, r1
 80015ce:	651a      	str	r2, [r3, #80]	; 0x50
 80015d0:	4b67      	ldr	r3, [pc, #412]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015d4:	4b66      	ldr	r3, [pc, #408]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015d6:	496a      	ldr	r1, [pc, #424]	; (8001780 <HAL_RCC_OscConfig+0x690>)
 80015d8:	400a      	ands	r2, r1
 80015da:	651a      	str	r2, [r3, #80]	; 0x50
 80015dc:	e020      	b.n	8001620 <HAL_RCC_OscConfig+0x530>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	23a0      	movs	r3, #160	; 0xa0
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d10e      	bne.n	8001608 <HAL_RCC_OscConfig+0x518>
 80015ea:	4b61      	ldr	r3, [pc, #388]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015ee:	4b60      	ldr	r3, [pc, #384]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	00c9      	lsls	r1, r1, #3
 80015f4:	430a      	orrs	r2, r1
 80015f6:	651a      	str	r2, [r3, #80]	; 0x50
 80015f8:	4b5d      	ldr	r3, [pc, #372]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015fc:	4b5c      	ldr	r3, [pc, #368]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80015fe:	2180      	movs	r1, #128	; 0x80
 8001600:	0049      	lsls	r1, r1, #1
 8001602:	430a      	orrs	r2, r1
 8001604:	651a      	str	r2, [r3, #80]	; 0x50
 8001606:	e00b      	b.n	8001620 <HAL_RCC_OscConfig+0x530>
 8001608:	4b59      	ldr	r3, [pc, #356]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800160a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800160c:	4b58      	ldr	r3, [pc, #352]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800160e:	495a      	ldr	r1, [pc, #360]	; (8001778 <HAL_RCC_OscConfig+0x688>)
 8001610:	400a      	ands	r2, r1
 8001612:	651a      	str	r2, [r3, #80]	; 0x50
 8001614:	4b56      	ldr	r3, [pc, #344]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001616:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001618:	4b55      	ldr	r3, [pc, #340]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800161a:	4959      	ldr	r1, [pc, #356]	; (8001780 <HAL_RCC_OscConfig+0x690>)
 800161c:	400a      	ands	r2, r1
 800161e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d015      	beq.n	8001654 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001628:	f7ff fa22 	bl	8000a70 <HAL_GetTick>
 800162c:	0003      	movs	r3, r0
 800162e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001630:	e009      	b.n	8001646 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001632:	f7ff fa1d 	bl	8000a70 <HAL_GetTick>
 8001636:	0002      	movs	r2, r0
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	4a51      	ldr	r2, [pc, #324]	; (8001784 <HAL_RCC_OscConfig+0x694>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e0ca      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001646:	4b4a      	ldr	r3, [pc, #296]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001648:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800164a:	2380      	movs	r3, #128	; 0x80
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4013      	ands	r3, r2
 8001650:	d0ef      	beq.n	8001632 <HAL_RCC_OscConfig+0x542>
 8001652:	e014      	b.n	800167e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001654:	f7ff fa0c 	bl	8000a70 <HAL_GetTick>
 8001658:	0003      	movs	r3, r0
 800165a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800165c:	e009      	b.n	8001672 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800165e:	f7ff fa07 	bl	8000a70 <HAL_GetTick>
 8001662:	0002      	movs	r2, r0
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	4a46      	ldr	r2, [pc, #280]	; (8001784 <HAL_RCC_OscConfig+0x694>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e0b4      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001672:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001674:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001676:	2380      	movs	r3, #128	; 0x80
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4013      	ands	r3, r2
 800167c:	d1ef      	bne.n	800165e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800167e:	2323      	movs	r3, #35	; 0x23
 8001680:	18fb      	adds	r3, r7, r3
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d105      	bne.n	8001694 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001688:	4b39      	ldr	r3, [pc, #228]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800168a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800168c:	4b38      	ldr	r3, [pc, #224]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800168e:	493e      	ldr	r1, [pc, #248]	; (8001788 <HAL_RCC_OscConfig+0x698>)
 8001690:	400a      	ands	r2, r1
 8001692:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001698:	2b00      	cmp	r3, #0
 800169a:	d100      	bne.n	800169e <HAL_RCC_OscConfig+0x5ae>
 800169c:	e09d      	b.n	80017da <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	2b0c      	cmp	r3, #12
 80016a2:	d100      	bne.n	80016a6 <HAL_RCC_OscConfig+0x5b6>
 80016a4:	e076      	b.n	8001794 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d145      	bne.n	800173a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ae:	4b30      	ldr	r3, [pc, #192]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80016b4:	4935      	ldr	r1, [pc, #212]	; (800178c <HAL_RCC_OscConfig+0x69c>)
 80016b6:	400a      	ands	r2, r1
 80016b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ba:	f7ff f9d9 	bl	8000a70 <HAL_GetTick>
 80016be:	0003      	movs	r3, r0
 80016c0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c4:	f7ff f9d4 	bl	8000a70 <HAL_GetTick>
 80016c8:	0002      	movs	r2, r0
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e082      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	2380      	movs	r3, #128	; 0x80
 80016dc:	049b      	lsls	r3, r3, #18
 80016de:	4013      	ands	r3, r2
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e2:	4b23      	ldr	r3, [pc, #140]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	4a2a      	ldr	r2, [pc, #168]	; (8001790 <HAL_RCC_OscConfig+0x6a0>)
 80016e8:	4013      	ands	r3, r2
 80016ea:	0019      	movs	r1, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f4:	431a      	orrs	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	431a      	orrs	r2, r3
 80016fc:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 80016fe:	430a      	orrs	r2, r1
 8001700:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001702:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	0449      	lsls	r1, r1, #17
 800170c:	430a      	orrs	r2, r1
 800170e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff f9ae 	bl	8000a70 <HAL_GetTick>
 8001714:	0003      	movs	r3, r0
 8001716:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171a:	f7ff f9a9 	bl	8000a70 <HAL_GetTick>
 800171e:	0002      	movs	r2, r0
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e057      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	049b      	lsls	r3, r3, #18
 8001734:	4013      	ands	r3, r2
 8001736:	d0f0      	beq.n	800171a <HAL_RCC_OscConfig+0x62a>
 8001738:	e04f      	b.n	80017da <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001740:	4912      	ldr	r1, [pc, #72]	; (800178c <HAL_RCC_OscConfig+0x69c>)
 8001742:	400a      	ands	r2, r1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff f993 	bl	8000a70 <HAL_GetTick>
 800174a:	0003      	movs	r3, r0
 800174c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff f98e 	bl	8000a70 <HAL_GetTick>
 8001754:	0002      	movs	r2, r0
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e03c      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001762:	4b03      	ldr	r3, [pc, #12]	; (8001770 <HAL_RCC_OscConfig+0x680>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	2380      	movs	r3, #128	; 0x80
 8001768:	049b      	lsls	r3, r3, #18
 800176a:	4013      	ands	r3, r2
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x660>
 800176e:	e034      	b.n	80017da <HAL_RCC_OscConfig+0x6ea>
 8001770:	40021000 	.word	0x40021000
 8001774:	ffff1fff 	.word	0xffff1fff
 8001778:	fffffeff 	.word	0xfffffeff
 800177c:	40007000 	.word	0x40007000
 8001780:	fffffbff 	.word	0xfffffbff
 8001784:	00001388 	.word	0x00001388
 8001788:	efffffff 	.word	0xefffffff
 800178c:	feffffff 	.word	0xfeffffff
 8001790:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	2b01      	cmp	r3, #1
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e01d      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017a0:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_RCC_OscConfig+0x6f4>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	2380      	movs	r3, #128	; 0x80
 80017aa:	025b      	lsls	r3, r3, #9
 80017ac:	401a      	ands	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d10f      	bne.n	80017d6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	23f0      	movs	r3, #240	; 0xf0
 80017ba:	039b      	lsls	r3, r3, #14
 80017bc:	401a      	ands	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d107      	bne.n	80017d6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	23c0      	movs	r3, #192	; 0xc0
 80017ca:	041b      	lsls	r3, r3, #16
 80017cc:	401a      	ands	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d001      	beq.n	80017da <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	0018      	movs	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	b00a      	add	sp, #40	; 0x28
 80017e2:	bdb0      	pop	{r4, r5, r7, pc}
 80017e4:	40021000 	.word	0x40021000

080017e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e8:	b5b0      	push	{r4, r5, r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e128      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017fc:	4b96      	ldr	r3, [pc, #600]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	4013      	ands	r3, r2
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d91e      	bls.n	8001848 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180a:	4b93      	ldr	r3, [pc, #588]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2201      	movs	r2, #1
 8001810:	4393      	bics	r3, r2
 8001812:	0019      	movs	r1, r3
 8001814:	4b90      	ldr	r3, [pc, #576]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	430a      	orrs	r2, r1
 800181a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800181c:	f7ff f928 	bl	8000a70 <HAL_GetTick>
 8001820:	0003      	movs	r3, r0
 8001822:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001824:	e009      	b.n	800183a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001826:	f7ff f923 	bl	8000a70 <HAL_GetTick>
 800182a:	0002      	movs	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	4a8a      	ldr	r2, [pc, #552]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e109      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800183a:	4b87      	ldr	r3, [pc, #540]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2201      	movs	r2, #1
 8001840:	4013      	ands	r3, r2
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	429a      	cmp	r2, r3
 8001846:	d1ee      	bne.n	8001826 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2202      	movs	r2, #2
 800184e:	4013      	ands	r3, r2
 8001850:	d009      	beq.n	8001866 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001852:	4b83      	ldr	r3, [pc, #524]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	22f0      	movs	r2, #240	; 0xf0
 8001858:	4393      	bics	r3, r2
 800185a:	0019      	movs	r1, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	4b7f      	ldr	r3, [pc, #508]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001862:	430a      	orrs	r2, r1
 8001864:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2201      	movs	r2, #1
 800186c:	4013      	ands	r3, r2
 800186e:	d100      	bne.n	8001872 <HAL_RCC_ClockConfig+0x8a>
 8001870:	e089      	b.n	8001986 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d107      	bne.n	800188a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800187a:	4b79      	ldr	r3, [pc, #484]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	029b      	lsls	r3, r3, #10
 8001882:	4013      	ands	r3, r2
 8001884:	d120      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e0e1      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001892:	4b73      	ldr	r3, [pc, #460]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	2380      	movs	r3, #128	; 0x80
 8001898:	049b      	lsls	r3, r3, #18
 800189a:	4013      	ands	r3, r2
 800189c:	d114      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e0d5      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d106      	bne.n	80018b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018aa:	4b6d      	ldr	r3, [pc, #436]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2204      	movs	r2, #4
 80018b0:	4013      	ands	r3, r2
 80018b2:	d109      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e0ca      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018b8:	4b69      	ldr	r3, [pc, #420]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4013      	ands	r3, r2
 80018c2:	d101      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e0c2      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018c8:	4b65      	ldr	r3, [pc, #404]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2203      	movs	r2, #3
 80018ce:	4393      	bics	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	4b62      	ldr	r3, [pc, #392]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80018d8:	430a      	orrs	r2, r1
 80018da:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018dc:	f7ff f8c8 	bl	8000a70 <HAL_GetTick>
 80018e0:	0003      	movs	r3, r0
 80018e2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d111      	bne.n	8001910 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018ec:	e009      	b.n	8001902 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ee:	f7ff f8bf 	bl	8000a70 <HAL_GetTick>
 80018f2:	0002      	movs	r2, r0
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	4a58      	ldr	r2, [pc, #352]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e0a5      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001902:	4b57      	ldr	r3, [pc, #348]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	220c      	movs	r2, #12
 8001908:	4013      	ands	r3, r2
 800190a:	2b08      	cmp	r3, #8
 800190c:	d1ef      	bne.n	80018ee <HAL_RCC_ClockConfig+0x106>
 800190e:	e03a      	b.n	8001986 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b03      	cmp	r3, #3
 8001916:	d111      	bne.n	800193c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001918:	e009      	b.n	800192e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191a:	f7ff f8a9 	bl	8000a70 <HAL_GetTick>
 800191e:	0002      	movs	r2, r0
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	4a4d      	ldr	r2, [pc, #308]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d901      	bls.n	800192e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e08f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800192e:	4b4c      	ldr	r3, [pc, #304]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	220c      	movs	r2, #12
 8001934:	4013      	ands	r3, r2
 8001936:	2b0c      	cmp	r3, #12
 8001938:	d1ef      	bne.n	800191a <HAL_RCC_ClockConfig+0x132>
 800193a:	e024      	b.n	8001986 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d11b      	bne.n	800197c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001944:	e009      	b.n	800195a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001946:	f7ff f893 	bl	8000a70 <HAL_GetTick>
 800194a:	0002      	movs	r2, r0
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	4a42      	ldr	r2, [pc, #264]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e079      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800195a:	4b41      	ldr	r3, [pc, #260]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	220c      	movs	r2, #12
 8001960:	4013      	ands	r3, r2
 8001962:	2b04      	cmp	r3, #4
 8001964:	d1ef      	bne.n	8001946 <HAL_RCC_ClockConfig+0x15e>
 8001966:	e00e      	b.n	8001986 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001968:	f7ff f882 	bl	8000a70 <HAL_GetTick>
 800196c:	0002      	movs	r2, r0
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	4a3a      	ldr	r2, [pc, #232]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d901      	bls.n	800197c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e068      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800197c:	4b38      	ldr	r3, [pc, #224]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	220c      	movs	r2, #12
 8001982:	4013      	ands	r3, r2
 8001984:	d1f0      	bne.n	8001968 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001986:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2201      	movs	r2, #1
 800198c:	4013      	ands	r3, r2
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d21e      	bcs.n	80019d2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001994:	4b30      	ldr	r3, [pc, #192]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2201      	movs	r2, #1
 800199a:	4393      	bics	r3, r2
 800199c:	0019      	movs	r1, r3
 800199e:	4b2e      	ldr	r3, [pc, #184]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 80019a0:	683a      	ldr	r2, [r7, #0]
 80019a2:	430a      	orrs	r2, r1
 80019a4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019a6:	f7ff f863 	bl	8000a70 <HAL_GetTick>
 80019aa:	0003      	movs	r3, r0
 80019ac:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	e009      	b.n	80019c4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b0:	f7ff f85e 	bl	8000a70 <HAL_GetTick>
 80019b4:	0002      	movs	r2, r0
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	4a28      	ldr	r2, [pc, #160]	; (8001a5c <HAL_RCC_ClockConfig+0x274>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e044      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c4:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <HAL_RCC_ClockConfig+0x270>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2201      	movs	r2, #1
 80019ca:	4013      	ands	r3, r2
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d1ee      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2204      	movs	r2, #4
 80019d8:	4013      	ands	r3, r2
 80019da:	d009      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019dc:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4a20      	ldr	r2, [pc, #128]	; (8001a64 <HAL_RCC_ClockConfig+0x27c>)
 80019e2:	4013      	ands	r3, r2
 80019e4:	0019      	movs	r1, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80019ec:	430a      	orrs	r2, r1
 80019ee:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2208      	movs	r2, #8
 80019f6:	4013      	ands	r3, r2
 80019f8:	d00a      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019fa:	4b19      	ldr	r3, [pc, #100]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	; (8001a68 <HAL_RCC_ClockConfig+0x280>)
 8001a00:	4013      	ands	r3, r2
 8001a02:	0019      	movs	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	00da      	lsls	r2, r3, #3
 8001a0a:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a10:	f000 f832 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8001a14:	0001      	movs	r1, r0
 8001a16:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_RCC_ClockConfig+0x278>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	091b      	lsrs	r3, r3, #4
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	4013      	ands	r3, r2
 8001a20:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <HAL_RCC_ClockConfig+0x284>)
 8001a22:	5cd3      	ldrb	r3, [r2, r3]
 8001a24:	000a      	movs	r2, r1
 8001a26:	40da      	lsrs	r2, r3
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <HAL_RCC_ClockConfig+0x288>)
 8001a2a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a2c:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_RCC_ClockConfig+0x28c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	250b      	movs	r5, #11
 8001a32:	197c      	adds	r4, r7, r5
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7fe ffd5 	bl	80009e4 <HAL_InitTick>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001a3e:	197b      	adds	r3, r7, r5
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001a46:	197b      	adds	r3, r7, r5
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	e000      	b.n	8001a4e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b004      	add	sp, #16
 8001a54:	bdb0      	pop	{r4, r5, r7, pc}
 8001a56:	46c0      	nop			; (mov r8, r8)
 8001a58:	40022000 	.word	0x40022000
 8001a5c:	00001388 	.word	0x00001388
 8001a60:	40021000 	.word	0x40021000
 8001a64:	fffff8ff 	.word	0xfffff8ff
 8001a68:	ffffc7ff 	.word	0xffffc7ff
 8001a6c:	08003428 	.word	0x08003428
 8001a70:	20000000 	.word	0x20000000
 8001a74:	20000004 	.word	0x20000004

08001a78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a78:	b5b0      	push	{r4, r5, r7, lr}
 8001a7a:	b08e      	sub	sp, #56	; 0x38
 8001a7c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001a7e:	4b4c      	ldr	r3, [pc, #304]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a86:	230c      	movs	r3, #12
 8001a88:	4013      	ands	r3, r2
 8001a8a:	2b0c      	cmp	r3, #12
 8001a8c:	d014      	beq.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x40>
 8001a8e:	d900      	bls.n	8001a92 <HAL_RCC_GetSysClockFreq+0x1a>
 8001a90:	e07b      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x112>
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	d002      	beq.n	8001a9c <HAL_RCC_GetSysClockFreq+0x24>
 8001a96:	2b08      	cmp	r3, #8
 8001a98:	d00b      	beq.n	8001ab2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a9a:	e076      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a9c:	4b44      	ldr	r3, [pc, #272]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2210      	movs	r2, #16
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d002      	beq.n	8001aac <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001aa6:	4b43      	ldr	r3, [pc, #268]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001aa8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001aaa:	e07c      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001aac:	4b42      	ldr	r3, [pc, #264]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x140>)
 8001aae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ab0:	e079      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ab2:	4b42      	ldr	r3, [pc, #264]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x144>)
 8001ab4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ab6:	e076      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aba:	0c9a      	lsrs	r2, r3, #18
 8001abc:	230f      	movs	r3, #15
 8001abe:	401a      	ands	r2, r3
 8001ac0:	4b3f      	ldr	r3, [pc, #252]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x148>)
 8001ac2:	5c9b      	ldrb	r3, [r3, r2]
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac8:	0d9a      	lsrs	r2, r3, #22
 8001aca:	2303      	movs	r3, #3
 8001acc:	4013      	ands	r3, r2
 8001ace:	3301      	adds	r3, #1
 8001ad0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ad2:	4b37      	ldr	r3, [pc, #220]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	025b      	lsls	r3, r3, #9
 8001ada:	4013      	ands	r3, r2
 8001adc:	d01a      	beq.n	8001b14 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ae0:	61bb      	str	r3, [r7, #24]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
 8001ae6:	4a35      	ldr	r2, [pc, #212]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x144>)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	69b8      	ldr	r0, [r7, #24]
 8001aec:	69f9      	ldr	r1, [r7, #28]
 8001aee:	f7fe fbb7 	bl	8000260 <__aeabi_lmul>
 8001af2:	0002      	movs	r2, r0
 8001af4:	000b      	movs	r3, r1
 8001af6:	0010      	movs	r0, r2
 8001af8:	0019      	movs	r1, r3
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	f7fe fb8b 	bl	8000220 <__aeabi_uldivmod>
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	000b      	movs	r3, r1
 8001b0e:	0013      	movs	r3, r2
 8001b10:	637b      	str	r3, [r7, #52]	; 0x34
 8001b12:	e037      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b14:	4b26      	ldr	r3, [pc, #152]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2210      	movs	r2, #16
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d01a      	beq.n	8001b54 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4a23      	ldr	r2, [pc, #140]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b28:	2300      	movs	r3, #0
 8001b2a:	68b8      	ldr	r0, [r7, #8]
 8001b2c:	68f9      	ldr	r1, [r7, #12]
 8001b2e:	f7fe fb97 	bl	8000260 <__aeabi_lmul>
 8001b32:	0002      	movs	r2, r0
 8001b34:	000b      	movs	r3, r1
 8001b36:	0010      	movs	r0, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f7fe fb6b 	bl	8000220 <__aeabi_uldivmod>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	000b      	movs	r3, r1
 8001b4e:	0013      	movs	r3, r2
 8001b50:	637b      	str	r3, [r7, #52]	; 0x34
 8001b52:	e017      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b56:	0018      	movs	r0, r3
 8001b58:	2300      	movs	r3, #0
 8001b5a:	0019      	movs	r1, r3
 8001b5c:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x140>)
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f7fe fb7e 	bl	8000260 <__aeabi_lmul>
 8001b64:	0002      	movs	r2, r0
 8001b66:	000b      	movs	r3, r1
 8001b68:	0010      	movs	r0, r2
 8001b6a:	0019      	movs	r1, r3
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6e:	001c      	movs	r4, r3
 8001b70:	2300      	movs	r3, #0
 8001b72:	001d      	movs	r5, r3
 8001b74:	0022      	movs	r2, r4
 8001b76:	002b      	movs	r3, r5
 8001b78:	f7fe fb52 	bl	8000220 <__aeabi_uldivmod>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	000b      	movs	r3, r1
 8001b80:	0013      	movs	r3, r2
 8001b82:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b88:	e00d      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	0b5b      	lsrs	r3, r3, #13
 8001b90:	2207      	movs	r2, #7
 8001b92:	4013      	ands	r3, r2
 8001b94:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	2280      	movs	r2, #128	; 0x80
 8001b9c:	0212      	lsls	r2, r2, #8
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	0013      	movs	r3, r2
 8001ba2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ba4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ba8:	0018      	movs	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b00e      	add	sp, #56	; 0x38
 8001bae:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	003d0900 	.word	0x003d0900
 8001bb8:	00f42400 	.word	0x00f42400
 8001bbc:	007a1200 	.word	0x007a1200
 8001bc0:	08003440 	.word	0x08003440

08001bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bc8:	4b02      	ldr	r3, [pc, #8]	; (8001bd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bca:	681b      	ldr	r3, [r3, #0]
}
 8001bcc:	0018      	movs	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	20000000 	.word	0x20000000

08001bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bdc:	f7ff fff2 	bl	8001bc4 <HAL_RCC_GetHCLKFreq>
 8001be0:	0001      	movs	r1, r0
 8001be2:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	0a1b      	lsrs	r3, r3, #8
 8001be8:	2207      	movs	r2, #7
 8001bea:	4013      	ands	r3, r2
 8001bec:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bee:	5cd3      	ldrb	r3, [r2, r3]
 8001bf0:	40d9      	lsrs	r1, r3
 8001bf2:	000b      	movs	r3, r1
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	08003438 	.word	0x08003438

08001c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c08:	f7ff ffdc 	bl	8001bc4 <HAL_RCC_GetHCLKFreq>
 8001c0c:	0001      	movs	r1, r0
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	0adb      	lsrs	r3, r3, #11
 8001c14:	2207      	movs	r2, #7
 8001c16:	4013      	ands	r3, r2
 8001c18:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c1a:	5cd3      	ldrb	r3, [r2, r3]
 8001c1c:	40d9      	lsrs	r1, r3
 8001c1e:	000b      	movs	r3, r1
}
 8001c20:	0018      	movs	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	08003438 	.word	0x08003438

08001c30 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001c38:	2017      	movs	r0, #23
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2220      	movs	r2, #32
 8001c46:	4013      	ands	r3, r2
 8001c48:	d100      	bne.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001c4a:	e0c2      	b.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c4c:	4b81      	ldr	r3, [pc, #516]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	055b      	lsls	r3, r3, #21
 8001c54:	4013      	ands	r3, r2
 8001c56:	d109      	bne.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c58:	4b7e      	ldr	r3, [pc, #504]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c5c:	4b7d      	ldr	r3, [pc, #500]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001c5e:	2180      	movs	r1, #128	; 0x80
 8001c60:	0549      	lsls	r1, r1, #21
 8001c62:	430a      	orrs	r2, r1
 8001c64:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001c66:	183b      	adds	r3, r7, r0
 8001c68:	2201      	movs	r2, #1
 8001c6a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6c:	4b7a      	ldr	r3, [pc, #488]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4013      	ands	r3, r2
 8001c76:	d11a      	bne.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c78:	4b77      	ldr	r3, [pc, #476]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b76      	ldr	r3, [pc, #472]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001c7e:	2180      	movs	r1, #128	; 0x80
 8001c80:	0049      	lsls	r1, r1, #1
 8001c82:	430a      	orrs	r2, r1
 8001c84:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c86:	f7fe fef3 	bl	8000a70 <HAL_GetTick>
 8001c8a:	0003      	movs	r3, r0
 8001c8c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c90:	f7fe feee 	bl	8000a70 <HAL_GetTick>
 8001c94:	0002      	movs	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b64      	cmp	r3, #100	; 0x64
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e0d4      	b.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca2:	4b6d      	ldr	r3, [pc, #436]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4013      	ands	r3, r2
 8001cac:	d0f0      	beq.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001cae:	4b69      	ldr	r3, [pc, #420]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	23c0      	movs	r3, #192	; 0xc0
 8001cb4:	039b      	lsls	r3, r3, #14
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685a      	ldr	r2, [r3, #4]
 8001cbe:	23c0      	movs	r3, #192	; 0xc0
 8001cc0:	039b      	lsls	r3, r3, #14
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d013      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	23c0      	movs	r3, #192	; 0xc0
 8001cd0:	029b      	lsls	r3, r3, #10
 8001cd2:	401a      	ands	r2, r3
 8001cd4:	23c0      	movs	r3, #192	; 0xc0
 8001cd6:	029b      	lsls	r3, r3, #10
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d10a      	bne.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001cdc:	4b5d      	ldr	r3, [pc, #372]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	029b      	lsls	r3, r3, #10
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	029b      	lsls	r3, r3, #10
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d101      	bne.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e0ac      	b.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001cf2:	4b58      	ldr	r3, [pc, #352]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001cf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cf6:	23c0      	movs	r3, #192	; 0xc0
 8001cf8:	029b      	lsls	r3, r3, #10
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d03b      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	23c0      	movs	r3, #192	; 0xc0
 8001d0a:	029b      	lsls	r3, r3, #10
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d033      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d02e      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001d1e:	4b4d      	ldr	r3, [pc, #308]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d22:	4a4e      	ldr	r2, [pc, #312]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001d24:	4013      	ands	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d28:	4b4a      	ldr	r3, [pc, #296]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d2c:	4b49      	ldr	r3, [pc, #292]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d2e:	2180      	movs	r1, #128	; 0x80
 8001d30:	0309      	lsls	r1, r1, #12
 8001d32:	430a      	orrs	r2, r1
 8001d34:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d36:	4b47      	ldr	r3, [pc, #284]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d3a:	4b46      	ldr	r3, [pc, #280]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d3c:	4948      	ldr	r1, [pc, #288]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001d3e:	400a      	ands	r2, r1
 8001d40:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001d42:	4b44      	ldr	r3, [pc, #272]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	2380      	movs	r3, #128	; 0x80
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4013      	ands	r3, r2
 8001d50:	d014      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d52:	f7fe fe8d 	bl	8000a70 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d5a:	e009      	b.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d5c:	f7fe fe88 	bl	8000a70 <HAL_GetTick>
 8001d60:	0002      	movs	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	4a3f      	ldr	r2, [pc, #252]	; (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e06d      	b.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d70:	4b38      	ldr	r3, [pc, #224]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d0ef      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	23c0      	movs	r3, #192	; 0xc0
 8001d82:	029b      	lsls	r3, r3, #10
 8001d84:	401a      	ands	r2, r3
 8001d86:	23c0      	movs	r3, #192	; 0xc0
 8001d88:	029b      	lsls	r3, r3, #10
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d10c      	bne.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001d8e:	4b31      	ldr	r3, [pc, #196]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a35      	ldr	r2, [pc, #212]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001d94:	4013      	ands	r3, r2
 8001d96:	0019      	movs	r1, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	23c0      	movs	r3, #192	; 0xc0
 8001d9e:	039b      	lsls	r3, r3, #14
 8001da0:	401a      	ands	r2, r3
 8001da2:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001da4:	430a      	orrs	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001daa:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	23c0      	movs	r3, #192	; 0xc0
 8001db2:	029b      	lsls	r3, r3, #10
 8001db4:	401a      	ands	r2, r3
 8001db6:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001db8:	430a      	orrs	r2, r1
 8001dba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dbc:	2317      	movs	r3, #23
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d105      	bne.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc6:	4b23      	ldr	r3, [pc, #140]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dca:	4b22      	ldr	r3, [pc, #136]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dcc:	4927      	ldr	r1, [pc, #156]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001dce:	400a      	ands	r2, r1
 8001dd0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2202      	movs	r2, #2
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d009      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ddc:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de0:	220c      	movs	r2, #12
 8001de2:	4393      	bics	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dec:	430a      	orrs	r2, r1
 8001dee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2204      	movs	r2, #4
 8001df6:	4013      	ands	r3, r2
 8001df8:	d009      	beq.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001dfa:	4b16      	ldr	r3, [pc, #88]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfe:	4a1c      	ldr	r2, [pc, #112]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	0019      	movs	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2208      	movs	r2, #8
 8001e14:	4013      	ands	r3, r2
 8001e16:	d009      	beq.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1c:	4a15      	ldr	r2, [pc, #84]	; (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	0019      	movs	r1, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2280      	movs	r2, #128	; 0x80
 8001e32:	4013      	ands	r3, r2
 8001e34:	d009      	beq.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001e36:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3a:	4a0f      	ldr	r2, [pc, #60]	; (8001e78 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	0019      	movs	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e46:	430a      	orrs	r2, r1
 8001e48:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b006      	add	sp, #24
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	fffcffff 	.word	0xfffcffff
 8001e60:	fff7ffff 	.word	0xfff7ffff
 8001e64:	00001388 	.word	0x00001388
 8001e68:	ffcfffff 	.word	0xffcfffff
 8001e6c:	efffffff 	.word	0xefffffff
 8001e70:	fffff3ff 	.word	0xfffff3ff
 8001e74:	ffffcfff 	.word	0xffffcfff
 8001e78:	fff3ffff 	.word	0xfff3ffff

08001e7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e07b      	b.n	8001f86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	2382      	movs	r3, #130	; 0x82
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d009      	beq.n	8001eb6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	61da      	str	r2, [r3, #28]
 8001ea8:	e005      	b.n	8001eb6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2251      	movs	r2, #81	; 0x51
 8001ec0:	5c9b      	ldrb	r3, [r3, r2]
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d107      	bne.n	8001ed8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2250      	movs	r2, #80	; 0x50
 8001ecc:	2100      	movs	r1, #0
 8001ece:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f7fe fc76 	bl	80007c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2251      	movs	r2, #81	; 0x51
 8001edc:	2102      	movs	r1, #2
 8001ede:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2140      	movs	r1, #64	; 0x40
 8001eec:	438a      	bics	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	2382      	movs	r3, #130	; 0x82
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	401a      	ands	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6899      	ldr	r1, [r3, #8]
 8001efe:	2384      	movs	r3, #132	; 0x84
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	400b      	ands	r3, r1
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68d9      	ldr	r1, [r3, #12]
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	400b      	ands	r3, r1
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	2102      	movs	r1, #2
 8001f18:	400b      	ands	r3, r1
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	2101      	movs	r1, #1
 8001f22:	400b      	ands	r3, r1
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6999      	ldr	r1, [r3, #24]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	400b      	ands	r3, r1
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	2138      	movs	r1, #56	; 0x38
 8001f38:	400b      	ands	r3, r1
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	2180      	movs	r1, #128	; 0x80
 8001f42:	400b      	ands	r3, r1
 8001f44:	431a      	orrs	r2, r3
 8001f46:	0011      	movs	r1, r2
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f4c:	2380      	movs	r3, #128	; 0x80
 8001f4e:	019b      	lsls	r3, r3, #6
 8001f50:	401a      	ands	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	0c1b      	lsrs	r3, r3, #16
 8001f60:	2204      	movs	r2, #4
 8001f62:	4013      	ands	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6a:	2210      	movs	r2, #16
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2251      	movs	r2, #81	; 0x51
 8001f80:	2101      	movs	r1, #1
 8001f82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b002      	add	sp, #8
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b082      	sub	sp, #8
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e01b      	b.n	8001fd8 <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2251      	movs	r2, #81	; 0x51
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	5499      	strb	r1, [r3, r2]

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2140      	movs	r1, #64	; 0x40
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f7fe fc46 	bl	800084c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2251      	movs	r2, #81	; 0x51
 8001fca:	2100      	movs	r1, #0
 8001fcc:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2250      	movs	r2, #80	; 0x50
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	0018      	movs	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b088      	sub	sp, #32
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	1dbb      	adds	r3, r7, #6
 8001fee:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001ff0:	231f      	movs	r3, #31
 8001ff2:	18fb      	adds	r3, r7, r3
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2250      	movs	r2, #80	; 0x50
 8001ffc:	5c9b      	ldrb	r3, [r3, r2]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_SPI_Transmit+0x26>
 8002002:	2302      	movs	r3, #2
 8002004:	e13e      	b.n	8002284 <HAL_SPI_Transmit+0x2a4>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2250      	movs	r2, #80	; 0x50
 800200a:	2101      	movs	r1, #1
 800200c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800200e:	f7fe fd2f 	bl	8000a70 <HAL_GetTick>
 8002012:	0003      	movs	r3, r0
 8002014:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002016:	2316      	movs	r3, #22
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	1dba      	adds	r2, r7, #6
 800201c:	8812      	ldrh	r2, [r2, #0]
 800201e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2251      	movs	r2, #81	; 0x51
 8002024:	5c9b      	ldrb	r3, [r3, r2]
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d004      	beq.n	8002036 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800202c:	231f      	movs	r3, #31
 800202e:	18fb      	adds	r3, r7, r3
 8002030:	2202      	movs	r2, #2
 8002032:	701a      	strb	r2, [r3, #0]
    goto error;
 8002034:	e11b      	b.n	800226e <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_SPI_Transmit+0x64>
 800203c:	1dbb      	adds	r3, r7, #6
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d104      	bne.n	800204e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002044:	231f      	movs	r3, #31
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
    goto error;
 800204c:	e10f      	b.n	800226e <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2251      	movs	r2, #81	; 0x51
 8002052:	2103      	movs	r1, #3
 8002054:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	1dba      	adds	r2, r7, #6
 8002066:	8812      	ldrh	r2, [r2, #0]
 8002068:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1dba      	adds	r2, r7, #6
 800206e:	8812      	ldrh	r2, [r2, #0]
 8002070:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2200      	movs	r2, #0
 800207c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2200      	movs	r2, #0
 8002082:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	021b      	lsls	r3, r3, #8
 8002098:	429a      	cmp	r2, r3
 800209a:	d110      	bne.n	80020be <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2140      	movs	r1, #64	; 0x40
 80020a8:	438a      	bics	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2180      	movs	r1, #128	; 0x80
 80020b8:	01c9      	lsls	r1, r1, #7
 80020ba:	430a      	orrs	r2, r1
 80020bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2240      	movs	r2, #64	; 0x40
 80020c6:	4013      	ands	r3, r2
 80020c8:	2b40      	cmp	r3, #64	; 0x40
 80020ca:	d007      	beq.n	80020dc <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2140      	movs	r1, #64	; 0x40
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	011b      	lsls	r3, r3, #4
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d14e      	bne.n	8002186 <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d004      	beq.n	80020fa <HAL_SPI_Transmit+0x11a>
 80020f0:	2316      	movs	r3, #22
 80020f2:	18fb      	adds	r3, r7, r3
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d13f      	bne.n	800217a <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	881a      	ldrh	r2, [r3, #0]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	1c9a      	adds	r2, r3, #2
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002114:	b29b      	uxth	r3, r3
 8002116:	3b01      	subs	r3, #1
 8002118:	b29a      	uxth	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800211e:	e02c      	b.n	800217a <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2202      	movs	r2, #2
 8002128:	4013      	ands	r3, r2
 800212a:	2b02      	cmp	r3, #2
 800212c:	d112      	bne.n	8002154 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	881a      	ldrh	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	1c9a      	adds	r2, r3, #2
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002148:	b29b      	uxth	r3, r3
 800214a:	3b01      	subs	r3, #1
 800214c:	b29a      	uxth	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	86da      	strh	r2, [r3, #54]	; 0x36
 8002152:	e012      	b.n	800217a <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002154:	f7fe fc8c 	bl	8000a70 <HAL_GetTick>
 8002158:	0002      	movs	r2, r0
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d802      	bhi.n	800216a <HAL_SPI_Transmit+0x18a>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	d102      	bne.n	8002170 <HAL_SPI_Transmit+0x190>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d104      	bne.n	800217a <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8002170:	231f      	movs	r3, #31
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	2203      	movs	r2, #3
 8002176:	701a      	strb	r2, [r3, #0]
          goto error;
 8002178:	e079      	b.n	800226e <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800217e:	b29b      	uxth	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1cd      	bne.n	8002120 <HAL_SPI_Transmit+0x140>
 8002184:	e04f      	b.n	8002226 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d004      	beq.n	8002198 <HAL_SPI_Transmit+0x1b8>
 800218e:	2316      	movs	r3, #22
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d141      	bne.n	800221c <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	330c      	adds	r3, #12
 80021a2:	7812      	ldrb	r2, [r2, #0]
 80021a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80021be:	e02d      	b.n	800221c <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	2202      	movs	r2, #2
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d113      	bne.n	80021f6 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	330c      	adds	r3, #12
 80021d8:	7812      	ldrb	r2, [r2, #0]
 80021da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	86da      	strh	r2, [r3, #54]	; 0x36
 80021f4:	e012      	b.n	800221c <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021f6:	f7fe fc3b 	bl	8000a70 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d802      	bhi.n	800220c <HAL_SPI_Transmit+0x22c>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	3301      	adds	r3, #1
 800220a:	d102      	bne.n	8002212 <HAL_SPI_Transmit+0x232>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d104      	bne.n	800221c <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8002212:	231f      	movs	r3, #31
 8002214:	18fb      	adds	r3, r7, r3
 8002216:	2203      	movs	r2, #3
 8002218:	701a      	strb	r2, [r3, #0]
          goto error;
 800221a:	e028      	b.n	800226e <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002220:	b29b      	uxth	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1cc      	bne.n	80021c0 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	6839      	ldr	r1, [r7, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	0018      	movs	r0, r3
 800222e:	f000 fc07 	bl	8002a40 <SPI_EndRxTxTransaction>
 8002232:	1e03      	subs	r3, r0, #0
 8002234:	d002      	beq.n	800223c <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2220      	movs	r2, #32
 800223a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10a      	bne.n	800225a <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002244:	2300      	movs	r3, #0
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225e:	2b00      	cmp	r3, #0
 8002260:	d004      	beq.n	800226c <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 8002262:	231f      	movs	r3, #31
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e000      	b.n	800226e <HAL_SPI_Transmit+0x28e>
  }

error:
 800226c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2251      	movs	r2, #81	; 0x51
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2250      	movs	r2, #80	; 0x50
 800227a:	2100      	movs	r1, #0
 800227c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800227e:	231f      	movs	r3, #31
 8002280:	18fb      	adds	r3, r7, r3
 8002282:	781b      	ldrb	r3, [r3, #0]
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b008      	add	sp, #32
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b089      	sub	sp, #36	; 0x24
 8002290:	af02      	add	r7, sp, #8
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	603b      	str	r3, [r7, #0]
 8002298:	1dbb      	adds	r3, r7, #6
 800229a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800229c:	2317      	movs	r3, #23
 800229e:	18fb      	adds	r3, r7, r3
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	2382      	movs	r3, #130	; 0x82
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d113      	bne.n	80022d8 <HAL_SPI_Receive+0x4c>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10f      	bne.n	80022d8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2251      	movs	r2, #81	; 0x51
 80022bc:	2104      	movs	r1, #4
 80022be:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80022c0:	1dbb      	adds	r3, r7, #6
 80022c2:	881c      	ldrh	r4, [r3, #0]
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	68b9      	ldr	r1, [r7, #8]
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	0023      	movs	r3, r4
 80022d0:	f000 f902 	bl	80024d8 <HAL_SPI_TransmitReceive>
 80022d4:	0003      	movs	r3, r0
 80022d6:	e0f9      	b.n	80024cc <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2250      	movs	r2, #80	; 0x50
 80022dc:	5c9b      	ldrb	r3, [r3, r2]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_SPI_Receive+0x5a>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e0f2      	b.n	80024cc <HAL_SPI_Receive+0x240>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2250      	movs	r2, #80	; 0x50
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022ee:	f7fe fbbf 	bl	8000a70 <HAL_GetTick>
 80022f2:	0003      	movs	r3, r0
 80022f4:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2251      	movs	r2, #81	; 0x51
 80022fa:	5c9b      	ldrb	r3, [r3, r2]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d004      	beq.n	800230c <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8002302:	2317      	movs	r3, #23
 8002304:	18fb      	adds	r3, r7, r3
 8002306:	2202      	movs	r2, #2
 8002308:	701a      	strb	r2, [r3, #0]
    goto error;
 800230a:	e0d4      	b.n	80024b6 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_SPI_Receive+0x8e>
 8002312:	1dbb      	adds	r3, r7, #6
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d104      	bne.n	8002324 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800231a:	2317      	movs	r3, #23
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
    goto error;
 8002322:	e0c8      	b.n	80024b6 <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2251      	movs	r2, #81	; 0x51
 8002328:	2104      	movs	r1, #4
 800232a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	1dba      	adds	r2, r7, #6
 800233c:	8812      	ldrh	r2, [r2, #0]
 800233e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1dba      	adds	r2, r7, #6
 8002344:	8812      	ldrh	r2, [r2, #0]
 8002346:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	021b      	lsls	r3, r3, #8
 800236e:	429a      	cmp	r2, r3
 8002370:	d10f      	bne.n	8002392 <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2140      	movs	r1, #64	; 0x40
 800237e:	438a      	bics	r2, r1
 8002380:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4951      	ldr	r1, [pc, #324]	; (80024d4 <HAL_SPI_Receive+0x248>)
 800238e:	400a      	ands	r2, r1
 8002390:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2240      	movs	r2, #64	; 0x40
 800239a:	4013      	ands	r3, r2
 800239c:	2b40      	cmp	r3, #64	; 0x40
 800239e:	d007      	beq.n	80023b0 <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2140      	movs	r1, #64	; 0x40
 80023ac:	430a      	orrs	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d164      	bne.n	8002482 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80023b8:	e02f      	b.n	800241a <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2201      	movs	r2, #1
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d115      	bne.n	80023f4 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	330c      	adds	r3, #12
 80023ce:	001a      	movs	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d4:	7812      	ldrb	r2, [r2, #0]
 80023d6:	b2d2      	uxtb	r2, r2
 80023d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	3b01      	subs	r3, #1
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80023f2:	e012      	b.n	800241a <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023f4:	f7fe fb3c 	bl	8000a70 <HAL_GetTick>
 80023f8:	0002      	movs	r2, r0
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d802      	bhi.n	800240a <HAL_SPI_Receive+0x17e>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	d102      	bne.n	8002410 <HAL_SPI_Receive+0x184>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d104      	bne.n	800241a <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8002410:	2317      	movs	r3, #23
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	2203      	movs	r2, #3
 8002416:	701a      	strb	r2, [r3, #0]
          goto error;
 8002418:	e04d      	b.n	80024b6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800241e:	b29b      	uxth	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1ca      	bne.n	80023ba <HAL_SPI_Receive+0x12e>
 8002424:	e032      	b.n	800248c <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2201      	movs	r2, #1
 800242e:	4013      	ands	r3, r2
 8002430:	2b01      	cmp	r3, #1
 8002432:	d113      	bne.n	800245c <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243e:	b292      	uxth	r2, r2
 8002440:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002446:	1c9a      	adds	r2, r3, #2
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002450:	b29b      	uxth	r3, r3
 8002452:	3b01      	subs	r3, #1
 8002454:	b29a      	uxth	r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	87da      	strh	r2, [r3, #62]	; 0x3e
 800245a:	e012      	b.n	8002482 <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800245c:	f7fe fb08 	bl	8000a70 <HAL_GetTick>
 8002460:	0002      	movs	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d802      	bhi.n	8002472 <HAL_SPI_Receive+0x1e6>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	3301      	adds	r3, #1
 8002470:	d102      	bne.n	8002478 <HAL_SPI_Receive+0x1ec>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d104      	bne.n	8002482 <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 8002478:	2317      	movs	r3, #23
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	2203      	movs	r2, #3
 800247e:	701a      	strb	r2, [r3, #0]
          goto error;
 8002480:	e019      	b.n	80024b6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002486:	b29b      	uxth	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1cc      	bne.n	8002426 <HAL_SPI_Receive+0x19a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	6839      	ldr	r1, [r7, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	0018      	movs	r0, r3
 8002494:	f000 fa6a 	bl	800296c <SPI_EndRxTransaction>
 8002498:	1e03      	subs	r3, r0, #0
 800249a:	d002      	beq.n	80024a2 <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d004      	beq.n	80024b4 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 80024aa:	2317      	movs	r3, #23
 80024ac:	18fb      	adds	r3, r7, r3
 80024ae:	2201      	movs	r2, #1
 80024b0:	701a      	strb	r2, [r3, #0]
 80024b2:	e000      	b.n	80024b6 <HAL_SPI_Receive+0x22a>
  }

error :
 80024b4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2251      	movs	r2, #81	; 0x51
 80024ba:	2101      	movs	r1, #1
 80024bc:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2250      	movs	r2, #80	; 0x50
 80024c2:	2100      	movs	r1, #0
 80024c4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80024c6:	2317      	movs	r3, #23
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	781b      	ldrb	r3, [r3, #0]
}
 80024cc:	0018      	movs	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b007      	add	sp, #28
 80024d2:	bd90      	pop	{r4, r7, pc}
 80024d4:	ffffbfff 	.word	0xffffbfff

080024d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08c      	sub	sp, #48	; 0x30
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
 80024e4:	001a      	movs	r2, r3
 80024e6:	1cbb      	adds	r3, r7, #2
 80024e8:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80024ea:	2301      	movs	r3, #1
 80024ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80024ee:	232b      	movs	r3, #43	; 0x2b
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2250      	movs	r2, #80	; 0x50
 80024fa:	5c9b      	ldrb	r3, [r3, r2]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_SPI_TransmitReceive+0x2c>
 8002500:	2302      	movs	r3, #2
 8002502:	e1a0      	b.n	8002846 <HAL_SPI_TransmitReceive+0x36e>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2250      	movs	r2, #80	; 0x50
 8002508:	2101      	movs	r1, #1
 800250a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800250c:	f7fe fab0 	bl	8000a70 <HAL_GetTick>
 8002510:	0003      	movs	r3, r0
 8002512:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002514:	2023      	movs	r0, #35	; 0x23
 8002516:	183b      	adds	r3, r7, r0
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	2151      	movs	r1, #81	; 0x51
 800251c:	5c52      	ldrb	r2, [r2, r1]
 800251e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002526:	231a      	movs	r3, #26
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	1cba      	adds	r2, r7, #2
 800252c:	8812      	ldrh	r2, [r2, #0]
 800252e:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002530:	183b      	adds	r3, r7, r0
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d011      	beq.n	800255c <HAL_SPI_TransmitReceive+0x84>
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	2382      	movs	r3, #130	; 0x82
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	429a      	cmp	r2, r3
 8002540:	d107      	bne.n	8002552 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d103      	bne.n	8002552 <HAL_SPI_TransmitReceive+0x7a>
 800254a:	183b      	adds	r3, r7, r0
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b04      	cmp	r3, #4
 8002550:	d004      	beq.n	800255c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002552:	232b      	movs	r3, #43	; 0x2b
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	2202      	movs	r2, #2
 8002558:	701a      	strb	r2, [r3, #0]
    goto error;
 800255a:	e169      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d006      	beq.n	8002570 <HAL_SPI_TransmitReceive+0x98>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_SPI_TransmitReceive+0x98>
 8002568:	1cbb      	adds	r3, r7, #2
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d104      	bne.n	800257a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002570:	232b      	movs	r3, #43	; 0x2b
 8002572:	18fb      	adds	r3, r7, r3
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
    goto error;
 8002578:	e15a      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2251      	movs	r2, #81	; 0x51
 800257e:	5c9b      	ldrb	r3, [r3, r2]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b04      	cmp	r3, #4
 8002584:	d003      	beq.n	800258e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2251      	movs	r2, #81	; 0x51
 800258a:	2105      	movs	r1, #5
 800258c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	1cba      	adds	r2, r7, #2
 800259e:	8812      	ldrh	r2, [r2, #0]
 80025a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	1cba      	adds	r2, r7, #2
 80025a6:	8812      	ldrh	r2, [r2, #0]
 80025a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	1cba      	adds	r2, r7, #2
 80025b4:	8812      	ldrh	r2, [r2, #0]
 80025b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1cba      	adds	r2, r7, #2
 80025bc:	8812      	ldrh	r2, [r2, #0]
 80025be:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2240      	movs	r2, #64	; 0x40
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b40      	cmp	r3, #64	; 0x40
 80025d8:	d007      	beq.n	80025ea <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2140      	movs	r1, #64	; 0x40
 80025e6:	430a      	orrs	r2, r1
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d000      	beq.n	80025f8 <HAL_SPI_TransmitReceive+0x120>
 80025f6:	e07a      	b.n	80026ee <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d004      	beq.n	800260a <HAL_SPI_TransmitReceive+0x132>
 8002600:	231a      	movs	r3, #26
 8002602:	18fb      	adds	r3, r7, r3
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d166      	bne.n	80026d8 <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	881a      	ldrh	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	1c9a      	adds	r2, r3, #2
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002624:	b29b      	uxth	r3, r3
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800262e:	e053      	b.n	80026d8 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2202      	movs	r2, #2
 8002638:	4013      	ands	r3, r2
 800263a:	2b02      	cmp	r3, #2
 800263c:	d11b      	bne.n	8002676 <HAL_SPI_TransmitReceive+0x19e>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002642:	b29b      	uxth	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d016      	beq.n	8002676 <HAL_SPI_TransmitReceive+0x19e>
 8002648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264a:	2b01      	cmp	r3, #1
 800264c:	d113      	bne.n	8002676 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	881a      	ldrh	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	1c9a      	adds	r2, r3, #2
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002668:	b29b      	uxth	r3, r3
 800266a:	3b01      	subs	r3, #1
 800266c:	b29a      	uxth	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002672:	2300      	movs	r3, #0
 8002674:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	2b01      	cmp	r3, #1
 8002682:	d119      	bne.n	80026b8 <HAL_SPI_TransmitReceive+0x1e0>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002688:	b29b      	uxth	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d014      	beq.n	80026b8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002698:	b292      	uxth	r2, r2
 800269a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a0:	1c9a      	adds	r2, r3, #2
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80026b4:	2301      	movs	r3, #1
 80026b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80026b8:	f7fe f9da 	bl	8000a70 <HAL_GetTick>
 80026bc:	0002      	movs	r2, r0
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d807      	bhi.n	80026d8 <HAL_SPI_TransmitReceive+0x200>
 80026c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ca:	3301      	adds	r3, #1
 80026cc:	d004      	beq.n	80026d8 <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 80026ce:	232b      	movs	r3, #43	; 0x2b
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	2203      	movs	r2, #3
 80026d4:	701a      	strb	r2, [r3, #0]
        goto error;
 80026d6:	e0ab      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1a6      	bne.n	8002630 <HAL_SPI_TransmitReceive+0x158>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1a1      	bne.n	8002630 <HAL_SPI_TransmitReceive+0x158>
 80026ec:	e07f      	b.n	80027ee <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d005      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x22a>
 80026f6:	231a      	movs	r3, #26
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d000      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x22a>
 8002700:	e06b      	b.n	80027da <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	330c      	adds	r3, #12
 800270c:	7812      	ldrb	r2, [r2, #0]
 800270e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	1c5a      	adds	r2, r3, #1
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800271e:	b29b      	uxth	r3, r3
 8002720:	3b01      	subs	r3, #1
 8002722:	b29a      	uxth	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002728:	e057      	b.n	80027da <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2202      	movs	r2, #2
 8002732:	4013      	ands	r3, r2
 8002734:	2b02      	cmp	r3, #2
 8002736:	d11c      	bne.n	8002772 <HAL_SPI_TransmitReceive+0x29a>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800273c:	b29b      	uxth	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d017      	beq.n	8002772 <HAL_SPI_TransmitReceive+0x29a>
 8002742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002744:	2b01      	cmp	r3, #1
 8002746:	d114      	bne.n	8002772 <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	330c      	adds	r3, #12
 8002752:	7812      	ldrb	r2, [r2, #0]
 8002754:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	1c5a      	adds	r2, r3, #1
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002764:	b29b      	uxth	r3, r3
 8002766:	3b01      	subs	r3, #1
 8002768:	b29a      	uxth	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2201      	movs	r2, #1
 800277a:	4013      	ands	r3, r2
 800277c:	2b01      	cmp	r3, #1
 800277e:	d119      	bne.n	80027b4 <HAL_SPI_TransmitReceive+0x2dc>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002784:	b29b      	uxth	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d014      	beq.n	80027b4 <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	3b01      	subs	r3, #1
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027b0:	2301      	movs	r3, #1
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80027b4:	f7fe f95c 	bl	8000a70 <HAL_GetTick>
 80027b8:	0002      	movs	r2, r0
 80027ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d802      	bhi.n	80027ca <HAL_SPI_TransmitReceive+0x2f2>
 80027c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c6:	3301      	adds	r3, #1
 80027c8:	d102      	bne.n	80027d0 <HAL_SPI_TransmitReceive+0x2f8>
 80027ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d104      	bne.n	80027da <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 80027d0:	232b      	movs	r3, #43	; 0x2b
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	2203      	movs	r2, #3
 80027d6:	701a      	strb	r2, [r3, #0]
        goto error;
 80027d8:	e02a      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1a2      	bne.n	800272a <HAL_SPI_TransmitReceive+0x252>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d19d      	bne.n	800272a <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	0018      	movs	r0, r3
 80027f6:	f000 f923 	bl	8002a40 <SPI_EndRxTxTransaction>
 80027fa:	1e03      	subs	r3, r0, #0
 80027fc:	d007      	beq.n	800280e <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 80027fe:	232b      	movs	r3, #43	; 0x2b
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2201      	movs	r2, #1
 8002804:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2220      	movs	r2, #32
 800280a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800280c:	e010      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10b      	bne.n	800282e <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	e000      	b.n	8002830 <HAL_SPI_TransmitReceive+0x358>
  }

error :
 800282e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2251      	movs	r2, #81	; 0x51
 8002834:	2101      	movs	r1, #1
 8002836:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2250      	movs	r2, #80	; 0x50
 800283c:	2100      	movs	r1, #0
 800283e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002840:	232b      	movs	r3, #43	; 0x2b
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	781b      	ldrb	r3, [r3, #0]
}
 8002846:	0018      	movs	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	b00c      	add	sp, #48	; 0x30
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b088      	sub	sp, #32
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	603b      	str	r3, [r7, #0]
 800285c:	1dfb      	adds	r3, r7, #7
 800285e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002860:	f7fe f906 	bl	8000a70 <HAL_GetTick>
 8002864:	0002      	movs	r2, r0
 8002866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	18d3      	adds	r3, r2, r3
 800286e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002870:	f7fe f8fe 	bl	8000a70 <HAL_GetTick>
 8002874:	0003      	movs	r3, r0
 8002876:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002878:	4b3a      	ldr	r3, [pc, #232]	; (8002964 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	015b      	lsls	r3, r3, #5
 800287e:	0d1b      	lsrs	r3, r3, #20
 8002880:	69fa      	ldr	r2, [r7, #28]
 8002882:	4353      	muls	r3, r2
 8002884:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002886:	e058      	b.n	800293a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	3301      	adds	r3, #1
 800288c:	d055      	beq.n	800293a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800288e:	f7fe f8ef 	bl	8000a70 <HAL_GetTick>
 8002892:	0002      	movs	r2, r0
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	69fa      	ldr	r2, [r7, #28]
 800289a:	429a      	cmp	r2, r3
 800289c:	d902      	bls.n	80028a4 <SPI_WaitFlagStateUntilTimeout+0x54>
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d142      	bne.n	800292a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	21e0      	movs	r1, #224	; 0xe0
 80028b0:	438a      	bics	r2, r1
 80028b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	2382      	movs	r3, #130	; 0x82
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	429a      	cmp	r2, r3
 80028be:	d113      	bne.n	80028e8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d005      	beq.n	80028d8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	2380      	movs	r3, #128	; 0x80
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d107      	bne.n	80028e8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2140      	movs	r1, #64	; 0x40
 80028e4:	438a      	bics	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028ec:	2380      	movs	r3, #128	; 0x80
 80028ee:	019b      	lsls	r3, r3, #6
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d110      	bne.n	8002916 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	491a      	ldr	r1, [pc, #104]	; (8002968 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002900:	400a      	ands	r2, r1
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2180      	movs	r1, #128	; 0x80
 8002910:	0189      	lsls	r1, r1, #6
 8002912:	430a      	orrs	r2, r1
 8002914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2251      	movs	r2, #81	; 0x51
 800291a:	2101      	movs	r1, #1
 800291c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2250      	movs	r2, #80	; 0x50
 8002922:	2100      	movs	r1, #0
 8002924:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e017      	b.n	800295a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	3b01      	subs	r3, #1
 8002938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	4013      	ands	r3, r2
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	425a      	negs	r2, r3
 800294a:	4153      	adcs	r3, r2
 800294c:	b2db      	uxtb	r3, r3
 800294e:	001a      	movs	r2, r3
 8002950:	1dfb      	adds	r3, r7, #7
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d197      	bne.n	8002888 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b008      	add	sp, #32
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	20000000 	.word	0x20000000
 8002968:	ffffdfff 	.word	0xffffdfff

0800296c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	2382      	movs	r3, #130	; 0x82
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	429a      	cmp	r2, r3
 8002982:	d113      	bne.n	80029ac <SPI_EndRxTransaction+0x40>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	2380      	movs	r3, #128	; 0x80
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	429a      	cmp	r2, r3
 800298e:	d005      	beq.n	800299c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	2380      	movs	r3, #128	; 0x80
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	429a      	cmp	r2, r3
 800299a:	d107      	bne.n	80029ac <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2140      	movs	r1, #64	; 0x40
 80029a8:	438a      	bics	r2, r1
 80029aa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	2382      	movs	r3, #130	; 0x82
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d12b      	bne.n	8002a10 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d012      	beq.n	80029ea <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	0013      	movs	r3, r2
 80029ce:	2200      	movs	r2, #0
 80029d0:	2180      	movs	r1, #128	; 0x80
 80029d2:	f7ff ff3d 	bl	8002850 <SPI_WaitFlagStateUntilTimeout>
 80029d6:	1e03      	subs	r3, r0, #0
 80029d8:	d02d      	beq.n	8002a36 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029de:	2220      	movs	r2, #32
 80029e0:	431a      	orrs	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e026      	b.n	8002a38 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	0013      	movs	r3, r2
 80029f4:	2200      	movs	r2, #0
 80029f6:	2101      	movs	r1, #1
 80029f8:	f7ff ff2a 	bl	8002850 <SPI_WaitFlagStateUntilTimeout>
 80029fc:	1e03      	subs	r3, r0, #0
 80029fe:	d01a      	beq.n	8002a36 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a04:	2220      	movs	r2, #32
 8002a06:	431a      	orrs	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e013      	b.n	8002a38 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	0013      	movs	r3, r2
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	f7ff ff17 	bl	8002850 <SPI_WaitFlagStateUntilTimeout>
 8002a22:	1e03      	subs	r3, r0, #0
 8002a24:	d007      	beq.n	8002a36 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e000      	b.n	8002a38 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a4c:	4b1d      	ldr	r3, [pc, #116]	; (8002ac4 <SPI_EndRxTxTransaction+0x84>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	491d      	ldr	r1, [pc, #116]	; (8002ac8 <SPI_EndRxTxTransaction+0x88>)
 8002a52:	0018      	movs	r0, r3
 8002a54:	f7fd fb58 	bl	8000108 <__udivsi3>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	001a      	movs	r2, r3
 8002a5c:	0013      	movs	r3, r2
 8002a5e:	015b      	lsls	r3, r3, #5
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	189b      	adds	r3, r3, r2
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	2382      	movs	r3, #130	; 0x82
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d112      	bne.n	8002a9c <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	0013      	movs	r3, r2
 8002a80:	2200      	movs	r2, #0
 8002a82:	2180      	movs	r1, #128	; 0x80
 8002a84:	f7ff fee4 	bl	8002850 <SPI_WaitFlagStateUntilTimeout>
 8002a88:	1e03      	subs	r3, r0, #0
 8002a8a:	d016      	beq.n	8002aba <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a90:	2220      	movs	r2, #32
 8002a92:	431a      	orrs	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e00f      	b.n	8002abc <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00a      	beq.n	8002ab8 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	2280      	movs	r2, #128	; 0x80
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b80      	cmp	r3, #128	; 0x80
 8002ab4:	d0f2      	beq.n	8002a9c <SPI_EndRxTxTransaction+0x5c>
 8002ab6:	e000      	b.n	8002aba <SPI_EndRxTxTransaction+0x7a>
        break;
 8002ab8:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	0018      	movs	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b006      	add	sp, #24
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	20000000 	.word	0x20000000
 8002ac8:	016e3600 	.word	0x016e3600

08002acc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e044      	b.n	8002b68 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d107      	bne.n	8002af6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2274      	movs	r2, #116	; 0x74
 8002aea:	2100      	movs	r1, #0
 8002aec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f7fd fecb 	bl	800088c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2224      	movs	r2, #36	; 0x24
 8002afa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2101      	movs	r1, #1
 8002b08:	438a      	bics	r2, r1
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f000 f830 	bl	8002b74 <UART_SetConfig>
 8002b14:	0003      	movs	r3, r0
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e024      	b.n	8002b68 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f000 fa85 	bl	8003038 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	490d      	ldr	r1, [pc, #52]	; (8002b70 <HAL_UART_Init+0xa4>)
 8002b3a:	400a      	ands	r2, r1
 8002b3c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	212a      	movs	r1, #42	; 0x2a
 8002b4a:	438a      	bics	r2, r1
 8002b4c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2101      	movs	r1, #1
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	0018      	movs	r0, r3
 8002b62:	f000 fb1d 	bl	80031a0 <UART_CheckIdleState>
 8002b66:	0003      	movs	r3, r0
}
 8002b68:	0018      	movs	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	ffffb7ff 	.word	0xffffb7ff

08002b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b08e      	sub	sp, #56	; 0x38
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b7c:	231a      	movs	r3, #26
 8002b7e:	2218      	movs	r2, #24
 8002b80:	4694      	mov	ip, r2
 8002b82:	44bc      	add	ip, r7
 8002b84:	4463      	add	r3, ip
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	431a      	orrs	r2, r3
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4abc      	ldr	r2, [pc, #752]	; (8002e9c <UART_SetConfig+0x328>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	0019      	movs	r1, r3
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4ab8      	ldr	r2, [pc, #736]	; (8002ea0 <UART_SetConfig+0x32c>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4ab2      	ldr	r2, [pc, #712]	; (8002ea4 <UART_SetConfig+0x330>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d004      	beq.n	8002bea <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002be6:	4313      	orrs	r3, r2
 8002be8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	4aad      	ldr	r2, [pc, #692]	; (8002ea8 <UART_SetConfig+0x334>)
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	0019      	movs	r1, r3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4aa9      	ldr	r2, [pc, #676]	; (8002eac <UART_SetConfig+0x338>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d136      	bne.n	8002c78 <UART_SetConfig+0x104>
 8002c0a:	4ba9      	ldr	r3, [pc, #676]	; (8002eb0 <UART_SetConfig+0x33c>)
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0e:	220c      	movs	r2, #12
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d020      	beq.n	8002c58 <UART_SetConfig+0xe4>
 8002c16:	d827      	bhi.n	8002c68 <UART_SetConfig+0xf4>
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d00d      	beq.n	8002c38 <UART_SetConfig+0xc4>
 8002c1c:	d824      	bhi.n	8002c68 <UART_SetConfig+0xf4>
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d002      	beq.n	8002c28 <UART_SetConfig+0xb4>
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d010      	beq.n	8002c48 <UART_SetConfig+0xd4>
 8002c26:	e01f      	b.n	8002c68 <UART_SetConfig+0xf4>
 8002c28:	231b      	movs	r3, #27
 8002c2a:	2218      	movs	r2, #24
 8002c2c:	4694      	mov	ip, r2
 8002c2e:	44bc      	add	ip, r7
 8002c30:	4463      	add	r3, ip
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	e06f      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002c38:	231b      	movs	r3, #27
 8002c3a:	2218      	movs	r2, #24
 8002c3c:	4694      	mov	ip, r2
 8002c3e:	44bc      	add	ip, r7
 8002c40:	4463      	add	r3, ip
 8002c42:	2202      	movs	r2, #2
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	e067      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002c48:	231b      	movs	r3, #27
 8002c4a:	2218      	movs	r2, #24
 8002c4c:	4694      	mov	ip, r2
 8002c4e:	44bc      	add	ip, r7
 8002c50:	4463      	add	r3, ip
 8002c52:	2204      	movs	r2, #4
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	e05f      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002c58:	231b      	movs	r3, #27
 8002c5a:	2218      	movs	r2, #24
 8002c5c:	4694      	mov	ip, r2
 8002c5e:	44bc      	add	ip, r7
 8002c60:	4463      	add	r3, ip
 8002c62:	2208      	movs	r2, #8
 8002c64:	701a      	strb	r2, [r3, #0]
 8002c66:	e057      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002c68:	231b      	movs	r3, #27
 8002c6a:	2218      	movs	r2, #24
 8002c6c:	4694      	mov	ip, r2
 8002c6e:	44bc      	add	ip, r7
 8002c70:	4463      	add	r3, ip
 8002c72:	2210      	movs	r2, #16
 8002c74:	701a      	strb	r2, [r3, #0]
 8002c76:	e04f      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a89      	ldr	r2, [pc, #548]	; (8002ea4 <UART_SetConfig+0x330>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d143      	bne.n	8002d0a <UART_SetConfig+0x196>
 8002c82:	4b8b      	ldr	r3, [pc, #556]	; (8002eb0 <UART_SetConfig+0x33c>)
 8002c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002c86:	23c0      	movs	r3, #192	; 0xc0
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	22c0      	movs	r2, #192	; 0xc0
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d02a      	beq.n	8002cea <UART_SetConfig+0x176>
 8002c94:	22c0      	movs	r2, #192	; 0xc0
 8002c96:	0112      	lsls	r2, r2, #4
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d82e      	bhi.n	8002cfa <UART_SetConfig+0x186>
 8002c9c:	2280      	movs	r2, #128	; 0x80
 8002c9e:	0112      	lsls	r2, r2, #4
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d012      	beq.n	8002cca <UART_SetConfig+0x156>
 8002ca4:	2280      	movs	r2, #128	; 0x80
 8002ca6:	0112      	lsls	r2, r2, #4
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d826      	bhi.n	8002cfa <UART_SetConfig+0x186>
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d004      	beq.n	8002cba <UART_SetConfig+0x146>
 8002cb0:	2280      	movs	r2, #128	; 0x80
 8002cb2:	00d2      	lsls	r2, r2, #3
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d010      	beq.n	8002cda <UART_SetConfig+0x166>
 8002cb8:	e01f      	b.n	8002cfa <UART_SetConfig+0x186>
 8002cba:	231b      	movs	r3, #27
 8002cbc:	2218      	movs	r2, #24
 8002cbe:	4694      	mov	ip, r2
 8002cc0:	44bc      	add	ip, r7
 8002cc2:	4463      	add	r3, ip
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	e026      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002cca:	231b      	movs	r3, #27
 8002ccc:	2218      	movs	r2, #24
 8002cce:	4694      	mov	ip, r2
 8002cd0:	44bc      	add	ip, r7
 8002cd2:	4463      	add	r3, ip
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	701a      	strb	r2, [r3, #0]
 8002cd8:	e01e      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002cda:	231b      	movs	r3, #27
 8002cdc:	2218      	movs	r2, #24
 8002cde:	4694      	mov	ip, r2
 8002ce0:	44bc      	add	ip, r7
 8002ce2:	4463      	add	r3, ip
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e016      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002cea:	231b      	movs	r3, #27
 8002cec:	2218      	movs	r2, #24
 8002cee:	4694      	mov	ip, r2
 8002cf0:	44bc      	add	ip, r7
 8002cf2:	4463      	add	r3, ip
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	701a      	strb	r2, [r3, #0]
 8002cf8:	e00e      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002cfa:	231b      	movs	r3, #27
 8002cfc:	2218      	movs	r2, #24
 8002cfe:	4694      	mov	ip, r2
 8002d00:	44bc      	add	ip, r7
 8002d02:	4463      	add	r3, ip
 8002d04:	2210      	movs	r2, #16
 8002d06:	701a      	strb	r2, [r3, #0]
 8002d08:	e006      	b.n	8002d18 <UART_SetConfig+0x1a4>
 8002d0a:	231b      	movs	r3, #27
 8002d0c:	2218      	movs	r2, #24
 8002d0e:	4694      	mov	ip, r2
 8002d10:	44bc      	add	ip, r7
 8002d12:	4463      	add	r3, ip
 8002d14:	2210      	movs	r2, #16
 8002d16:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a61      	ldr	r2, [pc, #388]	; (8002ea4 <UART_SetConfig+0x330>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d000      	beq.n	8002d24 <UART_SetConfig+0x1b0>
 8002d22:	e088      	b.n	8002e36 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d24:	231b      	movs	r3, #27
 8002d26:	2218      	movs	r2, #24
 8002d28:	4694      	mov	ip, r2
 8002d2a:	44bc      	add	ip, r7
 8002d2c:	4463      	add	r3, ip
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d01d      	beq.n	8002d70 <UART_SetConfig+0x1fc>
 8002d34:	dc20      	bgt.n	8002d78 <UART_SetConfig+0x204>
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	d015      	beq.n	8002d66 <UART_SetConfig+0x1f2>
 8002d3a:	dc1d      	bgt.n	8002d78 <UART_SetConfig+0x204>
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d002      	beq.n	8002d46 <UART_SetConfig+0x1d2>
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d005      	beq.n	8002d50 <UART_SetConfig+0x1dc>
 8002d44:	e018      	b.n	8002d78 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d46:	f7fe ff47 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8002d4a:	0003      	movs	r3, r0
 8002d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d4e:	e01d      	b.n	8002d8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d50:	4b57      	ldr	r3, [pc, #348]	; (8002eb0 <UART_SetConfig+0x33c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2210      	movs	r2, #16
 8002d56:	4013      	ands	r3, r2
 8002d58:	d002      	beq.n	8002d60 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d5a:	4b56      	ldr	r3, [pc, #344]	; (8002eb4 <UART_SetConfig+0x340>)
 8002d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002d5e:	e015      	b.n	8002d8c <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8002d60:	4b55      	ldr	r3, [pc, #340]	; (8002eb8 <UART_SetConfig+0x344>)
 8002d62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d64:	e012      	b.n	8002d8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d66:	f7fe fe87 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d6e:	e00d      	b.n	8002d8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	021b      	lsls	r3, r3, #8
 8002d74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d76:	e009      	b.n	8002d8c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d7c:	231a      	movs	r3, #26
 8002d7e:	2218      	movs	r2, #24
 8002d80:	4694      	mov	ip, r2
 8002d82:	44bc      	add	ip, r7
 8002d84:	4463      	add	r3, ip
 8002d86:	2201      	movs	r2, #1
 8002d88:	701a      	strb	r2, [r3, #0]
        break;
 8002d8a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d100      	bne.n	8002d94 <UART_SetConfig+0x220>
 8002d92:	e139      	b.n	8003008 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	0013      	movs	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	189b      	adds	r3, r3, r2
 8002d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d305      	bcc.n	8002db0 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002daa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d907      	bls.n	8002dc0 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8002db0:	231a      	movs	r3, #26
 8002db2:	2218      	movs	r2, #24
 8002db4:	4694      	mov	ip, r2
 8002db6:	44bc      	add	ip, r7
 8002db8:	4463      	add	r3, ip
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
 8002dbe:	e123      	b.n	8003008 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	6939      	ldr	r1, [r7, #16]
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	000b      	movs	r3, r1
 8002dce:	0e1b      	lsrs	r3, r3, #24
 8002dd0:	0010      	movs	r0, r2
 8002dd2:	0205      	lsls	r5, r0, #8
 8002dd4:	431d      	orrs	r5, r3
 8002dd6:	000b      	movs	r3, r1
 8002dd8:	021c      	lsls	r4, r3, #8
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	085b      	lsrs	r3, r3, #1
 8002de0:	60bb      	str	r3, [r7, #8]
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68b8      	ldr	r0, [r7, #8]
 8002de8:	68f9      	ldr	r1, [r7, #12]
 8002dea:	1900      	adds	r0, r0, r4
 8002dec:	4169      	adcs	r1, r5
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	2300      	movs	r3, #0
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f7fd fa10 	bl	8000220 <__aeabi_uldivmod>
 8002e00:	0002      	movs	r2, r0
 8002e02:	000b      	movs	r3, r1
 8002e04:	0013      	movs	r3, r2
 8002e06:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e0a:	23c0      	movs	r3, #192	; 0xc0
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d309      	bcc.n	8002e26 <UART_SetConfig+0x2b2>
 8002e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	035b      	lsls	r3, r3, #13
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d204      	bcs.n	8002e26 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e22:	60da      	str	r2, [r3, #12]
 8002e24:	e0f0      	b.n	8003008 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8002e26:	231a      	movs	r3, #26
 8002e28:	2218      	movs	r2, #24
 8002e2a:	4694      	mov	ip, r2
 8002e2c:	44bc      	add	ip, r7
 8002e2e:	4463      	add	r3, ip
 8002e30:	2201      	movs	r2, #1
 8002e32:	701a      	strb	r2, [r3, #0]
 8002e34:	e0e8      	b.n	8003008 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	69da      	ldr	r2, [r3, #28]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d000      	beq.n	8002e44 <UART_SetConfig+0x2d0>
 8002e42:	e087      	b.n	8002f54 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8002e44:	231b      	movs	r3, #27
 8002e46:	2218      	movs	r2, #24
 8002e48:	4694      	mov	ip, r2
 8002e4a:	44bc      	add	ip, r7
 8002e4c:	4463      	add	r3, ip
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d835      	bhi.n	8002ec0 <UART_SetConfig+0x34c>
 8002e54:	009a      	lsls	r2, r3, #2
 8002e56:	4b19      	ldr	r3, [pc, #100]	; (8002ebc <UART_SetConfig+0x348>)
 8002e58:	18d3      	adds	r3, r2, r3
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e5e:	f7fe febb 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8002e62:	0003      	movs	r3, r0
 8002e64:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e66:	e035      	b.n	8002ed4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e68:	f7fe fecc 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e70:	e030      	b.n	8002ed4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e72:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <UART_SetConfig+0x33c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2210      	movs	r2, #16
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d002      	beq.n	8002e82 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e7c:	4b0d      	ldr	r3, [pc, #52]	; (8002eb4 <UART_SetConfig+0x340>)
 8002e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e80:	e028      	b.n	8002ed4 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8002e82:	4b0d      	ldr	r3, [pc, #52]	; (8002eb8 <UART_SetConfig+0x344>)
 8002e84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e86:	e025      	b.n	8002ed4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e88:	f7fe fdf6 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e90:	e020      	b.n	8002ed4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e92:	2380      	movs	r3, #128	; 0x80
 8002e94:	021b      	lsls	r3, r3, #8
 8002e96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e98:	e01c      	b.n	8002ed4 <UART_SetConfig+0x360>
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	efff69f3 	.word	0xefff69f3
 8002ea0:	ffffcfff 	.word	0xffffcfff
 8002ea4:	40004800 	.word	0x40004800
 8002ea8:	fffff4ff 	.word	0xfffff4ff
 8002eac:	40004400 	.word	0x40004400
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	003d0900 	.word	0x003d0900
 8002eb8:	00f42400 	.word	0x00f42400
 8002ebc:	0800344c 	.word	0x0800344c
      default:
        pclk = 0U;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ec4:	231a      	movs	r3, #26
 8002ec6:	2218      	movs	r2, #24
 8002ec8:	4694      	mov	ip, r2
 8002eca:	44bc      	add	ip, r7
 8002ecc:	4463      	add	r3, ip
 8002ece:	2201      	movs	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
        break;
 8002ed2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d100      	bne.n	8002edc <UART_SetConfig+0x368>
 8002eda:	e095      	b.n	8003008 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ede:	005a      	lsls	r2, r3, #1
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	085b      	lsrs	r3, r3, #1
 8002ee6:	18d2      	adds	r2, r2, r3
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	0019      	movs	r1, r3
 8002eee:	0010      	movs	r0, r2
 8002ef0:	f7fd f90a 	bl	8000108 <__udivsi3>
 8002ef4:	0003      	movs	r3, r0
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efc:	2b0f      	cmp	r3, #15
 8002efe:	d921      	bls.n	8002f44 <UART_SetConfig+0x3d0>
 8002f00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f02:	2380      	movs	r3, #128	; 0x80
 8002f04:	025b      	lsls	r3, r3, #9
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d21c      	bcs.n	8002f44 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	200e      	movs	r0, #14
 8002f10:	2418      	movs	r4, #24
 8002f12:	193b      	adds	r3, r7, r4
 8002f14:	181b      	adds	r3, r3, r0
 8002f16:	210f      	movs	r1, #15
 8002f18:	438a      	bics	r2, r1
 8002f1a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1e:	085b      	lsrs	r3, r3, #1
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	2207      	movs	r2, #7
 8002f24:	4013      	ands	r3, r2
 8002f26:	b299      	uxth	r1, r3
 8002f28:	193b      	adds	r3, r7, r4
 8002f2a:	181b      	adds	r3, r3, r0
 8002f2c:	193a      	adds	r2, r7, r4
 8002f2e:	1812      	adds	r2, r2, r0
 8002f30:	8812      	ldrh	r2, [r2, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	193a      	adds	r2, r7, r4
 8002f3c:	1812      	adds	r2, r2, r0
 8002f3e:	8812      	ldrh	r2, [r2, #0]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	e061      	b.n	8003008 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002f44:	231a      	movs	r3, #26
 8002f46:	2218      	movs	r2, #24
 8002f48:	4694      	mov	ip, r2
 8002f4a:	44bc      	add	ip, r7
 8002f4c:	4463      	add	r3, ip
 8002f4e:	2201      	movs	r2, #1
 8002f50:	701a      	strb	r2, [r3, #0]
 8002f52:	e059      	b.n	8003008 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f54:	231b      	movs	r3, #27
 8002f56:	2218      	movs	r2, #24
 8002f58:	4694      	mov	ip, r2
 8002f5a:	44bc      	add	ip, r7
 8002f5c:	4463      	add	r3, ip
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d822      	bhi.n	8002faa <UART_SetConfig+0x436>
 8002f64:	009a      	lsls	r2, r3, #2
 8002f66:	4b30      	ldr	r3, [pc, #192]	; (8003028 <UART_SetConfig+0x4b4>)
 8002f68:	18d3      	adds	r3, r2, r3
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f6e:	f7fe fe33 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8002f72:	0003      	movs	r3, r0
 8002f74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f76:	e022      	b.n	8002fbe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f78:	f7fe fe44 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 8002f7c:	0003      	movs	r3, r0
 8002f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f80:	e01d      	b.n	8002fbe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f82:	4b2a      	ldr	r3, [pc, #168]	; (800302c <UART_SetConfig+0x4b8>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2210      	movs	r2, #16
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d002      	beq.n	8002f92 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f8c:	4b28      	ldr	r3, [pc, #160]	; (8003030 <UART_SetConfig+0x4bc>)
 8002f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f90:	e015      	b.n	8002fbe <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8002f92:	4b28      	ldr	r3, [pc, #160]	; (8003034 <UART_SetConfig+0x4c0>)
 8002f94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f96:	e012      	b.n	8002fbe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f98:	f7fe fd6e 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fa0:	e00d      	b.n	8002fbe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fa2:	2380      	movs	r3, #128	; 0x80
 8002fa4:	021b      	lsls	r3, r3, #8
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fa8:	e009      	b.n	8002fbe <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002fae:	231a      	movs	r3, #26
 8002fb0:	2218      	movs	r2, #24
 8002fb2:	4694      	mov	ip, r2
 8002fb4:	44bc      	add	ip, r7
 8002fb6:	4463      	add	r3, ip
 8002fb8:	2201      	movs	r2, #1
 8002fba:	701a      	strb	r2, [r3, #0]
        break;
 8002fbc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d021      	beq.n	8003008 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	085a      	lsrs	r2, r3, #1
 8002fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fcc:	18d2      	adds	r2, r2, r3
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	0010      	movs	r0, r2
 8002fd6:	f7fd f897 	bl	8000108 <__udivsi3>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	2b0f      	cmp	r3, #15
 8002fe4:	d909      	bls.n	8002ffa <UART_SetConfig+0x486>
 8002fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	025b      	lsls	r3, r3, #9
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d204      	bcs.n	8002ffa <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	e006      	b.n	8003008 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002ffa:	231a      	movs	r3, #26
 8002ffc:	2218      	movs	r2, #24
 8002ffe:	4694      	mov	ip, r2
 8003000:	44bc      	add	ip, r7
 8003002:	4463      	add	r3, ip
 8003004:	2201      	movs	r2, #1
 8003006:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	2200      	movs	r2, #0
 800300c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	2200      	movs	r2, #0
 8003012:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003014:	231a      	movs	r3, #26
 8003016:	2218      	movs	r2, #24
 8003018:	4694      	mov	ip, r2
 800301a:	44bc      	add	ip, r7
 800301c:	4463      	add	r3, ip
 800301e:	781b      	ldrb	r3, [r3, #0]
}
 8003020:	0018      	movs	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	b00e      	add	sp, #56	; 0x38
 8003026:	bdb0      	pop	{r4, r5, r7, pc}
 8003028:	08003470 	.word	0x08003470
 800302c:	40021000 	.word	0x40021000
 8003030:	003d0900 	.word	0x003d0900
 8003034:	00f42400 	.word	0x00f42400

08003038 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003044:	2201      	movs	r2, #1
 8003046:	4013      	ands	r3, r2
 8003048:	d00b      	beq.n	8003062 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	4a4a      	ldr	r2, [pc, #296]	; (800317c <UART_AdvFeatureConfig+0x144>)
 8003052:	4013      	ands	r3, r2
 8003054:	0019      	movs	r1, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	2202      	movs	r2, #2
 8003068:	4013      	ands	r3, r2
 800306a:	d00b      	beq.n	8003084 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4a43      	ldr	r2, [pc, #268]	; (8003180 <UART_AdvFeatureConfig+0x148>)
 8003074:	4013      	ands	r3, r2
 8003076:	0019      	movs	r1, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	430a      	orrs	r2, r1
 8003082:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	2204      	movs	r2, #4
 800308a:	4013      	ands	r3, r2
 800308c:	d00b      	beq.n	80030a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4a3b      	ldr	r2, [pc, #236]	; (8003184 <UART_AdvFeatureConfig+0x14c>)
 8003096:	4013      	ands	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	2208      	movs	r2, #8
 80030ac:	4013      	ands	r3, r2
 80030ae:	d00b      	beq.n	80030c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a34      	ldr	r2, [pc, #208]	; (8003188 <UART_AdvFeatureConfig+0x150>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2210      	movs	r2, #16
 80030ce:	4013      	ands	r3, r2
 80030d0:	d00b      	beq.n	80030ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	4a2c      	ldr	r2, [pc, #176]	; (800318c <UART_AdvFeatureConfig+0x154>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	2220      	movs	r2, #32
 80030f0:	4013      	ands	r3, r2
 80030f2:	d00b      	beq.n	800310c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	4a25      	ldr	r2, [pc, #148]	; (8003190 <UART_AdvFeatureConfig+0x158>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2240      	movs	r2, #64	; 0x40
 8003112:	4013      	ands	r3, r2
 8003114:	d01d      	beq.n	8003152 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <UART_AdvFeatureConfig+0x15c>)
 800311e:	4013      	ands	r3, r2
 8003120:	0019      	movs	r1, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003132:	2380      	movs	r3, #128	; 0x80
 8003134:	035b      	lsls	r3, r3, #13
 8003136:	429a      	cmp	r2, r3
 8003138:	d10b      	bne.n	8003152 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	4a15      	ldr	r2, [pc, #84]	; (8003198 <UART_AdvFeatureConfig+0x160>)
 8003142:	4013      	ands	r3, r2
 8003144:	0019      	movs	r1, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	2280      	movs	r2, #128	; 0x80
 8003158:	4013      	ands	r3, r2
 800315a:	d00b      	beq.n	8003174 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4a0e      	ldr	r2, [pc, #56]	; (800319c <UART_AdvFeatureConfig+0x164>)
 8003164:	4013      	ands	r3, r2
 8003166:	0019      	movs	r1, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	605a      	str	r2, [r3, #4]
  }
}
 8003174:	46c0      	nop			; (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	b002      	add	sp, #8
 800317a:	bd80      	pop	{r7, pc}
 800317c:	fffdffff 	.word	0xfffdffff
 8003180:	fffeffff 	.word	0xfffeffff
 8003184:	fffbffff 	.word	0xfffbffff
 8003188:	ffff7fff 	.word	0xffff7fff
 800318c:	ffffefff 	.word	0xffffefff
 8003190:	ffffdfff 	.word	0xffffdfff
 8003194:	ffefffff 	.word	0xffefffff
 8003198:	ff9fffff 	.word	0xff9fffff
 800319c:	fff7ffff 	.word	0xfff7ffff

080031a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af02      	add	r7, sp, #8
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2280      	movs	r2, #128	; 0x80
 80031ac:	2100      	movs	r1, #0
 80031ae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031b0:	f7fd fc5e 	bl	8000a70 <HAL_GetTick>
 80031b4:	0003      	movs	r3, r0
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2208      	movs	r2, #8
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d10c      	bne.n	80031e0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2280      	movs	r2, #128	; 0x80
 80031ca:	0391      	lsls	r1, r2, #14
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	4a17      	ldr	r2, [pc, #92]	; (800322c <UART_CheckIdleState+0x8c>)
 80031d0:	9200      	str	r2, [sp, #0]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f000 f82c 	bl	8003230 <UART_WaitOnFlagUntilTimeout>
 80031d8:	1e03      	subs	r3, r0, #0
 80031da:	d001      	beq.n	80031e0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e021      	b.n	8003224 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2204      	movs	r2, #4
 80031e8:	4013      	ands	r3, r2
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d10c      	bne.n	8003208 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2280      	movs	r2, #128	; 0x80
 80031f2:	03d1      	lsls	r1, r2, #15
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	4a0d      	ldr	r2, [pc, #52]	; (800322c <UART_CheckIdleState+0x8c>)
 80031f8:	9200      	str	r2, [sp, #0]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f000 f818 	bl	8003230 <UART_WaitOnFlagUntilTimeout>
 8003200:	1e03      	subs	r3, r0, #0
 8003202:	d001      	beq.n	8003208 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e00d      	b.n	8003224 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2220      	movs	r2, #32
 8003212:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2274      	movs	r2, #116	; 0x74
 800321e:	2100      	movs	r1, #0
 8003220:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003222:	2300      	movs	r3, #0
}
 8003224:	0018      	movs	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	b004      	add	sp, #16
 800322a:	bd80      	pop	{r7, pc}
 800322c:	01ffffff 	.word	0x01ffffff

08003230 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b094      	sub	sp, #80	; 0x50
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	1dfb      	adds	r3, r7, #7
 800323e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003240:	e0a3      	b.n	800338a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003242:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003244:	3301      	adds	r3, #1
 8003246:	d100      	bne.n	800324a <UART_WaitOnFlagUntilTimeout+0x1a>
 8003248:	e09f      	b.n	800338a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324a:	f7fd fc11 	bl	8000a70 <HAL_GetTick>
 800324e:	0002      	movs	r2, r0
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003256:	429a      	cmp	r2, r3
 8003258:	d302      	bcc.n	8003260 <UART_WaitOnFlagUntilTimeout+0x30>
 800325a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800325c:	2b00      	cmp	r3, #0
 800325e:	d13d      	bne.n	80032dc <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003260:	f3ef 8310 	mrs	r3, PRIMASK
 8003264:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003266:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003268:	647b      	str	r3, [r7, #68]	; 0x44
 800326a:	2301      	movs	r3, #1
 800326c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800326e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003270:	f383 8810 	msr	PRIMASK, r3
}
 8003274:	46c0      	nop			; (mov r8, r8)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	494c      	ldr	r1, [pc, #304]	; (80033b4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003282:	400a      	ands	r2, r1
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003288:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800328a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328c:	f383 8810 	msr	PRIMASK, r3
}
 8003290:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003292:	f3ef 8310 	mrs	r3, PRIMASK
 8003296:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800329a:	643b      	str	r3, [r7, #64]	; 0x40
 800329c:	2301      	movs	r3, #1
 800329e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	f383 8810 	msr	PRIMASK, r3
}
 80032a6:	46c0      	nop			; (mov r8, r8)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2101      	movs	r1, #1
 80032b4:	438a      	bics	r2, r1
 80032b6:	609a      	str	r2, [r3, #8]
 80032b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032be:	f383 8810 	msr	PRIMASK, r3
}
 80032c2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2220      	movs	r2, #32
 80032c8:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2220      	movs	r2, #32
 80032ce:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2274      	movs	r2, #116	; 0x74
 80032d4:	2100      	movs	r1, #0
 80032d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e067      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2204      	movs	r2, #4
 80032e4:	4013      	ands	r3, r2
 80032e6:	d050      	beq.n	800338a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	69da      	ldr	r2, [r3, #28]
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	401a      	ands	r2, r3
 80032f4:	2380      	movs	r3, #128	; 0x80
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d146      	bne.n	800338a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2280      	movs	r2, #128	; 0x80
 8003302:	0112      	lsls	r2, r2, #4
 8003304:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003306:	f3ef 8310 	mrs	r3, PRIMASK
 800330a:	613b      	str	r3, [r7, #16]
  return(result);
 800330c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800330e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003310:	2301      	movs	r3, #1
 8003312:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	f383 8810 	msr	PRIMASK, r3
}
 800331a:	46c0      	nop			; (mov r8, r8)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4923      	ldr	r1, [pc, #140]	; (80033b4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003328:	400a      	ands	r2, r1
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800332e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	f383 8810 	msr	PRIMASK, r3
}
 8003336:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003338:	f3ef 8310 	mrs	r3, PRIMASK
 800333c:	61fb      	str	r3, [r7, #28]
  return(result);
 800333e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003340:	64bb      	str	r3, [r7, #72]	; 0x48
 8003342:	2301      	movs	r3, #1
 8003344:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f383 8810 	msr	PRIMASK, r3
}
 800334c:	46c0      	nop			; (mov r8, r8)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2101      	movs	r1, #1
 800335a:	438a      	bics	r2, r1
 800335c:	609a      	str	r2, [r3, #8]
 800335e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003360:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	f383 8810 	msr	PRIMASK, r3
}
 8003368:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2220      	movs	r2, #32
 800336e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2220      	movs	r2, #32
 8003374:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2280      	movs	r2, #128	; 0x80
 800337a:	2120      	movs	r1, #32
 800337c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2274      	movs	r2, #116	; 0x74
 8003382:	2100      	movs	r1, #0
 8003384:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e010      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	4013      	ands	r3, r2
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	425a      	negs	r2, r3
 800339a:	4153      	adcs	r3, r2
 800339c:	b2db      	uxtb	r3, r3
 800339e:	001a      	movs	r2, r3
 80033a0:	1dfb      	adds	r3, r7, #7
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d100      	bne.n	80033aa <UART_WaitOnFlagUntilTimeout+0x17a>
 80033a8:	e74b      	b.n	8003242 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	0018      	movs	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b014      	add	sp, #80	; 0x50
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	fffffe5f 	.word	0xfffffe5f

080033b8 <__libc_init_array>:
 80033b8:	b570      	push	{r4, r5, r6, lr}
 80033ba:	2600      	movs	r6, #0
 80033bc:	4d0c      	ldr	r5, [pc, #48]	; (80033f0 <__libc_init_array+0x38>)
 80033be:	4c0d      	ldr	r4, [pc, #52]	; (80033f4 <__libc_init_array+0x3c>)
 80033c0:	1b64      	subs	r4, r4, r5
 80033c2:	10a4      	asrs	r4, r4, #2
 80033c4:	42a6      	cmp	r6, r4
 80033c6:	d109      	bne.n	80033dc <__libc_init_array+0x24>
 80033c8:	2600      	movs	r6, #0
 80033ca:	f000 f821 	bl	8003410 <_init>
 80033ce:	4d0a      	ldr	r5, [pc, #40]	; (80033f8 <__libc_init_array+0x40>)
 80033d0:	4c0a      	ldr	r4, [pc, #40]	; (80033fc <__libc_init_array+0x44>)
 80033d2:	1b64      	subs	r4, r4, r5
 80033d4:	10a4      	asrs	r4, r4, #2
 80033d6:	42a6      	cmp	r6, r4
 80033d8:	d105      	bne.n	80033e6 <__libc_init_array+0x2e>
 80033da:	bd70      	pop	{r4, r5, r6, pc}
 80033dc:	00b3      	lsls	r3, r6, #2
 80033de:	58eb      	ldr	r3, [r5, r3]
 80033e0:	4798      	blx	r3
 80033e2:	3601      	adds	r6, #1
 80033e4:	e7ee      	b.n	80033c4 <__libc_init_array+0xc>
 80033e6:	00b3      	lsls	r3, r6, #2
 80033e8:	58eb      	ldr	r3, [r5, r3]
 80033ea:	4798      	blx	r3
 80033ec:	3601      	adds	r6, #1
 80033ee:	e7f2      	b.n	80033d6 <__libc_init_array+0x1e>
 80033f0:	0800349c 	.word	0x0800349c
 80033f4:	0800349c 	.word	0x0800349c
 80033f8:	0800349c 	.word	0x0800349c
 80033fc:	080034a0 	.word	0x080034a0

08003400 <memset>:
 8003400:	0003      	movs	r3, r0
 8003402:	1882      	adds	r2, r0, r2
 8003404:	4293      	cmp	r3, r2
 8003406:	d100      	bne.n	800340a <memset+0xa>
 8003408:	4770      	bx	lr
 800340a:	7019      	strb	r1, [r3, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	e7f9      	b.n	8003404 <memset+0x4>

08003410 <_init>:
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003416:	bc08      	pop	{r3}
 8003418:	469e      	mov	lr, r3
 800341a:	4770      	bx	lr

0800341c <_fini>:
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003422:	bc08      	pop	{r3}
 8003424:	469e      	mov	lr, r3
 8003426:	4770      	bx	lr
