-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN_stream_conv2d_4_stream_layer_post_9u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sum_out4_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_0_empty_n : IN STD_LOGIC;
    sum_out4_0_0_read : OUT STD_LOGIC;
    sum_out4_0_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_1_empty_n : IN STD_LOGIC;
    sum_out4_0_1_read : OUT STD_LOGIC;
    sum_out4_0_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_2_empty_n : IN STD_LOGIC;
    sum_out4_0_2_read : OUT STD_LOGIC;
    sum_out4_0_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_3_empty_n : IN STD_LOGIC;
    sum_out4_0_3_read : OUT STD_LOGIC;
    sum_out4_0_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_4_empty_n : IN STD_LOGIC;
    sum_out4_0_4_read : OUT STD_LOGIC;
    sum_out4_0_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_5_empty_n : IN STD_LOGIC;
    sum_out4_0_5_read : OUT STD_LOGIC;
    sum_out4_0_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_6_empty_n : IN STD_LOGIC;
    sum_out4_0_6_read : OUT STD_LOGIC;
    sum_out4_0_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_0_7_empty_n : IN STD_LOGIC;
    sum_out4_0_7_read : OUT STD_LOGIC;
    sum_out4_0_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_0_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_0_empty_n : IN STD_LOGIC;
    sum_out4_1_0_read : OUT STD_LOGIC;
    sum_out4_1_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_1_empty_n : IN STD_LOGIC;
    sum_out4_1_1_read : OUT STD_LOGIC;
    sum_out4_1_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_2_empty_n : IN STD_LOGIC;
    sum_out4_1_2_read : OUT STD_LOGIC;
    sum_out4_1_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_3_empty_n : IN STD_LOGIC;
    sum_out4_1_3_read : OUT STD_LOGIC;
    sum_out4_1_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_4_empty_n : IN STD_LOGIC;
    sum_out4_1_4_read : OUT STD_LOGIC;
    sum_out4_1_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_5_empty_n : IN STD_LOGIC;
    sum_out4_1_5_read : OUT STD_LOGIC;
    sum_out4_1_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_6_empty_n : IN STD_LOGIC;
    sum_out4_1_6_read : OUT STD_LOGIC;
    sum_out4_1_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_1_7_empty_n : IN STD_LOGIC;
    sum_out4_1_7_read : OUT STD_LOGIC;
    sum_out4_1_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_1_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_0_empty_n : IN STD_LOGIC;
    sum_out4_2_0_read : OUT STD_LOGIC;
    sum_out4_2_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_1_empty_n : IN STD_LOGIC;
    sum_out4_2_1_read : OUT STD_LOGIC;
    sum_out4_2_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_2_empty_n : IN STD_LOGIC;
    sum_out4_2_2_read : OUT STD_LOGIC;
    sum_out4_2_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_3_empty_n : IN STD_LOGIC;
    sum_out4_2_3_read : OUT STD_LOGIC;
    sum_out4_2_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_4_empty_n : IN STD_LOGIC;
    sum_out4_2_4_read : OUT STD_LOGIC;
    sum_out4_2_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_5_empty_n : IN STD_LOGIC;
    sum_out4_2_5_read : OUT STD_LOGIC;
    sum_out4_2_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_6_empty_n : IN STD_LOGIC;
    sum_out4_2_6_read : OUT STD_LOGIC;
    sum_out4_2_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_2_7_empty_n : IN STD_LOGIC;
    sum_out4_2_7_read : OUT STD_LOGIC;
    sum_out4_2_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_2_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_0_empty_n : IN STD_LOGIC;
    sum_out4_3_0_read : OUT STD_LOGIC;
    sum_out4_3_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_1_empty_n : IN STD_LOGIC;
    sum_out4_3_1_read : OUT STD_LOGIC;
    sum_out4_3_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_2_empty_n : IN STD_LOGIC;
    sum_out4_3_2_read : OUT STD_LOGIC;
    sum_out4_3_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_3_empty_n : IN STD_LOGIC;
    sum_out4_3_3_read : OUT STD_LOGIC;
    sum_out4_3_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_4_empty_n : IN STD_LOGIC;
    sum_out4_3_4_read : OUT STD_LOGIC;
    sum_out4_3_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_5_empty_n : IN STD_LOGIC;
    sum_out4_3_5_read : OUT STD_LOGIC;
    sum_out4_3_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_6_empty_n : IN STD_LOGIC;
    sum_out4_3_6_read : OUT STD_LOGIC;
    sum_out4_3_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_3_7_empty_n : IN STD_LOGIC;
    sum_out4_3_7_read : OUT STD_LOGIC;
    sum_out4_3_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_3_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_0_empty_n : IN STD_LOGIC;
    sum_out4_4_0_read : OUT STD_LOGIC;
    sum_out4_4_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_1_empty_n : IN STD_LOGIC;
    sum_out4_4_1_read : OUT STD_LOGIC;
    sum_out4_4_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_2_empty_n : IN STD_LOGIC;
    sum_out4_4_2_read : OUT STD_LOGIC;
    sum_out4_4_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_3_empty_n : IN STD_LOGIC;
    sum_out4_4_3_read : OUT STD_LOGIC;
    sum_out4_4_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_4_empty_n : IN STD_LOGIC;
    sum_out4_4_4_read : OUT STD_LOGIC;
    sum_out4_4_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_5_empty_n : IN STD_LOGIC;
    sum_out4_4_5_read : OUT STD_LOGIC;
    sum_out4_4_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_6_empty_n : IN STD_LOGIC;
    sum_out4_4_6_read : OUT STD_LOGIC;
    sum_out4_4_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_4_7_empty_n : IN STD_LOGIC;
    sum_out4_4_7_read : OUT STD_LOGIC;
    sum_out4_4_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_4_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_0_empty_n : IN STD_LOGIC;
    sum_out4_5_0_read : OUT STD_LOGIC;
    sum_out4_5_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_1_empty_n : IN STD_LOGIC;
    sum_out4_5_1_read : OUT STD_LOGIC;
    sum_out4_5_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_2_empty_n : IN STD_LOGIC;
    sum_out4_5_2_read : OUT STD_LOGIC;
    sum_out4_5_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_3_empty_n : IN STD_LOGIC;
    sum_out4_5_3_read : OUT STD_LOGIC;
    sum_out4_5_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_4_empty_n : IN STD_LOGIC;
    sum_out4_5_4_read : OUT STD_LOGIC;
    sum_out4_5_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_5_empty_n : IN STD_LOGIC;
    sum_out4_5_5_read : OUT STD_LOGIC;
    sum_out4_5_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_6_empty_n : IN STD_LOGIC;
    sum_out4_5_6_read : OUT STD_LOGIC;
    sum_out4_5_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_5_7_empty_n : IN STD_LOGIC;
    sum_out4_5_7_read : OUT STD_LOGIC;
    sum_out4_5_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_5_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_0_empty_n : IN STD_LOGIC;
    sum_out4_6_0_read : OUT STD_LOGIC;
    sum_out4_6_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_1_empty_n : IN STD_LOGIC;
    sum_out4_6_1_read : OUT STD_LOGIC;
    sum_out4_6_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_2_empty_n : IN STD_LOGIC;
    sum_out4_6_2_read : OUT STD_LOGIC;
    sum_out4_6_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_3_empty_n : IN STD_LOGIC;
    sum_out4_6_3_read : OUT STD_LOGIC;
    sum_out4_6_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_4_empty_n : IN STD_LOGIC;
    sum_out4_6_4_read : OUT STD_LOGIC;
    sum_out4_6_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_5_empty_n : IN STD_LOGIC;
    sum_out4_6_5_read : OUT STD_LOGIC;
    sum_out4_6_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_6_empty_n : IN STD_LOGIC;
    sum_out4_6_6_read : OUT STD_LOGIC;
    sum_out4_6_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_6_7_empty_n : IN STD_LOGIC;
    sum_out4_6_7_read : OUT STD_LOGIC;
    sum_out4_6_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_6_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_0_empty_n : IN STD_LOGIC;
    sum_out4_7_0_read : OUT STD_LOGIC;
    sum_out4_7_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_1_empty_n : IN STD_LOGIC;
    sum_out4_7_1_read : OUT STD_LOGIC;
    sum_out4_7_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_2_empty_n : IN STD_LOGIC;
    sum_out4_7_2_read : OUT STD_LOGIC;
    sum_out4_7_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_3_empty_n : IN STD_LOGIC;
    sum_out4_7_3_read : OUT STD_LOGIC;
    sum_out4_7_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_4_empty_n : IN STD_LOGIC;
    sum_out4_7_4_read : OUT STD_LOGIC;
    sum_out4_7_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_5_empty_n : IN STD_LOGIC;
    sum_out4_7_5_read : OUT STD_LOGIC;
    sum_out4_7_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_6_empty_n : IN STD_LOGIC;
    sum_out4_7_6_read : OUT STD_LOGIC;
    sum_out4_7_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_7_7_empty_n : IN STD_LOGIC;
    sum_out4_7_7_read : OUT STD_LOGIC;
    sum_out4_7_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_7_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_0_empty_n : IN STD_LOGIC;
    sum_out4_8_0_read : OUT STD_LOGIC;
    sum_out4_8_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_1_empty_n : IN STD_LOGIC;
    sum_out4_8_1_read : OUT STD_LOGIC;
    sum_out4_8_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_2_empty_n : IN STD_LOGIC;
    sum_out4_8_2_read : OUT STD_LOGIC;
    sum_out4_8_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_3_empty_n : IN STD_LOGIC;
    sum_out4_8_3_read : OUT STD_LOGIC;
    sum_out4_8_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_4_empty_n : IN STD_LOGIC;
    sum_out4_8_4_read : OUT STD_LOGIC;
    sum_out4_8_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_5_empty_n : IN STD_LOGIC;
    sum_out4_8_5_read : OUT STD_LOGIC;
    sum_out4_8_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_6_empty_n : IN STD_LOGIC;
    sum_out4_8_6_read : OUT STD_LOGIC;
    sum_out4_8_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    sum_out4_8_7_empty_n : IN STD_LOGIC;
    sum_out4_8_7_read : OUT STD_LOGIC;
    sum_out4_8_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out4_8_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    conv_out4_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_0_full_n : IN STD_LOGIC;
    conv_out4_0_0_write : OUT STD_LOGIC;
    conv_out4_0_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_1_full_n : IN STD_LOGIC;
    conv_out4_0_1_write : OUT STD_LOGIC;
    conv_out4_0_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_2_full_n : IN STD_LOGIC;
    conv_out4_0_2_write : OUT STD_LOGIC;
    conv_out4_0_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_3_full_n : IN STD_LOGIC;
    conv_out4_0_3_write : OUT STD_LOGIC;
    conv_out4_0_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_4_full_n : IN STD_LOGIC;
    conv_out4_0_4_write : OUT STD_LOGIC;
    conv_out4_0_4_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_4_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_5_full_n : IN STD_LOGIC;
    conv_out4_0_5_write : OUT STD_LOGIC;
    conv_out4_0_5_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_0_5_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_0_full_n : IN STD_LOGIC;
    conv_out4_1_0_write : OUT STD_LOGIC;
    conv_out4_1_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_1_full_n : IN STD_LOGIC;
    conv_out4_1_1_write : OUT STD_LOGIC;
    conv_out4_1_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_2_full_n : IN STD_LOGIC;
    conv_out4_1_2_write : OUT STD_LOGIC;
    conv_out4_1_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_3_full_n : IN STD_LOGIC;
    conv_out4_1_3_write : OUT STD_LOGIC;
    conv_out4_1_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_4_full_n : IN STD_LOGIC;
    conv_out4_1_4_write : OUT STD_LOGIC;
    conv_out4_1_4_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_4_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_5_full_n : IN STD_LOGIC;
    conv_out4_1_5_write : OUT STD_LOGIC;
    conv_out4_1_5_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out4_1_5_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of CNN_stream_conv2d_4_stream_layer_post_9u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp3 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp4 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp5 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp6 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp7 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp8 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp8 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp9 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp11 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp12 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp13 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp13 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp15 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp15 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp16 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp17 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp17 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp20 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp21 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp24 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp24 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp25 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp25 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp28 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp28 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp31 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp31 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp34 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp34 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp37 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp37 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp40 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp40 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp43 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp43 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp46 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp46 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp49 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp49 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp50 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp50 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp52 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp52 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp53 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp53 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp55 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp55 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp56 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp56 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp57 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp57 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp58 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp58 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp59 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp59 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_grp60 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp60 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp25_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp28_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp31_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp34_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp37_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp40_done_reg : BOOLEAN := false;
    signal sum_out4_0_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal sum_out4_0_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal sum_out4_0_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp3 : BOOLEAN;
    signal sum_out4_0_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp4 : BOOLEAN;
    signal sum_out4_0_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp5 : BOOLEAN;
    signal sum_out4_0_5_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp6 : BOOLEAN;
    signal sum_out4_0_6_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp7 : BOOLEAN;
    signal sum_out4_0_7_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp8 : BOOLEAN;
    signal sum_out4_1_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp9 : BOOLEAN;
    signal sum_out4_1_1_blk_n : STD_LOGIC;
    signal sum_out4_1_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp11 : BOOLEAN;
    signal sum_out4_1_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp12 : BOOLEAN;
    signal sum_out4_1_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp13 : BOOLEAN;
    signal sum_out4_1_5_blk_n : STD_LOGIC;
    signal sum_out4_1_6_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp15 : BOOLEAN;
    signal sum_out4_1_7_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp16 : BOOLEAN;
    signal sum_out4_2_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp17 : BOOLEAN;
    signal sum_out4_2_1_blk_n : STD_LOGIC;
    signal sum_out4_2_2_blk_n : STD_LOGIC;
    signal sum_out4_2_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp20 : BOOLEAN;
    signal sum_out4_2_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp21 : BOOLEAN;
    signal sum_out4_2_5_blk_n : STD_LOGIC;
    signal sum_out4_2_6_blk_n : STD_LOGIC;
    signal sum_out4_2_7_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp24 : BOOLEAN;
    signal sum_out4_3_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp25 : BOOLEAN;
    signal sum_out4_3_1_blk_n : STD_LOGIC;
    signal sum_out4_3_2_blk_n : STD_LOGIC;
    signal sum_out4_3_3_blk_n : STD_LOGIC;
    signal sum_out4_3_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp28 : BOOLEAN;
    signal sum_out4_3_5_blk_n : STD_LOGIC;
    signal sum_out4_3_6_blk_n : STD_LOGIC;
    signal sum_out4_3_7_blk_n : STD_LOGIC;
    signal sum_out4_4_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp31 : BOOLEAN;
    signal sum_out4_4_1_blk_n : STD_LOGIC;
    signal sum_out4_4_2_blk_n : STD_LOGIC;
    signal sum_out4_4_3_blk_n : STD_LOGIC;
    signal sum_out4_4_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp34 : BOOLEAN;
    signal sum_out4_4_5_blk_n : STD_LOGIC;
    signal sum_out4_4_6_blk_n : STD_LOGIC;
    signal sum_out4_4_7_blk_n : STD_LOGIC;
    signal sum_out4_5_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp37 : BOOLEAN;
    signal sum_out4_5_1_blk_n : STD_LOGIC;
    signal sum_out4_5_2_blk_n : STD_LOGIC;
    signal sum_out4_5_3_blk_n : STD_LOGIC;
    signal sum_out4_5_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp40 : BOOLEAN;
    signal sum_out4_5_5_blk_n : STD_LOGIC;
    signal sum_out4_5_6_blk_n : STD_LOGIC;
    signal sum_out4_5_7_blk_n : STD_LOGIC;
    signal sum_out4_6_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp43 : BOOLEAN;
    signal sum_out4_6_1_blk_n : STD_LOGIC;
    signal sum_out4_6_2_blk_n : STD_LOGIC;
    signal sum_out4_6_3_blk_n : STD_LOGIC;
    signal sum_out4_6_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp46 : BOOLEAN;
    signal sum_out4_6_5_blk_n : STD_LOGIC;
    signal sum_out4_6_6_blk_n : STD_LOGIC;
    signal sum_out4_6_7_blk_n : STD_LOGIC;
    signal sum_out4_7_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp49 : BOOLEAN;
    signal sum_out4_7_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp50 : BOOLEAN;
    signal sum_out4_7_2_blk_n : STD_LOGIC;
    signal sum_out4_7_3_blk_n : STD_LOGIC;
    signal sum_out4_7_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp52 : BOOLEAN;
    signal sum_out4_7_5_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp53 : BOOLEAN;
    signal sum_out4_7_6_blk_n : STD_LOGIC;
    signal sum_out4_7_7_blk_n : STD_LOGIC;
    signal sum_out4_8_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp55 : BOOLEAN;
    signal sum_out4_8_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp56 : BOOLEAN;
    signal sum_out4_8_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp57 : BOOLEAN;
    signal sum_out4_8_3_blk_n : STD_LOGIC;
    signal sum_out4_8_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp58 : BOOLEAN;
    signal sum_out4_8_5_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp59 : BOOLEAN;
    signal sum_out4_8_6_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp60 : BOOLEAN;
    signal sum_out4_8_7_blk_n : STD_LOGIC;
    signal conv_out4_0_0_blk_n : STD_LOGIC;
    signal conv_out4_0_1_blk_n : STD_LOGIC;
    signal conv_out4_0_2_blk_n : STD_LOGIC;
    signal conv_out4_0_3_blk_n : STD_LOGIC;
    signal conv_out4_0_4_blk_n : STD_LOGIC;
    signal conv_out4_0_5_blk_n : STD_LOGIC;
    signal conv_out4_1_0_blk_n : STD_LOGIC;
    signal conv_out4_1_1_blk_n : STD_LOGIC;
    signal conv_out4_1_2_blk_n : STD_LOGIC;
    signal conv_out4_1_3_blk_n : STD_LOGIC;
    signal conv_out4_1_4_blk_n : STD_LOGIC;
    signal conv_out4_1_5_blk_n : STD_LOGIC;
    signal sum_out_reg_894 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal sum_out_50_reg_899 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp5 : BOOLEAN;
    signal sum_out_51_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp9 : BOOLEAN;
    signal sum_out_52_reg_909 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_53_reg_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp13 : BOOLEAN;
    signal sum_out_54_reg_919 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_55_reg_924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp17 : BOOLEAN;
    signal sum_out_56_reg_929 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_58_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp21 : BOOLEAN;
    signal sum_out_59_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_61_reg_944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp25 : BOOLEAN;
    signal sum_out_62_reg_949 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_65_reg_954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp28 : BOOLEAN;
    signal sum_out_66_reg_959 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_69_reg_964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp31 : BOOLEAN;
    signal sum_out_70_reg_969 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_73_reg_974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp34 : BOOLEAN;
    signal sum_out_74_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_77_reg_984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp37 : BOOLEAN;
    signal sum_out_78_reg_989 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_81_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp40 : BOOLEAN;
    signal sum_out_82_reg_999 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_85_reg_1004 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_out_88_reg_1009 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_1_fu_702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_1_reg_1014 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_4_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_4_reg_1019 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_7_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_7_reg_1024 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_10_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_10_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_13_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_13_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_16_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_16_reg_1039 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_19_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_19_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_22_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_22_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_25_fu_750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_25_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_28_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_28_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_31_fu_762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_31_reg_1064 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_34_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_34_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp24 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp43 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp46 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp49 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp50 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp52 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp53 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp55 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp57 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp58 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp59 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp60 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp17 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp25 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp31 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp37 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp13 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp21 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp28 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp34 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp40 : BOOLEAN;
    signal add_ln231_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_3_fu_784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_6_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_9_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_12_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_15_fu_824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_18_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_21_fu_844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_24_fu_854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_27_fu_864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_30_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln231_33_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp11_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11)) then 
                        ap_block_pp0_stage0_subdone_grp11_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp12_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13)) then 
                    ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp13_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp15_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15)) then 
                        ap_block_pp0_stage0_subdone_grp15_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp16_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16)) then 
                        ap_block_pp0_stage0_subdone_grp16_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17)) then 
                    ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp17_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17)) then 
                        ap_block_pp0_stage0_subdone_grp17_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp20_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20)) then 
                        ap_block_pp0_stage0_subdone_grp20_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21)) then 
                    ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp21_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21)) then 
                        ap_block_pp0_stage0_subdone_grp21_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp24_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24)) then 
                        ap_block_pp0_stage0_subdone_grp24_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp25_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp25_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp25_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25)) then 
                    ap_block_pp0_stage0_subdone_grp25_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp25_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25)) then 
                        ap_block_pp0_stage0_subdone_grp25_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp28_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp28_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp28_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28)) then 
                    ap_block_pp0_stage0_subdone_grp28_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp28_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28)) then 
                        ap_block_pp0_stage0_subdone_grp28_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp31_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp31_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp31_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31)) then 
                    ap_block_pp0_stage0_subdone_grp31_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp31_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31)) then 
                        ap_block_pp0_stage0_subdone_grp31_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp34_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34)) then 
                    ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp34_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34)) then 
                        ap_block_pp0_stage0_subdone_grp34_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp37_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp37_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp37_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37)) then 
                    ap_block_pp0_stage0_subdone_grp37_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp37_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37)) then 
                        ap_block_pp0_stage0_subdone_grp37_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp3_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3)) then 
                        ap_block_pp0_stage0_subdone_grp3_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp40_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp40_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp40_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40)) then 
                    ap_block_pp0_stage0_subdone_grp40_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp40_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40)) then 
                        ap_block_pp0_stage0_subdone_grp40_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp43_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43)) then 
                        ap_block_pp0_stage0_subdone_grp43_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp46_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46)) then 
                        ap_block_pp0_stage0_subdone_grp46_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp49_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49)) then 
                        ap_block_pp0_stage0_subdone_grp49_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp4_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4)) then 
                        ap_block_pp0_stage0_subdone_grp4_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp50_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50)) then 
                        ap_block_pp0_stage0_subdone_grp50_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp52_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52)) then 
                        ap_block_pp0_stage0_subdone_grp52_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp53_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53)) then 
                        ap_block_pp0_stage0_subdone_grp53_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp55_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55)) then 
                        ap_block_pp0_stage0_subdone_grp55_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp56_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56)) then 
                        ap_block_pp0_stage0_subdone_grp56_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp57_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57)) then 
                        ap_block_pp0_stage0_subdone_grp57_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp58_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58)) then 
                        ap_block_pp0_stage0_subdone_grp58_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp59_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59)) then 
                        ap_block_pp0_stage0_subdone_grp59_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5)) then 
                    ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp5_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5)) then 
                        ap_block_pp0_stage0_subdone_grp5_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp60_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60)) then 
                        ap_block_pp0_stage0_subdone_grp60_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp6_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6)) then 
                        ap_block_pp0_stage0_subdone_grp6_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp7_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp8_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8)) then 
                        ap_block_pp0_stage0_subdone_grp8_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9)) then 
                    ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp9_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= ap_const_boolean_0;
            else
                if ((ap_start = ap_const_logic_1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_10_reg_1029 <= add_ln231_10_fu_720_p2;
                sum_out_61_reg_944 <= sum_out4_3_0_dout;
                sum_out_70_reg_969 <= sum_out4_4_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_13_reg_1034 <= add_ln231_13_fu_726_p2;
                sum_out_69_reg_964 <= sum_out4_4_0_dout;
                sum_out_78_reg_989 <= sum_out4_5_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_16_reg_1039 <= add_ln231_16_fu_732_p2;
                sum_out_77_reg_984 <= sum_out4_5_0_dout;
                sum_out_85_reg_1004 <= sum_out4_6_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_19_reg_1044 <= add_ln231_19_fu_738_p2;
                sum_out_50_reg_899 <= sum_out4_0_4_dout;
                sum_out_54_reg_919 <= sum_out4_1_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_1_reg_1014 <= add_ln231_1_fu_702_p2;
                sum_out_52_reg_909 <= sum_out4_1_1_dout;
                sum_out_reg_894 <= sum_out4_0_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_22_reg_1049 <= add_ln231_22_fu_744_p2;
                sum_out_53_reg_914 <= sum_out4_1_4_dout;
                sum_out_59_reg_939 <= sum_out4_2_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_25_reg_1054 <= add_ln231_25_fu_750_p2;
                sum_out_58_reg_934 <= sum_out4_2_4_dout;
                sum_out_66_reg_959 <= sum_out4_3_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_28_reg_1059 <= add_ln231_28_fu_756_p2;
                sum_out_65_reg_954 <= sum_out4_3_4_dout;
                sum_out_74_reg_979 <= sum_out4_4_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_31_reg_1064 <= add_ln231_31_fu_762_p2;
                sum_out_73_reg_974 <= sum_out4_4_4_dout;
                sum_out_82_reg_999 <= sum_out4_5_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_34_reg_1069 <= add_ln231_34_fu_768_p2;
                sum_out_81_reg_994 <= sum_out4_5_4_dout;
                sum_out_88_reg_1009 <= sum_out4_6_5_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_4_reg_1019 <= add_ln231_4_fu_708_p2;
                sum_out_51_reg_904 <= sum_out4_1_0_dout;
                sum_out_56_reg_929 <= sum_out4_2_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln231_7_reg_1024 <= add_ln231_7_fu_714_p2;
                sum_out_55_reg_924 <= sum_out4_2_0_dout;
                sum_out_62_reg_949 <= sum_out4_3_1_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln231_10_fu_720_p2 <= std_logic_vector(unsigned(sum_out4_5_2_dout) + unsigned(sum_out4_6_3_dout));
    add_ln231_12_fu_814_p2 <= std_logic_vector(unsigned(sum_out_78_reg_989) + unsigned(sum_out_69_reg_964));
    add_ln231_13_fu_726_p2 <= std_logic_vector(unsigned(sum_out4_6_2_dout) + unsigned(sum_out4_7_3_dout));
    add_ln231_15_fu_824_p2 <= std_logic_vector(unsigned(sum_out_85_reg_1004) + unsigned(sum_out_77_reg_984));
    add_ln231_16_fu_732_p2 <= std_logic_vector(unsigned(sum_out4_7_2_dout) + unsigned(sum_out4_8_3_dout));
    add_ln231_18_fu_834_p2 <= std_logic_vector(unsigned(sum_out_54_reg_919) + unsigned(sum_out_50_reg_899));
    add_ln231_19_fu_738_p2 <= std_logic_vector(unsigned(sum_out4_2_6_dout) + unsigned(sum_out4_3_7_dout));
    add_ln231_1_fu_702_p2 <= std_logic_vector(unsigned(sum_out4_2_2_dout) + unsigned(sum_out4_3_3_dout));
    add_ln231_21_fu_844_p2 <= std_logic_vector(unsigned(sum_out_59_reg_939) + unsigned(sum_out_53_reg_914));
    add_ln231_22_fu_744_p2 <= std_logic_vector(unsigned(sum_out4_3_6_dout) + unsigned(sum_out4_4_7_dout));
    add_ln231_24_fu_854_p2 <= std_logic_vector(unsigned(sum_out_66_reg_959) + unsigned(sum_out_58_reg_934));
    add_ln231_25_fu_750_p2 <= std_logic_vector(unsigned(sum_out4_4_6_dout) + unsigned(sum_out4_5_7_dout));
    add_ln231_27_fu_864_p2 <= std_logic_vector(unsigned(sum_out_74_reg_979) + unsigned(sum_out_65_reg_954));
    add_ln231_28_fu_756_p2 <= std_logic_vector(unsigned(sum_out4_5_6_dout) + unsigned(sum_out4_6_7_dout));
    add_ln231_30_fu_874_p2 <= std_logic_vector(unsigned(sum_out_82_reg_999) + unsigned(sum_out_73_reg_974));
    add_ln231_31_fu_762_p2 <= std_logic_vector(unsigned(sum_out4_6_6_dout) + unsigned(sum_out4_7_7_dout));
    add_ln231_33_fu_884_p2 <= std_logic_vector(unsigned(sum_out_88_reg_1009) + unsigned(sum_out_81_reg_994));
    add_ln231_34_fu_768_p2 <= std_logic_vector(unsigned(sum_out4_7_6_dout) + unsigned(sum_out4_8_7_dout));
    add_ln231_3_fu_784_p2 <= std_logic_vector(unsigned(sum_out_56_reg_929) + unsigned(sum_out_51_reg_904));
    add_ln231_4_fu_708_p2 <= std_logic_vector(unsigned(sum_out4_3_2_dout) + unsigned(sum_out4_4_3_dout));
    add_ln231_6_fu_794_p2 <= std_logic_vector(unsigned(sum_out_62_reg_949) + unsigned(sum_out_55_reg_924));
    add_ln231_7_fu_714_p2 <= std_logic_vector(unsigned(sum_out4_4_2_dout) + unsigned(sum_out4_5_3_dout));
    add_ln231_9_fu_804_p2 <= std_logic_vector(unsigned(sum_out_70_reg_969) + unsigned(sum_out_61_reg_944));
    add_ln231_fu_774_p2 <= std_logic_vector(unsigned(sum_out_52_reg_909) + unsigned(sum_out_reg_894));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (conv_out4_0_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp13_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp13 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (conv_out4_1_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp17_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp17, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp17 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp17)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (conv_out4_0_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp21_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp21, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp21 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp21)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (conv_out4_1_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp25_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp25, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp25 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp25)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (conv_out4_0_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp28_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp28, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp28 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp28)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (conv_out4_1_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp31_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp31, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp31 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp31)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (conv_out4_0_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp34_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp34, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp34 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp34)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (conv_out4_1_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp37_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp37, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_subdone_grp37_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp37 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp37)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (conv_out4_0_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp40_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp40, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_subdone_grp40_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp40 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp40)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (conv_out4_1_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp5_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp5, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp5 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (conv_out4_1_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_grp9_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp9 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (conv_out4_0_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (conv_out4_0_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp11_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp11, ap_block_pp0_stage0_subdone_grp11_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp11 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp11)));
    end process;


    ap_block_pp0_stage0_11001_grp12_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp12 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp12)));
    end process;


    ap_block_pp0_stage0_11001_grp13_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp13 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (conv_out4_1_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp15_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp15, ap_block_pp0_stage0_subdone_grp15_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp15 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp15)));
    end process;


    ap_block_pp0_stage0_11001_grp16_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp16, ap_block_pp0_stage0_subdone_grp16_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp16 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp16)));
    end process;


    ap_block_pp0_stage0_11001_grp17_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp17, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp17 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp17)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (conv_out4_0_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp2)));
    end process;


    ap_block_pp0_stage0_11001_grp20_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp20, ap_block_pp0_stage0_subdone_grp20_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp20 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp20)));
    end process;


    ap_block_pp0_stage0_11001_grp21_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp21, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp21 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp21)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (conv_out4_1_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp24_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp24, ap_block_pp0_stage0_subdone_grp24_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp24 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp24)));
    end process;


    ap_block_pp0_stage0_11001_grp25_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp25, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp25 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp25)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (conv_out4_0_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp28_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp28, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp28 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp28)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (conv_out4_1_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp3_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp3, ap_block_pp0_stage0_subdone_grp3_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp3 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp3)));
    end process;


    ap_block_pp0_stage0_11001_grp31_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp31, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp31 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp31)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (conv_out4_0_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp34_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp34, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp34 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp34)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (conv_out4_1_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp37_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp37, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_subdone_grp37_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp37 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp37)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (conv_out4_0_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp4_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp4, ap_block_pp0_stage0_subdone_grp4_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp4 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp4)));
    end process;


    ap_block_pp0_stage0_11001_grp40_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp40, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_subdone_grp40_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp40 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp40)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (conv_out4_1_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp43_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp43, ap_block_pp0_stage0_subdone_grp43_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp43 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp43)));
    end process;


    ap_block_pp0_stage0_11001_grp46_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp46, ap_block_pp0_stage0_subdone_grp46_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp46 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp46)));
    end process;


    ap_block_pp0_stage0_11001_grp49_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp49, ap_block_pp0_stage0_subdone_grp49_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp49 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp49)));
    end process;


    ap_block_pp0_stage0_11001_grp5_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp5, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp5 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (conv_out4_1_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp50_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp50, ap_block_pp0_stage0_subdone_grp50_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp50 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp50)));
    end process;


    ap_block_pp0_stage0_11001_grp52_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp52, ap_block_pp0_stage0_subdone_grp52_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp52 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp52)));
    end process;


    ap_block_pp0_stage0_11001_grp53_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp53, ap_block_pp0_stage0_subdone_grp53_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp53 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp53)));
    end process;


    ap_block_pp0_stage0_11001_grp55_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp55, ap_block_pp0_stage0_subdone_grp55_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp55 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp55)));
    end process;


    ap_block_pp0_stage0_11001_grp56_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp56, ap_block_pp0_stage0_subdone_grp56_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp56 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp56)));
    end process;


    ap_block_pp0_stage0_11001_grp57_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp57, ap_block_pp0_stage0_subdone_grp57_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp57 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp57)));
    end process;


    ap_block_pp0_stage0_11001_grp58_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp58, ap_block_pp0_stage0_subdone_grp58_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp58 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp58)));
    end process;


    ap_block_pp0_stage0_11001_grp59_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp59, ap_block_pp0_stage0_subdone_grp59_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp59 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp59)));
    end process;


    ap_block_pp0_stage0_11001_grp6_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp6, ap_block_pp0_stage0_subdone_grp6_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp6 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp6)));
    end process;


    ap_block_pp0_stage0_11001_grp60_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp60, ap_block_pp0_stage0_subdone_grp60_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp60 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp60)));
    end process;


    ap_block_pp0_stage0_11001_grp7_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp7, ap_block_pp0_stage0_subdone_grp7_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp7 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp7)));
    end process;


    ap_block_pp0_stage0_11001_grp8_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp8, ap_block_pp0_stage0_subdone_grp8_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp8 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp8)));
    end process;


    ap_block_pp0_stage0_11001_grp9_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp9 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (conv_out4_0_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_0_full_n, conv_out4_0_1_full_n, conv_out4_0_2_full_n, conv_out4_0_3_full_n, conv_out4_0_4_full_n, conv_out4_0_5_full_n, conv_out4_1_0_full_n, conv_out4_1_1_full_n, conv_out4_1_2_full_n, conv_out4_1_3_full_n, conv_out4_1_4_full_n, conv_out4_1_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp3, ap_block_pp0_stage0_subdone_grp3_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp4, ap_block_pp0_stage0_subdone_grp4_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp5, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp6, ap_block_pp0_stage0_subdone_grp6_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp7, ap_block_pp0_stage0_subdone_grp7_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp8, ap_block_pp0_stage0_subdone_grp8_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp11, ap_block_pp0_stage0_subdone_grp11_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp15, ap_block_pp0_stage0_subdone_grp15_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp16, ap_block_pp0_stage0_subdone_grp16_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp17, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp20, ap_block_pp0_stage0_subdone_grp20_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp21, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp24, ap_block_pp0_stage0_subdone_grp24_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp25, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp28, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp31, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp34, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp37, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp40, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp43, ap_block_pp0_stage0_subdone_grp43_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp46, ap_block_pp0_stage0_subdone_grp46_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp49, ap_block_pp0_stage0_subdone_grp49_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp50, ap_block_pp0_stage0_subdone_grp50_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp52, ap_block_pp0_stage0_subdone_grp52_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp53, ap_block_pp0_stage0_subdone_grp53_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp55, ap_block_pp0_stage0_subdone_grp55_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp56, ap_block_pp0_stage0_subdone_grp56_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp57, ap_block_pp0_stage0_subdone_grp57_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp58, ap_block_pp0_stage0_subdone_grp58_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp59, ap_block_pp0_stage0_subdone_grp59_done_reg_iter0, ap_block_state1_pp0_stage0_iter0_grp60, ap_block_pp0_stage0_subdone_grp60_done_reg_iter0, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_pp0_stage0_subdone_grp25_done_reg, ap_block_pp0_stage0_subdone_grp28_done_reg, ap_block_pp0_stage0_subdone_grp31_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_pp0_stage0_subdone_grp37_done_reg, ap_block_pp0_stage0_subdone_grp40_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp59)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp58)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp57)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp56)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp55)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp53)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) 
    and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp52)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp50)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp49)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp46)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp43)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp40)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp37)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_1 
    = ap_block_state1_pp0_stage0_iter0_grp34)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp31)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp28)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp25)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp24)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp21)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp20)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp17)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp16)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp15)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp12)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp11)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) 
    and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp60)))) 
    or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (conv_out4_1_5_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (conv_out4_0_5_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (conv_out4_1_4_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (conv_out4_0_4_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (conv_out4_1_3_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (conv_out4_0_3_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (conv_out4_1_2_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (conv_out4_0_2_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) 
    and (conv_out4_1_1_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (conv_out4_0_1_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (conv_out4_1_0_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (conv_out4_0_0_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (conv_out4_0_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp11_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp11, ap_block_pp0_stage0_subdone_grp11_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp11 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp11)));
    end process;


    ap_block_pp0_stage0_subdone_grp12_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp12 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp12)));
    end process;


    ap_block_pp0_stage0_subdone_grp13_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp13 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (conv_out4_1_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp15_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp15, ap_block_pp0_stage0_subdone_grp15_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp15 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp15)));
    end process;


    ap_block_pp0_stage0_subdone_grp16_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp16, ap_block_pp0_stage0_subdone_grp16_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp16 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp16)));
    end process;


    ap_block_pp0_stage0_subdone_grp17_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp17, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp17 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp17)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (conv_out4_0_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp2)));
    end process;


    ap_block_pp0_stage0_subdone_grp20_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp20, ap_block_pp0_stage0_subdone_grp20_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp20 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp20)));
    end process;


    ap_block_pp0_stage0_subdone_grp21_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_2_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp21, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp21 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp21)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (conv_out4_1_2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp24_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp24, ap_block_pp0_stage0_subdone_grp24_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp24 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp24)));
    end process;


    ap_block_pp0_stage0_subdone_grp25_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp25, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp25 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp25)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (conv_out4_0_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp28_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_3_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp28, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp28 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp28)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (conv_out4_1_3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp3_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp3, ap_block_pp0_stage0_subdone_grp3_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp3 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp3)));
    end process;


    ap_block_pp0_stage0_subdone_grp31_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp31, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_subdone_grp31_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp31 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp31)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (conv_out4_0_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp34_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_4_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp34, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp34 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp34)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (conv_out4_1_4_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp37_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp37, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_subdone_grp37_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp37 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp37)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (conv_out4_0_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp4_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp4, ap_block_pp0_stage0_subdone_grp4_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp4 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp4)));
    end process;


    ap_block_pp0_stage0_subdone_grp40_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_5_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp40, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_subdone_grp40_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp40 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp40)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (conv_out4_1_5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp43_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp43, ap_block_pp0_stage0_subdone_grp43_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp43 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp43)));
    end process;


    ap_block_pp0_stage0_subdone_grp46_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp46, ap_block_pp0_stage0_subdone_grp46_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp46 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp46)));
    end process;


    ap_block_pp0_stage0_subdone_grp49_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp49, ap_block_pp0_stage0_subdone_grp49_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp49 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp49)));
    end process;


    ap_block_pp0_stage0_subdone_grp5_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_1_0_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp5, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp5 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (conv_out4_1_0_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_grp50_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp50, ap_block_pp0_stage0_subdone_grp50_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp50 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp50)));
    end process;


    ap_block_pp0_stage0_subdone_grp52_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp52, ap_block_pp0_stage0_subdone_grp52_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp52 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp52)));
    end process;


    ap_block_pp0_stage0_subdone_grp53_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp53, ap_block_pp0_stage0_subdone_grp53_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp53 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp53)));
    end process;


    ap_block_pp0_stage0_subdone_grp55_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp55, ap_block_pp0_stage0_subdone_grp55_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp55 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp55)));
    end process;


    ap_block_pp0_stage0_subdone_grp56_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp56, ap_block_pp0_stage0_subdone_grp56_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp56 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp56)));
    end process;


    ap_block_pp0_stage0_subdone_grp57_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp57, ap_block_pp0_stage0_subdone_grp57_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp57 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp57)));
    end process;


    ap_block_pp0_stage0_subdone_grp58_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp58, ap_block_pp0_stage0_subdone_grp58_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp58 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp58)));
    end process;


    ap_block_pp0_stage0_subdone_grp59_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp59, ap_block_pp0_stage0_subdone_grp59_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp59 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp59)));
    end process;


    ap_block_pp0_stage0_subdone_grp6_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp6, ap_block_pp0_stage0_subdone_grp6_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp6 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp6)));
    end process;


    ap_block_pp0_stage0_subdone_grp60_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp60, ap_block_pp0_stage0_subdone_grp60_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp60 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp60)));
    end process;


    ap_block_pp0_stage0_subdone_grp7_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp7, ap_block_pp0_stage0_subdone_grp7_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp7 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp7)));
    end process;


    ap_block_pp0_stage0_subdone_grp8_assign_proc : process(ap_start, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp8, ap_block_pp0_stage0_subdone_grp8_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp8 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp8)));
    end process;


    ap_block_pp0_stage0_subdone_grp9_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, conv_out4_0_1_full_n, ap_done_reg, ap_block_state1_pp0_stage0_iter0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp9 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_grp9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (conv_out4_0_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp1_assign_proc : process(sum_out4_0_0_empty_n, sum_out4_1_1_empty_n, sum_out4_2_2_empty_n, sum_out4_3_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp1 <= ((sum_out4_1_1_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (sum_out4_0_0_empty_n = ap_const_logic_0) or (sum_out4_3_3_empty_n = ap_const_logic_0) or (sum_out4_2_2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp11_assign_proc : process(sum_out4_1_2_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp11 <= ((sum_out4_1_2_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp12_assign_proc : process(sum_out4_1_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp12 <= ((sum_out4_1_3_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp13_assign_proc : process(sum_out4_1_4_empty_n, sum_out4_2_5_empty_n, sum_out4_3_6_empty_n, sum_out4_4_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp13 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_4_7_empty_n = ap_const_logic_0) or (sum_out4_3_6_empty_n = ap_const_logic_0) or (sum_out4_2_5_empty_n = ap_const_logic_0) or (sum_out4_1_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp15_assign_proc : process(sum_out4_1_6_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp15 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_1_6_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp16_assign_proc : process(sum_out4_1_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp16 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_1_7_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp17_assign_proc : process(sum_out4_2_0_empty_n, sum_out4_3_1_empty_n, sum_out4_4_2_empty_n, sum_out4_5_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp17 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_5_3_empty_n = ap_const_logic_0) or (sum_out4_4_2_empty_n = ap_const_logic_0) or (sum_out4_3_1_empty_n = ap_const_logic_0) or (sum_out4_2_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp2_assign_proc : process(sum_out4_0_1_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp2 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_0_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp20_assign_proc : process(sum_out4_2_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp20 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_2_3_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp21_assign_proc : process(sum_out4_2_4_empty_n, sum_out4_3_5_empty_n, sum_out4_4_6_empty_n, sum_out4_5_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp21 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_5_7_empty_n = ap_const_logic_0) or (sum_out4_4_6_empty_n = ap_const_logic_0) or (sum_out4_3_5_empty_n = ap_const_logic_0) or (sum_out4_2_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp24_assign_proc : process(sum_out4_2_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp24 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_2_7_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp25_assign_proc : process(sum_out4_3_0_empty_n, sum_out4_4_1_empty_n, sum_out4_5_2_empty_n, sum_out4_6_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp25 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_6_3_empty_n = ap_const_logic_0) or (sum_out4_5_2_empty_n = ap_const_logic_0) or (sum_out4_4_1_empty_n = ap_const_logic_0) or (sum_out4_3_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp28_assign_proc : process(sum_out4_3_4_empty_n, sum_out4_4_5_empty_n, sum_out4_5_6_empty_n, sum_out4_6_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp28 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_6_7_empty_n = ap_const_logic_0) or (sum_out4_5_6_empty_n = ap_const_logic_0) or (sum_out4_4_5_empty_n = ap_const_logic_0) or (sum_out4_3_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp3_assign_proc : process(sum_out4_0_2_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp3 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_0_2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp31_assign_proc : process(sum_out4_4_0_empty_n, sum_out4_5_1_empty_n, sum_out4_6_2_empty_n, sum_out4_7_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp31 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_3_empty_n = ap_const_logic_0) or (sum_out4_6_2_empty_n = ap_const_logic_0) or (sum_out4_5_1_empty_n = ap_const_logic_0) or (sum_out4_4_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp34_assign_proc : process(sum_out4_4_4_empty_n, sum_out4_5_5_empty_n, sum_out4_6_6_empty_n, sum_out4_7_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp34 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_7_empty_n = ap_const_logic_0) or (sum_out4_6_6_empty_n = ap_const_logic_0) or (sum_out4_5_5_empty_n = ap_const_logic_0) or (sum_out4_4_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp37_assign_proc : process(sum_out4_5_0_empty_n, sum_out4_6_1_empty_n, sum_out4_7_2_empty_n, sum_out4_8_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp37 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_3_empty_n = ap_const_logic_0) or (sum_out4_7_2_empty_n = ap_const_logic_0) or (sum_out4_6_1_empty_n = ap_const_logic_0) or (sum_out4_5_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp4_assign_proc : process(sum_out4_0_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp4 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_0_3_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp40_assign_proc : process(sum_out4_5_4_empty_n, sum_out4_6_5_empty_n, sum_out4_7_6_empty_n, sum_out4_8_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp40 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_7_empty_n = ap_const_logic_0) or (sum_out4_7_6_empty_n = ap_const_logic_0) or (sum_out4_6_5_empty_n = ap_const_logic_0) or (sum_out4_5_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp43_assign_proc : process(sum_out4_6_0_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp43 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_6_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp46_assign_proc : process(sum_out4_6_4_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp46 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_6_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp49_assign_proc : process(sum_out4_7_0_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp49 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp5_assign_proc : process(sum_out4_0_4_empty_n, sum_out4_1_5_empty_n, sum_out4_2_6_empty_n, sum_out4_3_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp5 <= ((sum_out4_0_4_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (sum_out4_3_7_empty_n = ap_const_logic_0) or (sum_out4_2_6_empty_n = ap_const_logic_0) or (sum_out4_1_5_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp50_assign_proc : process(sum_out4_7_1_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp50 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp52_assign_proc : process(sum_out4_7_4_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp52 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp53_assign_proc : process(sum_out4_7_5_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp53 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_7_5_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp55_assign_proc : process(sum_out4_8_0_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp55 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_0_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp56_assign_proc : process(sum_out4_8_1_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp56 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp57_assign_proc : process(sum_out4_8_2_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp57 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp58_assign_proc : process(sum_out4_8_4_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp58 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_4_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp59_assign_proc : process(sum_out4_8_5_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp59 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_5_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp6_assign_proc : process(sum_out4_0_5_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp6 <= ((sum_out4_0_5_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp60_assign_proc : process(sum_out4_8_6_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp60 <= ((ap_done_reg = ap_const_logic_1) or (sum_out4_8_6_empty_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp7_assign_proc : process(sum_out4_0_6_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp7 <= ((sum_out4_0_6_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp8_assign_proc : process(sum_out4_0_7_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp8 <= ((sum_out4_0_7_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_grp9_assign_proc : process(sum_out4_1_0_empty_n, sum_out4_2_1_empty_n, sum_out4_3_2_empty_n, sum_out4_4_3_empty_n, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_grp9 <= ((sum_out4_1_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (sum_out4_4_3_empty_n = ap_const_logic_0) or (sum_out4_3_2_empty_n = ap_const_logic_0) or (sum_out4_2_1_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_0_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_0_blk_n <= conv_out4_0_0_full_n;
        else 
            conv_out4_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_0_din <= std_logic_vector(unsigned(add_ln231_1_reg_1014) + unsigned(add_ln231_fu_774_p2));

    conv_out4_0_0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_0_write <= ap_const_logic_1;
        else 
            conv_out4_0_0_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_1_full_n, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_1_blk_n <= conv_out4_0_1_full_n;
        else 
            conv_out4_0_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_1_din <= std_logic_vector(unsigned(add_ln231_4_reg_1019) + unsigned(add_ln231_3_fu_784_p2));

    conv_out4_0_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_1_write <= ap_const_logic_1;
        else 
            conv_out4_0_1_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_2_full_n, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_pp0_stage0_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_2_blk_n <= conv_out4_0_2_full_n;
        else 
            conv_out4_0_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_2_din <= std_logic_vector(unsigned(add_ln231_7_reg_1024) + unsigned(add_ln231_6_fu_794_p2));

    conv_out4_0_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_pp0_stage0_11001_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_2_write <= ap_const_logic_1;
        else 
            conv_out4_0_2_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_3_full_n, ap_block_pp0_stage0_subdone_grp25_done_reg, ap_block_pp0_stage0_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_3_blk_n <= conv_out4_0_3_full_n;
        else 
            conv_out4_0_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_3_din <= std_logic_vector(unsigned(add_ln231_10_reg_1029) + unsigned(add_ln231_9_fu_804_p2));

    conv_out4_0_3_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp25_done_reg, ap_block_pp0_stage0_11001_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_3_write <= ap_const_logic_1;
        else 
            conv_out4_0_3_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_4_full_n, ap_block_pp0_stage0_subdone_grp31_done_reg, ap_block_pp0_stage0_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_4_blk_n <= conv_out4_0_4_full_n;
        else 
            conv_out4_0_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_4_din <= std_logic_vector(unsigned(add_ln231_13_reg_1034) + unsigned(add_ln231_12_fu_814_p2));

    conv_out4_0_4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp31_done_reg, ap_block_pp0_stage0_11001_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_4_write <= ap_const_logic_1;
        else 
            conv_out4_0_4_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_0_5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_0_5_full_n, ap_block_pp0_stage0_subdone_grp37_done_reg, ap_block_pp0_stage0_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp37) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_5_blk_n <= conv_out4_0_5_full_n;
        else 
            conv_out4_0_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_0_5_din <= std_logic_vector(unsigned(add_ln231_16_reg_1039) + unsigned(add_ln231_15_fu_824_p2));

    conv_out4_0_5_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp37_done_reg, ap_block_pp0_stage0_11001_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_0_5_write <= ap_const_logic_1;
        else 
            conv_out4_0_5_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_0_full_n, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage0_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_0_blk_n <= conv_out4_1_0_full_n;
        else 
            conv_out4_1_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_0_din <= std_logic_vector(unsigned(add_ln231_19_reg_1044) + unsigned(add_ln231_18_fu_834_p2));

    conv_out4_1_0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage0_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_0_write <= ap_const_logic_1;
        else 
            conv_out4_1_0_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_1_full_n, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_1_blk_n <= conv_out4_1_1_full_n;
        else 
            conv_out4_1_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_1_din <= std_logic_vector(unsigned(add_ln231_22_reg_1049) + unsigned(add_ln231_21_fu_844_p2));

    conv_out4_1_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_11001_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_1_write <= ap_const_logic_1;
        else 
            conv_out4_1_1_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_2_full_n, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_pp0_stage0_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_2_blk_n <= conv_out4_1_2_full_n;
        else 
            conv_out4_1_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_2_din <= std_logic_vector(unsigned(add_ln231_25_reg_1054) + unsigned(add_ln231_24_fu_854_p2));

    conv_out4_1_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_2_write <= ap_const_logic_1;
        else 
            conv_out4_1_2_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_3_full_n, ap_block_pp0_stage0_subdone_grp28_done_reg, ap_block_pp0_stage0_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_3_blk_n <= conv_out4_1_3_full_n;
        else 
            conv_out4_1_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_3_din <= std_logic_vector(unsigned(add_ln231_28_reg_1059) + unsigned(add_ln231_27_fu_864_p2));

    conv_out4_1_3_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp28_done_reg, ap_block_pp0_stage0_11001_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_3_write <= ap_const_logic_1;
        else 
            conv_out4_1_3_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_4_full_n, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_pp0_stage0_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp34) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_4_blk_n <= conv_out4_1_4_full_n;
        else 
            conv_out4_1_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_4_din <= std_logic_vector(unsigned(add_ln231_31_reg_1064) + unsigned(add_ln231_30_fu_874_p2));

    conv_out4_1_4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_4_write <= ap_const_logic_1;
        else 
            conv_out4_1_4_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_out4_1_5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, conv_out4_1_5_full_n, ap_block_pp0_stage0_subdone_grp40_done_reg, ap_block_pp0_stage0_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp40) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_5_blk_n <= conv_out4_1_5_full_n;
        else 
            conv_out4_1_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv_out4_1_5_din <= std_logic_vector(unsigned(add_ln231_34_reg_1069) + unsigned(add_ln231_33_fu_884_p2));

    conv_out4_1_5_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp40_done_reg, ap_block_pp0_stage0_11001_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_out4_1_5_write <= ap_const_logic_1;
        else 
            conv_out4_1_5_write <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_0_blk_n <= sum_out4_0_0_empty_n;
        else 
            sum_out4_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_0_read <= ap_const_logic_1;
        else 
            sum_out4_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_1_blk_n <= sum_out4_0_1_empty_n;
        else 
            sum_out4_0_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_1_read <= ap_const_logic_1;
        else 
            sum_out4_0_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp3_done_reg_iter0, ap_block_pp0_stage0_grp3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp3) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_2_blk_n <= sum_out4_0_2_empty_n;
        else 
            sum_out4_0_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp3_done_reg_iter0, ap_block_pp0_stage0_11001_grp3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_2_read <= ap_const_logic_1;
        else 
            sum_out4_0_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp4_done_reg_iter0, ap_block_pp0_stage0_grp4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp4) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_3_blk_n <= sum_out4_0_3_empty_n;
        else 
            sum_out4_0_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp4_done_reg_iter0, ap_block_pp0_stage0_11001_grp4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_3_read <= ap_const_logic_1;
        else 
            sum_out4_0_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp5) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_4_blk_n <= sum_out4_0_4_empty_n;
        else 
            sum_out4_0_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_4_read <= ap_const_logic_1;
        else 
            sum_out4_0_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp6_done_reg_iter0, ap_block_pp0_stage0_grp6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp6) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_5_blk_n <= sum_out4_0_5_empty_n;
        else 
            sum_out4_0_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp6_done_reg_iter0, ap_block_pp0_stage0_11001_grp6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp6_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp6) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_5_read <= ap_const_logic_1;
        else 
            sum_out4_0_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp7_done_reg_iter0, ap_block_pp0_stage0_grp7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp7) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_6_blk_n <= sum_out4_0_6_empty_n;
        else 
            sum_out4_0_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp7_done_reg_iter0, ap_block_pp0_stage0_11001_grp7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp7) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_6_read <= ap_const_logic_1;
        else 
            sum_out4_0_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_0_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_0_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp8_done_reg_iter0, ap_block_pp0_stage0_grp8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp8) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_7_blk_n <= sum_out4_0_7_empty_n;
        else 
            sum_out4_0_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_0_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp8_done_reg_iter0, ap_block_pp0_stage0_11001_grp8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp8) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_0_7_read <= ap_const_logic_1;
        else 
            sum_out4_0_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_0_blk_n <= sum_out4_1_0_empty_n;
        else 
            sum_out4_1_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_0_read <= ap_const_logic_1;
        else 
            sum_out4_1_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_1_blk_n <= sum_out4_1_1_empty_n;
        else 
            sum_out4_1_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_1_read <= ap_const_logic_1;
        else 
            sum_out4_1_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp11_done_reg_iter0, ap_block_pp0_stage0_grp11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_2_blk_n <= sum_out4_1_2_empty_n;
        else 
            sum_out4_1_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp11_done_reg_iter0, ap_block_pp0_stage0_11001_grp11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp11_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_2_read <= ap_const_logic_1;
        else 
            sum_out4_1_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp12_done_reg_iter0, ap_block_pp0_stage0_grp12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp12) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_3_blk_n <= sum_out4_1_3_empty_n;
        else 
            sum_out4_1_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp12_done_reg_iter0, ap_block_pp0_stage0_11001_grp12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_3_read <= ap_const_logic_1;
        else 
            sum_out4_1_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_4_blk_n <= sum_out4_1_4_empty_n;
        else 
            sum_out4_1_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_11001_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_4_read <= ap_const_logic_1;
        else 
            sum_out4_1_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp5) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_5_blk_n <= sum_out4_1_5_empty_n;
        else 
            sum_out4_1_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_5_read <= ap_const_logic_1;
        else 
            sum_out4_1_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp15_done_reg_iter0, ap_block_pp0_stage0_grp15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp15) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_6_blk_n <= sum_out4_1_6_empty_n;
        else 
            sum_out4_1_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp15_done_reg_iter0, ap_block_pp0_stage0_11001_grp15)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp15_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp15) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_6_read <= ap_const_logic_1;
        else 
            sum_out4_1_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_1_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_1_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp16_done_reg_iter0, ap_block_pp0_stage0_grp16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp16) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_7_blk_n <= sum_out4_1_7_empty_n;
        else 
            sum_out4_1_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_1_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp16_done_reg_iter0, ap_block_pp0_stage0_11001_grp16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp16_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp16) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_1_7_read <= ap_const_logic_1;
        else 
            sum_out4_1_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp17) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_0_blk_n <= sum_out4_2_0_empty_n;
        else 
            sum_out4_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_11001_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_0_read <= ap_const_logic_1;
        else 
            sum_out4_2_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_1_blk_n <= sum_out4_2_1_empty_n;
        else 
            sum_out4_2_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_1_read <= ap_const_logic_1;
        else 
            sum_out4_2_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_2_blk_n <= sum_out4_2_2_empty_n;
        else 
            sum_out4_2_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_2_read <= ap_const_logic_1;
        else 
            sum_out4_2_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp20_done_reg_iter0, ap_block_pp0_stage0_grp20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp20) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_3_blk_n <= sum_out4_2_3_empty_n;
        else 
            sum_out4_2_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp20_done_reg_iter0, ap_block_pp0_stage0_11001_grp20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp20) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_3_read <= ap_const_logic_1;
        else 
            sum_out4_2_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp21) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_4_blk_n <= sum_out4_2_4_empty_n;
        else 
            sum_out4_2_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_4_read <= ap_const_logic_1;
        else 
            sum_out4_2_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_5_blk_n <= sum_out4_2_5_empty_n;
        else 
            sum_out4_2_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_11001_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_5_read <= ap_const_logic_1;
        else 
            sum_out4_2_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp5) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_6_blk_n <= sum_out4_2_6_empty_n;
        else 
            sum_out4_2_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_6_read <= ap_const_logic_1;
        else 
            sum_out4_2_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_2_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_2_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp24_done_reg_iter0, ap_block_pp0_stage0_grp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp24) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_7_blk_n <= sum_out4_2_7_empty_n;
        else 
            sum_out4_2_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_2_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp24_done_reg_iter0, ap_block_pp0_stage0_11001_grp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp24_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp24) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_2_7_read <= ap_const_logic_1;
        else 
            sum_out4_2_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp25) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_0_blk_n <= sum_out4_3_0_empty_n;
        else 
            sum_out4_3_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_11001_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_0_read <= ap_const_logic_1;
        else 
            sum_out4_3_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp17) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_1_blk_n <= sum_out4_3_1_empty_n;
        else 
            sum_out4_3_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_11001_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_1_read <= ap_const_logic_1;
        else 
            sum_out4_3_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_2_blk_n <= sum_out4_3_2_empty_n;
        else 
            sum_out4_3_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_2_read <= ap_const_logic_1;
        else 
            sum_out4_3_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_3_blk_n <= sum_out4_3_3_empty_n;
        else 
            sum_out4_3_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_3_read <= ap_const_logic_1;
        else 
            sum_out4_3_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp28) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_4_blk_n <= sum_out4_3_4_empty_n;
        else 
            sum_out4_3_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_11001_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_4_read <= ap_const_logic_1;
        else 
            sum_out4_3_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp21) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_5_blk_n <= sum_out4_3_5_empty_n;
        else 
            sum_out4_3_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_5_read <= ap_const_logic_1;
        else 
            sum_out4_3_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_6_blk_n <= sum_out4_3_6_empty_n;
        else 
            sum_out4_3_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_11001_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_6_read <= ap_const_logic_1;
        else 
            sum_out4_3_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_3_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_3_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp5) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_7_blk_n <= sum_out4_3_7_empty_n;
        else 
            sum_out4_3_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_3_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp5_done_reg_iter0, ap_block_pp0_stage0_11001_grp5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_3_7_read <= ap_const_logic_1;
        else 
            sum_out4_3_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp31) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_0_blk_n <= sum_out4_4_0_empty_n;
        else 
            sum_out4_4_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_11001_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_0_read <= ap_const_logic_1;
        else 
            sum_out4_4_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp25) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_1_blk_n <= sum_out4_4_1_empty_n;
        else 
            sum_out4_4_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_11001_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_1_read <= ap_const_logic_1;
        else 
            sum_out4_4_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp17) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_2_blk_n <= sum_out4_4_2_empty_n;
        else 
            sum_out4_4_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_11001_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_2_read <= ap_const_logic_1;
        else 
            sum_out4_4_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_3_blk_n <= sum_out4_4_3_empty_n;
        else 
            sum_out4_4_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp9_done_reg_iter0, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_3_read <= ap_const_logic_1;
        else 
            sum_out4_4_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp34) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_4_blk_n <= sum_out4_4_4_empty_n;
        else 
            sum_out4_4_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_4_read <= ap_const_logic_1;
        else 
            sum_out4_4_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp28) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_5_blk_n <= sum_out4_4_5_empty_n;
        else 
            sum_out4_4_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_11001_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_5_read <= ap_const_logic_1;
        else 
            sum_out4_4_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp21) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_6_blk_n <= sum_out4_4_6_empty_n;
        else 
            sum_out4_4_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_6_read <= ap_const_logic_1;
        else 
            sum_out4_4_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_4_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_4_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_7_blk_n <= sum_out4_4_7_empty_n;
        else 
            sum_out4_4_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_4_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp13_done_reg_iter0, ap_block_pp0_stage0_11001_grp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_4_7_read <= ap_const_logic_1;
        else 
            sum_out4_4_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp37) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_0_blk_n <= sum_out4_5_0_empty_n;
        else 
            sum_out4_5_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_11001_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_0_read <= ap_const_logic_1;
        else 
            sum_out4_5_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp31) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_1_blk_n <= sum_out4_5_1_empty_n;
        else 
            sum_out4_5_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_11001_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_1_read <= ap_const_logic_1;
        else 
            sum_out4_5_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp25) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_2_blk_n <= sum_out4_5_2_empty_n;
        else 
            sum_out4_5_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_11001_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_2_read <= ap_const_logic_1;
        else 
            sum_out4_5_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp17) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_3_blk_n <= sum_out4_5_3_empty_n;
        else 
            sum_out4_5_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp17_done_reg_iter0, ap_block_pp0_stage0_11001_grp17)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_3_read <= ap_const_logic_1;
        else 
            sum_out4_5_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp40) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_4_blk_n <= sum_out4_5_4_empty_n;
        else 
            sum_out4_5_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_11001_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_4_read <= ap_const_logic_1;
        else 
            sum_out4_5_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp34) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_5_blk_n <= sum_out4_5_5_empty_n;
        else 
            sum_out4_5_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_5_read <= ap_const_logic_1;
        else 
            sum_out4_5_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp28) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_6_blk_n <= sum_out4_5_6_empty_n;
        else 
            sum_out4_5_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_11001_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_6_read <= ap_const_logic_1;
        else 
            sum_out4_5_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_5_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_5_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp21) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_7_blk_n <= sum_out4_5_7_empty_n;
        else 
            sum_out4_5_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_5_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp21_done_reg_iter0, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_5_7_read <= ap_const_logic_1;
        else 
            sum_out4_5_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp43_done_reg_iter0, ap_block_pp0_stage0_grp43)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp43) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_0_blk_n <= sum_out4_6_0_empty_n;
        else 
            sum_out4_6_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp43_done_reg_iter0, ap_block_pp0_stage0_11001_grp43)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp43_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp43) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_0_read <= ap_const_logic_1;
        else 
            sum_out4_6_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp37) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_1_blk_n <= sum_out4_6_1_empty_n;
        else 
            sum_out4_6_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_11001_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_1_read <= ap_const_logic_1;
        else 
            sum_out4_6_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp31) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_2_blk_n <= sum_out4_6_2_empty_n;
        else 
            sum_out4_6_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_11001_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_2_read <= ap_const_logic_1;
        else 
            sum_out4_6_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp25) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_3_blk_n <= sum_out4_6_3_empty_n;
        else 
            sum_out4_6_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp25_done_reg_iter0, ap_block_pp0_stage0_11001_grp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp25_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp25) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_3_read <= ap_const_logic_1;
        else 
            sum_out4_6_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp46_done_reg_iter0, ap_block_pp0_stage0_grp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp46) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_4_blk_n <= sum_out4_6_4_empty_n;
        else 
            sum_out4_6_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp46_done_reg_iter0, ap_block_pp0_stage0_11001_grp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp46_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp46) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_4_read <= ap_const_logic_1;
        else 
            sum_out4_6_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp40) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_5_blk_n <= sum_out4_6_5_empty_n;
        else 
            sum_out4_6_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_11001_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_5_read <= ap_const_logic_1;
        else 
            sum_out4_6_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp34) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_6_blk_n <= sum_out4_6_6_empty_n;
        else 
            sum_out4_6_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_6_read <= ap_const_logic_1;
        else 
            sum_out4_6_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_6_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_6_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp28) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_7_blk_n <= sum_out4_6_7_empty_n;
        else 
            sum_out4_6_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_6_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp28_done_reg_iter0, ap_block_pp0_stage0_11001_grp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp28_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp28) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_6_7_read <= ap_const_logic_1;
        else 
            sum_out4_6_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp49_done_reg_iter0, ap_block_pp0_stage0_grp49)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp49) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_0_blk_n <= sum_out4_7_0_empty_n;
        else 
            sum_out4_7_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp49_done_reg_iter0, ap_block_pp0_stage0_11001_grp49)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp49_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp49) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_0_read <= ap_const_logic_1;
        else 
            sum_out4_7_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp50_done_reg_iter0, ap_block_pp0_stage0_grp50)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp50) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_1_blk_n <= sum_out4_7_1_empty_n;
        else 
            sum_out4_7_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp50_done_reg_iter0, ap_block_pp0_stage0_11001_grp50)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp50_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp50) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_1_read <= ap_const_logic_1;
        else 
            sum_out4_7_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp37) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_2_blk_n <= sum_out4_7_2_empty_n;
        else 
            sum_out4_7_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_11001_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_2_read <= ap_const_logic_1;
        else 
            sum_out4_7_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp31) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_3_blk_n <= sum_out4_7_3_empty_n;
        else 
            sum_out4_7_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp31_done_reg_iter0, ap_block_pp0_stage0_11001_grp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp31_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp31) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_3_read <= ap_const_logic_1;
        else 
            sum_out4_7_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp52_done_reg_iter0, ap_block_pp0_stage0_grp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp52) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_4_blk_n <= sum_out4_7_4_empty_n;
        else 
            sum_out4_7_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp52_done_reg_iter0, ap_block_pp0_stage0_11001_grp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp52_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp52) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_4_read <= ap_const_logic_1;
        else 
            sum_out4_7_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp53_done_reg_iter0, ap_block_pp0_stage0_grp53)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp53) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_5_blk_n <= sum_out4_7_5_empty_n;
        else 
            sum_out4_7_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp53_done_reg_iter0, ap_block_pp0_stage0_11001_grp53)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp53_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp53) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_5_read <= ap_const_logic_1;
        else 
            sum_out4_7_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp40) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_6_blk_n <= sum_out4_7_6_empty_n;
        else 
            sum_out4_7_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_11001_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_6_read <= ap_const_logic_1;
        else 
            sum_out4_7_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_7_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_7_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp34) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_7_blk_n <= sum_out4_7_7_empty_n;
        else 
            sum_out4_7_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_7_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp34_done_reg_iter0, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_7_7_read <= ap_const_logic_1;
        else 
            sum_out4_7_7_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_0_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp55_done_reg_iter0, ap_block_pp0_stage0_grp55)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp55) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_0_blk_n <= sum_out4_8_0_empty_n;
        else 
            sum_out4_8_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp55_done_reg_iter0, ap_block_pp0_stage0_11001_grp55)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp55_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp55) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_0_read <= ap_const_logic_1;
        else 
            sum_out4_8_0_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_1_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp56_done_reg_iter0, ap_block_pp0_stage0_grp56)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp56) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_1_blk_n <= sum_out4_8_1_empty_n;
        else 
            sum_out4_8_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp56_done_reg_iter0, ap_block_pp0_stage0_11001_grp56)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp56_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp56) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_1_read <= ap_const_logic_1;
        else 
            sum_out4_8_1_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_2_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp57_done_reg_iter0, ap_block_pp0_stage0_grp57)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp57) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_2_blk_n <= sum_out4_8_2_empty_n;
        else 
            sum_out4_8_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp57_done_reg_iter0, ap_block_pp0_stage0_11001_grp57)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp57_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp57) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_2_read <= ap_const_logic_1;
        else 
            sum_out4_8_2_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_3_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_3_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp37) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_3_blk_n <= sum_out4_8_3_empty_n;
        else 
            sum_out4_8_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp37_done_reg_iter0, ap_block_pp0_stage0_11001_grp37)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp37_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp37) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_3_read <= ap_const_logic_1;
        else 
            sum_out4_8_3_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_4_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_4_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp58_done_reg_iter0, ap_block_pp0_stage0_grp58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp58) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_4_blk_n <= sum_out4_8_4_empty_n;
        else 
            sum_out4_8_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp58_done_reg_iter0, ap_block_pp0_stage0_11001_grp58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp58_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp58) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_4_read <= ap_const_logic_1;
        else 
            sum_out4_8_4_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_5_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_5_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp59_done_reg_iter0, ap_block_pp0_stage0_grp59)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp59) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_5_blk_n <= sum_out4_8_5_empty_n;
        else 
            sum_out4_8_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp59_done_reg_iter0, ap_block_pp0_stage0_11001_grp59)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp59_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp59) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_5_read <= ap_const_logic_1;
        else 
            sum_out4_8_5_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_6_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_6_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp60_done_reg_iter0, ap_block_pp0_stage0_grp60)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp60) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_6_blk_n <= sum_out4_8_6_empty_n;
        else 
            sum_out4_8_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp60_done_reg_iter0, ap_block_pp0_stage0_11001_grp60)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp60) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp60_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_6_read <= ap_const_logic_1;
        else 
            sum_out4_8_6_read <= ap_const_logic_0;
        end if; 
    end process;


    sum_out4_8_7_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, sum_out4_8_7_empty_n, ap_done_reg, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp40) and (ap_done_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_7_blk_n <= sum_out4_8_7_empty_n;
        else 
            sum_out4_8_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sum_out4_8_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp40_done_reg_iter0, ap_block_pp0_stage0_11001_grp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp40_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp40) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_out4_8_7_read <= ap_const_logic_1;
        else 
            sum_out4_8_7_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
