{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744596952990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744596952990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 22:15:52 2025 " "Processing started: Sun Apr 13 22:15:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744596952990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1744596952990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1744596952990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1744596953352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1744596953353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudgen.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudGen " "Found entity 1: UART_BaudGen" {  } { { "UART_BaudGen.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART_BaudGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_n_tri.v(24) " "Verilog HDL warning at register_n_tri.v(24): extended using \"x\" or \"z\"" {  } { { "register_n_tri.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/register_n_tri.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1744596959592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_tri.v 1 1 " "Found 1 design units, including 1 entities, in source file register_n_tri.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_n_tri " "Found entity 1: register_n_tri" {  } { { "register_n_tri.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/register_n_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/xmit_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/xmit_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xmit_ShiftRegister " "Found entity 1: Xmit_ShiftRegister" {  } { { "Transmitter/Xmit_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/xmit_paritygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/xmit_paritygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xmit_ParityGenerator " "Found entity 1: Xmit_ParityGenerator" {  } { { "Transmitter/Xmit_ParityGenerator.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ParityGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/xmit_mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/xmit_mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xmit_mux3 " "Found entity 1: Xmit_mux3" {  } { { "Transmitter/Xmit_mux3.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/xmit_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/xmit_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xmit_Controller " "Found entity 1: Xmit_Controller" {  } { { "Transmitter/Xmit_Controller.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/xmit_bufferregister.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/xmit_bufferregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xmit_BufferRegister " "Found entity 1: Xmit_BufferRegister" {  } { { "Transmitter/Xmit_BufferRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_BufferRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/uart_xmit.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/uart_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Xmit " "Found entity 1: UART_Xmit" {  } { { "Transmitter/UART_Xmit.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "Transmitter/mux3.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Transmitter/mux2.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever/uart_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever/uart_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rcv " "Found entity 1: UART_Rcv" {  } { { "Reciever/UART_Rcv.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Rcv_ShiftRegister.v(22) " "Verilog HDL warning at Rcv_ShiftRegister.v(22): extended using \"x\" or \"z\"" {  } { { "Reciever/Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1744596959607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever/rcv_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever/rcv_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_ShiftRegister " "Found entity 1: Rcv_ShiftRegister" {  } { { "Reciever/Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever/rcv_paritycheck.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever/rcv_paritycheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_ParityCheck " "Found entity 1: Rcv_ParityCheck" {  } { { "Reciever/Rcv_ParityCheck.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever/rcv_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever/rcv_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_Controller " "Found entity 1: Rcv_Controller" {  } { { "Reciever/Rcv_Controller.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever/rcv_baudcounterstartbitdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever/rcv_baudcounterstartbitdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_BaudCounterStartBitDetector " "Found entity 1: Rcv_BaudCounterStartBitDetector" {  } { { "Reciever/Rcv_BaudCounterStartBitDetector.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744596959611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744596959611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1744596959639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudGen UART_BaudGen:b2v_BaudRateGenerator " "Elaborating entity \"UART_BaudGen\" for hierarchy \"UART_BaudGen:b2v_BaudRateGenerator\"" {  } { { "UART.v" "b2v_BaudRateGenerator" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rcv UART_Rcv:b2v_Receiver " "Elaborating entity \"UART_Rcv\" for hierarchy \"UART_Rcv:b2v_Receiver\"" {  } { { "UART.v" "b2v_Receiver" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_BaudCounterStartBitDetector UART_Rcv:b2v_Receiver\|Rcv_BaudCounterStartBitDetector:b2v_BaudCounterStartBitDetect " "Elaborating entity \"Rcv_BaudCounterStartBitDetector\" for hierarchy \"UART_Rcv:b2v_Receiver\|Rcv_BaudCounterStartBitDetector:b2v_BaudCounterStartBitDetect\"" {  } { { "Reciever/UART_Rcv.v" "b2v_BaudCounterStartBitDetect" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_ParityCheck UART_Rcv:b2v_Receiver\|Rcv_ParityCheck:b2v_ParityCheck " "Elaborating entity \"Rcv_ParityCheck\" for hierarchy \"UART_Rcv:b2v_Receiver\|Rcv_ParityCheck:b2v_ParityCheck\"" {  } { { "Reciever/UART_Rcv.v" "b2v_ParityCheck" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_Controller UART_Rcv:b2v_Receiver\|Rcv_Controller:b2v_ReceiveController " "Elaborating entity \"Rcv_Controller\" for hierarchy \"UART_Rcv:b2v_Receiver\|Rcv_Controller:b2v_ReceiveController\"" {  } { { "Reciever/UART_Rcv.v" "b2v_ReceiveController" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_ShiftRegister UART_Rcv:b2v_Receiver\|Rcv_ShiftRegister:b2v_ShiftRegister " "Elaborating entity \"Rcv_ShiftRegister\" for hierarchy \"UART_Rcv:b2v_Receiver\|Rcv_ShiftRegister:b2v_ShiftRegister\"" {  } { { "Reciever/UART_Rcv.v" "b2v_ShiftRegister" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Rcv_ShiftRegister.v(16) " "Verilog HDL assignment warning at Rcv_ShiftRegister.v(16): truncated value with size 8 to match size of target (7)" {  } { { "Reciever/Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744596959645 "|UART|UART_Rcv:b2v_Receiver|Rcv_ShiftRegister:b2v_ShiftRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_tri register_n_tri:b2v_StatusRegister " "Elaborating entity \"register_n_tri\" for hierarchy \"register_n_tri:b2v_StatusRegister\"" {  } { { "UART.v" "b2v_StatusRegister" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Xmit UART_Xmit:b2v_Transmitter " "Elaborating entity \"UART_Xmit\" for hierarchy \"UART_Xmit:b2v_Transmitter\"" {  } { { "UART.v" "b2v_Transmitter" { Text "C:/Users/Alex/Desktop/CompArch_/UART/UART.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xmit_ParityGenerator UART_Xmit:b2v_Transmitter\|Xmit_ParityGenerator:b2v_ParityGenerator " "Elaborating entity \"Xmit_ParityGenerator\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_ParityGenerator:b2v_ParityGenerator\"" {  } { { "Transmitter/UART_Xmit.v" "b2v_ParityGenerator" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xmit_ShiftRegister UART_Xmit:b2v_Transmitter\|Xmit_ShiftRegister:b2v_ShiftRegister " "Elaborating entity \"Xmit_ShiftRegister\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_ShiftRegister:b2v_ShiftRegister\"" {  } { { "Transmitter/UART_Xmit.v" "b2v_ShiftRegister" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xmit_mux3 UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX " "Elaborating entity \"Xmit_mux3\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX\"" {  } { { "Transmitter/UART_Xmit.v" "b2v_TxD_MUX" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX\|mux3:mux3_0 " "Elaborating entity \"mux3\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX\|mux3:mux3_0\"" {  } { { "Transmitter/Xmit_mux3.v" "mux3_0" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_mux3.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX\|mux3:mux3_0\|mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_mux3:b2v_TxD_MUX\|mux3:mux3_0\|mux2:mux2_0\"" {  } { { "Transmitter/mux3.v" "mux2_0" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux3.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xmit_BufferRegister UART_Xmit:b2v_Transmitter\|Xmit_BufferRegister:b2v_XmitBuffer " "Elaborating entity \"Xmit_BufferRegister\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_BufferRegister:b2v_XmitBuffer\"" {  } { { "Transmitter/UART_Xmit.v" "b2v_XmitBuffer" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xmit_Controller UART_Xmit:b2v_Transmitter\|Xmit_Controller:b2v_XmitController " "Elaborating entity \"Xmit_Controller\" for hierarchy \"UART_Xmit:b2v_Transmitter\|Xmit_Controller:b2v_XmitController\"" {  } { { "Transmitter/UART_Xmit.v" "b2v_XmitController" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744596959653 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Xmit_Controller.v(42) " "Verilog HDL warning at Xmit_Controller.v(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Transmitter/Xmit_Controller.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_Controller.v" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1744596959654 "|UART|UART_Xmit:b2v_Transmitter|Xmit_Controller:b2v_XmitController"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1744596959702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alex/Desktop/CompArch_/UART/output_files/UART.map.smsg " "Generated suppressed messages file C:/Users/Alex/Desktop/CompArch_/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1744596959724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744596959732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 22:15:59 2025 " "Processing ended: Sun Apr 13 22:15:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744596959732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744596959732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744596959732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1744596959732 ""}
