$date
	Sat Mar 17 19:44:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var wire 1 # ci $end
$var wire 1 $ b $end
$var wire 1 % a $end
$var reg 1 & ck $end
$var reg 3 ' i [2:0] $end
$var reg 1 ( rst $end
$scope module fa $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 # ci $end
$var wire 1 & ck $end
$var wire 1 " co $end
$var wire 1 ( rst $end
$var wire 1 ! s $end
$var reg 1 ) r_co $end
$var reg 1 * r_s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
1(
b0 '
0&
0%
0$
0#
x"
x!
$end
#50000
0"
0)
0!
0*
1&
#100000
0(
0&
#150000
1&
#200000
1#
b1 '
0&
#250000
1!
1*
1&
#300000
1$
0#
b10 '
0&
#350000
1&
#400000
1#
b11 '
0&
#450000
0!
0*
1&
#500000
1%
0$
0#
b100 '
0&
#550000
1!
1*
1&
#600000
1#
b101 '
0&
#650000
0!
0*
1&
#700000
1$
0#
b110 '
0&
#750000
1&
#800000
1#
b111 '
0&
#850000
1!
1*
1&
#900000
0&
#950000
1&
#1000000
0&
#1050000
1&
#1100000
0&
#1150000
1&
#1200000
0&
#1250000
1&
#1300000
0&
