<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3494" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3494{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3494{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3494{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3494{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3494{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_3494{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3494{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3494{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3494{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3494{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tb_3494{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3494{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_3494{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#te_3494{left:69px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tf_3494{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3494{left:69px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3494{left:69px;bottom:813px;letter-spacing:-0.1px;}
#ti_3494{left:154px;bottom:813px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_3494{left:69px;bottom:789px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tk_3494{left:69px;bottom:772px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3494{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3494{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3494{left:69px;bottom:714px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#to_3494{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3494{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3494{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tr_3494{left:69px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3494{left:69px;bottom:630px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tt_3494{left:69px;bottom:604px;}
#tu_3494{left:95px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_3494{left:69px;bottom:581px;}
#tw_3494{left:95px;bottom:584px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tx_3494{left:69px;bottom:261px;letter-spacing:-0.09px;}
#ty_3494{left:154px;bottom:261px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tz_3494{left:69px;bottom:237px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t10_3494{left:69px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_3494{left:69px;bottom:204px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t12_3494{left:69px;bottom:187px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3494{left:69px;bottom:170px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_3494{left:69px;bottom:153px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t15_3494{left:69px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_3494{left:69px;bottom:120px;letter-spacing:-0.11px;}
#t17_3494{left:329px;bottom:318px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t18_3494{left:421px;bottom:318px;letter-spacing:0.14px;word-spacing:0.02px;}
#t19_3494{left:772px;bottom:512px;}
#t1a_3494{left:287px;bottom:512px;letter-spacing:-0.1px;}
#t1b_3494{left:646px;bottom:512px;letter-spacing:0.14px;word-spacing:0.41px;}
#t1c_3494{left:515px;bottom:512px;letter-spacing:0.04px;word-spacing:0.46px;}
#t1d_3494{left:382px;bottom:486px;letter-spacing:0.31px;}
#t1e_3494{left:145px;bottom:373px;letter-spacing:0.22px;word-spacing:0.23px;}
#t1f_3494{left:292px;bottom:380px;}
#t1g_3494{left:302px;bottom:373px;letter-spacing:0.23px;word-spacing:0.22px;}
#t1h_3494{left:145px;bottom:409px;letter-spacing:0.15px;}
#t1i_3494{left:169px;bottom:417px;}
#t1j_3494{left:178px;bottom:409px;letter-spacing:0.26px;word-spacing:-0.13px;}
#t1k_3494{left:145px;bottom:394px;letter-spacing:0.24px;word-spacing:-0.09px;}
#t1l_3494{left:578px;bottom:486px;letter-spacing:0.31px;}

.s1_3494{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3494{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3494{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3494{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3494{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3494{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3494{font-size:12px;font-family:Arial_b5v;color:#000;}
.s8_3494{font-size:8px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3494" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3494Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3494" style="-webkit-user-select: none;"><object width="935" height="1210" data="3494/3494.svg" type="image/svg+xml" id="pdf3494" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3494" class="t s1_3494">15-4 </span><span id="t2_3494" class="t s1_3494">Vol. 3B </span>
<span id="t3_3494" class="t s2_3494">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3494" class="t s3_3494">on default value of IA32_MISC_ENABLE[38] allows BIOS to detect the presence of hardware support of opportu- </span>
<span id="t5_3494" class="t s3_3494">nistic processor performance operation. </span>
<span id="t6_3494" class="t s3_3494">IA32_MISC_ENABLE[38] is shared across all logical processors in a physical package. It is written by BIOS during </span>
<span id="t7_3494" class="t s3_3494">platform initiation to enable/disable opportunistic processor performance operation in conjunction of OS power </span>
<span id="t8_3494" class="t s3_3494">management capabilities, see Section 15.3.2.2. BIOS can set IA32_MISC_ENABLE[38] with 1 to disable opportu- </span>
<span id="t9_3494" class="t s3_3494">nistic processor performance operation; it must clear the default value of IA32_MISC_ENABLE[38] to 0 to enable </span>
<span id="ta_3494" class="t s3_3494">opportunistic processor performance operation. OS and applications must use CPUID leaf 06H if it needs to detect </span>
<span id="tb_3494" class="t s3_3494">processors that have opportunistic processor performance operation enabled. </span>
<span id="tc_3494" class="t s3_3494">When CPUID is executed with EAX = 06H on input, Bit 1 of EAX in Leaf 06H (i.e., CPUID.06H:EAX[1]) indicates </span>
<span id="td_3494" class="t s3_3494">opportunistic processor performance operation, such as Intel Dynamic Acceleration Technology, has been enabled </span>
<span id="te_3494" class="t s3_3494">by BIOS. </span>
<span id="tf_3494" class="t s3_3494">Opportunistic processor performance operation can be disabled by setting bit 38 of IA32_MISC_ENABLE. This </span>
<span id="tg_3494" class="t s3_3494">mechanism is intended for BIOS only. If IA32_MISC_ENABLE[38] is set, CPUID.06H:EAX[1] will return 0. </span>
<span id="th_3494" class="t s4_3494">15.3.2.2 </span><span id="ti_3494" class="t s4_3494">OS Control of Opportunistic Processor Performance Operation </span>
<span id="tj_3494" class="t s3_3494">There may be phases of software execution in which system software cannot tolerate the non-deterministic aspects </span>
<span id="tk_3494" class="t s3_3494">of opportunistic processor performance operation. For example, when calibrating a real-time workload to make a </span>
<span id="tl_3494" class="t s3_3494">CPU reservation request to the OS, it may be undesirable to allow the possibility of the processor delivering </span>
<span id="tm_3494" class="t s3_3494">increased performance that cannot be sustained after the calibration phase. </span>
<span id="tn_3494" class="t s3_3494">System software can temporarily disengage opportunistic processor performance operation by setting bit 32 of the </span>
<span id="to_3494" class="t s3_3494">IA32_PERF_CTL MSR (0199H), using a read-modify-write sequence on the MSR. The opportunistic processor </span>
<span id="tp_3494" class="t s3_3494">performance operation can be re-engaged by clearing bit 32 in IA32_PERF_CTL MSR, using a read-modify-write </span>
<span id="tq_3494" class="t s3_3494">sequence. The DISENAGE bit in IA32_PERF_CTL is not reflected in bit 32 of the IA32_PERF_STATUS MSR (0198H), </span>
<span id="tr_3494" class="t s3_3494">and it is not shared between logical processors in a physical package. In order for OS to engage Intel Dynamic </span>
<span id="ts_3494" class="t s3_3494">Acceleration Technology/Turbo mode, the BIOS must: </span>
<span id="tt_3494" class="t s5_3494">• </span><span id="tu_3494" class="t s3_3494">Enable opportunistic processor performance operation, as described in Section 15.3.2.1. </span>
<span id="tv_3494" class="t s5_3494">• </span><span id="tw_3494" class="t s3_3494">Expose the operating points associated with Intel Dynamic Acceleration Technology/Turbo mode to the OS. </span>
<span id="tx_3494" class="t s4_3494">15.3.2.3 </span><span id="ty_3494" class="t s4_3494">Required Changes to OS Power Management P-State Policy </span>
<span id="tz_3494" class="t s3_3494">Intel Dynamic Acceleration Technology and Intel Turbo Boost Technology can provide opportunistic performance </span>
<span id="t10_3494" class="t s3_3494">greater than the performance level corresponding to the Processor Base frequency of the processor (see CPUID’s </span>
<span id="t11_3494" class="t s3_3494">processor frequency information). System software can use a pair of MSRs to observe performance feedback. Soft- </span>
<span id="t12_3494" class="t s3_3494">ware must query for the presence of IA32_APERF and IA32_MPERF (see Section 15.2). The ratio between </span>
<span id="t13_3494" class="t s3_3494">IA32_APERF and IA32_MPERF is architecturally defined and a value greater than unity indicates performance </span>
<span id="t14_3494" class="t s3_3494">increase occurred during the observation period due to Intel Dynamic Acceleration Technology. Without incorpo- </span>
<span id="t15_3494" class="t s3_3494">rating such performance feedback, the target P-state evaluation algorithm can result in a non-optimal P-state </span>
<span id="t16_3494" class="t s3_3494">target. </span>
<span id="t17_3494" class="t s6_3494">Figure 15-2. </span><span id="t18_3494" class="t s6_3494">IA32_PERF_CTL Register </span>
<span id="t19_3494" class="t s7_3494">0 </span><span id="t1a_3494" class="t s7_3494">63 </span><span id="t1b_3494" class="t s7_3494">16 15 </span><span id="t1c_3494" class="t s7_3494">33 32 31 </span>
<span id="t1d_3494" class="t s7_3494">Reserved </span>
<span id="t1e_3494" class="t s7_3494">Enhanced Intel Speedstep </span>
<span id="t1f_3494" class="t s8_3494">® </span>
<span id="t1g_3494" class="t s7_3494">Technology Transition Target </span>
<span id="t1h_3494" class="t s7_3494">Intel </span>
<span id="t1i_3494" class="t s8_3494">® </span>
<span id="t1j_3494" class="t s7_3494">Dynamic Acceleration Technology / Turbo Engage Bit </span>
<span id="t1k_3494" class="t s7_3494">(Used to Disengage Feature) </span>
<span id="t1l_3494" class="t s7_3494">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
