$date
  Thu Sep 11 14:46:56 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_full_adder $end
$var reg 1 ! tb_x $end
$var reg 1 " tb_y $end
$var reg 1 # tb_z $end
$var reg 1 $ tb_c $end
$var reg 1 % tb_s $end
$scope module full_adder_module $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( z $end
$var reg 1 ) c $end
$var reg 1 * s $end
$var reg 1 + s1 $end
$var reg 1 , c1 $end
$var reg 1 - c2 $end
$scope module half_adder_1 $end
$var reg 1 . x $end
$var reg 1 / y $end
$var reg 1 0 c $end
$var reg 1 1 s $end
$upscope $end
$scope module half_adder_2 $end
$var reg 1 2 x $end
$var reg 1 3 y $end
$var reg 1 4 c $end
$var reg 1 5 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#10000000
1#
1%
1(
1*
13
15
#20000000
1"
0#
1%
1'
0(
1*
1+
1/
11
12
03
15
#30000000
1#
1$
0%
1(
1)
0*
1-
13
14
05
#40000000
1!
0"
0#
0$
1%
1&
0'
0(
0)
1*
0-
1.
0/
03
04
15
#50000000
1#
1$
0%
1(
1)
0*
1-
13
14
05
#60000000
1"
0#
0%
1'
0(
0*
0+
1,
0-
1/
10
01
02
03
04
05
#70000000
1#
1%
1(
1*
13
15
#80000000
