
MyCIAAPrograms/ADS1115_ControlTemp/ads111x/out/ads111x.elf:     file format elf32-littlearm
MyCIAAPrograms/ADS1115_ControlTemp/ads111x/out/ads111x.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00030d

Program Header:
0x70000001 off    0x00011a18 vaddr 0x1a001a18 paddr 0x1a001a18 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000028 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001a20 memsz 0x00001a20 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001a20 align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a14  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a001a20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00000028  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .init_array   00000004  1a001a14  1a001a14  00011a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a001a18  1a001a18  00011a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 18 .noinit       00000000  10000070  10000070  00020048  2**2
                  CONTENTS
 19 .debug_info   000197cd  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003b2d  00000000  00000000  00039815  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000878  00000000  00000000  0003d342  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000008d8  00000000  00000000  0003dbba  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  00004d23  00000000  00000000  0003e492  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000e4ae  00000000  00000000  000431b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00028ef8  00000000  00000000  00051663  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  0007a55b  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  0007a5c3  2**0
                  CONTENTS, READONLY
 28 .debug_frame  000014c4  00000000  00000000  0007a5f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    00006d89  00000000  00000000  0007babc  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001a14 l    d  .init_array	00000000 .init_array
1a001a18 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000070 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 board.c
1a000398 l     F .text	00000044 Board_LED_Init
1a0003dc l     F .text	00000040 Board_TEC_Init
1a00041c l     F .text	00000040 Board_GPIO_Init
1a00045c l     F .text	00000030 Board_ADC_Init
1a00048c l     F .text	00000038 Board_SPI_Init
1a0004c4 l     F .text	00000024 Board_I2C_Init
1a0017b8 l     O .text	00000008 GpioButtons
1a0017c0 l     O .text	0000000c GpioLeds
1a0017cc l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0017e4 l     O .text	00000004 InitClkStates
1a0017e8 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000670 l     F .text	0000002c Chip_UART_GetIndex
1a00185c l     O .text	00000008 UART_BClock
1a001864 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0007cc l     F .text	00000014 Chip_ADC_GetClockIndex
1a0007e0 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0008a8 l     F .text	000000a0 pll_calc_divs
1a000948 l     F .text	0000010c pll_get_frac
1a000a54 l     F .text	0000004c Chip_Clock_FindBaseClock
1a000cc8 l     F .text	00000022 Chip_Clock_GetDivRate
10000048 l     O .bss	00000008 audio_usb_pll_freq
1a001878 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0018e4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000f90 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000fa4 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
10000050 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001158 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a001a18 l       .init_array	00000000 __init_array_end
1a001a14 l       .bss_RAM5	00000000 __preinit_array_end
1a001a14 l       .init_array	00000000 __init_array_start
1a001a14 l       .bss_RAM5	00000000 __preinit_array_start
1a000aec g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a00053c g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000886 g     F .text	0000000c Chip_ADC_SetResolution
1a00112c g     F .text	0000002c SysTick_Handler
1a000308  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001a20 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff7582 g       *ABS*	00000000 __valid_user_code_checksum
1a001a20 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a000d6a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0013c8 g     F .text	00000000 .hidden __aeabi_uldivmod
10000070 g       .noinit	00000000 _noinit
10000068 g     O .bss	00000004 SystemCoreClock
1a00069c g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a000de8 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a00057c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0013f8 g     F .text	000002d0 .hidden __udivmoddi4
1a0017b4 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a001a18 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0016cc g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a00050c g     F .text	00000030 Board_Init
1a000396  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000070 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a00030c g     F .text	00000088 Reset_Handler
1a0010b0 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000638 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000aa0 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a000614 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000c5c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a00192c g     O .text	000000e6 gpioPinsInit
1a000fbc g     F .text	00000012 Chip_SSP_SetClockRate
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a000d44 g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a000854 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a000fce g     F .text	0000003e Chip_SSP_SetBitRate
1a000f8c g     F .text	00000002 Chip_GPIO_Init
1a0017e0 g     O .text	00000004 OscRateIn
10000070 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00118c g     F .text	000001ac gpioInit
1a0016c8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001338 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a000b08 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001714 g     F .text	000000a0 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000008 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a000d78 g     F .text	0000003c Chip_Clock_EnableOpts
1a000b24 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000bdc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001044 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000394  w    F .text	00000002 _fini
1a000814 g     F .text	00000040 Chip_ADC_Init
1000006c g     O .bss	00000004 g_pUsbApi
1a000544 g     F .text	00000038 Board_SetupMuxing
1a0006f0 g     F .text	000000dc Chip_UART_SetBaudFDR
10000040 g     O .data	00000008 tickRateMS
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1b000000 g       .text	00000000 __core_m0app_START__
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000070 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a00100c g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a0004e8 g     F .text	00000024 Board_Debug_Init
10000048 g       .data	00000000 _edata
1a0005f4 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000e34 g     F .text	00000158 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000894 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0016c8  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a000db4 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001354 g     F .text	00000074 boardInit
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001098 g     F .text	00000018 tickPowerSet
1a000cec g     F .text	00000058 Chip_Clock_SetBaseClock
1a00107c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a0005e8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 0d 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 82 75 ff 53     }............u.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	2d 11 00 1a                                         -...

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	39 13 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     9...............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a001a20 	.word	0x1a001a20
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000048 	.word	0x00000048
1a000120:	1a001a20 	.word	0x1a001a20
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001a20 	.word	0x1a001a20
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001a20 	.word	0x1a001a20
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001a20 	.word	0x1a001a20
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000028 	.word	0x00000028
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
#endif

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
/*=====[Definitions of private global variables]=============================*/

/*=====[Main function, program entry point after power on or reset]==========*/

int main(void)
{
1a000300:	b508      	push	{r3, lr}
      
	boardInit();
1a000302:	f001 f827 	bl	1a001354 <boardInit>

   // ----- Loop infinito -------------------------
   while(TRUE) {
        /* Control de funciones */
   }
1a000306:	e7fe      	b.n	1a000306 <main+0x6>

1a000308 <initialise_monitor_handles>:
}
1a000308:	4770      	bx	lr
1a00030a:	Address 0x000000001a00030a is out of bounds.


1a00030c <Reset_Handler>:
void Reset_Handler(void) {
1a00030c:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00030e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000310:	4b19      	ldr	r3, [pc, #100]	; (1a000378 <Reset_Handler+0x6c>)
1a000312:	4a1a      	ldr	r2, [pc, #104]	; (1a00037c <Reset_Handler+0x70>)
1a000314:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000316:	3304      	adds	r3, #4
1a000318:	4a19      	ldr	r2, [pc, #100]	; (1a000380 <Reset_Handler+0x74>)
1a00031a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00031c:	2300      	movs	r3, #0
1a00031e:	e005      	b.n	1a00032c <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000320:	4a18      	ldr	r2, [pc, #96]	; (1a000384 <Reset_Handler+0x78>)
1a000322:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000326:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00032a:	3301      	adds	r3, #1
1a00032c:	2b07      	cmp	r3, #7
1a00032e:	d9f7      	bls.n	1a000320 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000330:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000332:	4b15      	ldr	r3, [pc, #84]	; (1a000388 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000334:	e007      	b.n	1a000346 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000336:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00033a:	689a      	ldr	r2, [r3, #8]
1a00033c:	6859      	ldr	r1, [r3, #4]
1a00033e:	6818      	ldr	r0, [r3, #0]
1a000340:	f7ff ff23 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000344:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000346:	4a11      	ldr	r2, [pc, #68]	; (1a00038c <Reset_Handler+0x80>)
1a000348:	4293      	cmp	r3, r2
1a00034a:	d3f4      	bcc.n	1a000336 <Reset_Handler+0x2a>
1a00034c:	e006      	b.n	1a00035c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00034e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000350:	6859      	ldr	r1, [r3, #4]
1a000352:	f854 0b08 	ldr.w	r0, [r4], #8
1a000356:	f7ff ff27 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00035a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00035c:	4a0c      	ldr	r2, [pc, #48]	; (1a000390 <Reset_Handler+0x84>)
1a00035e:	4293      	cmp	r3, r2
1a000360:	d3f5      	bcc.n	1a00034e <Reset_Handler+0x42>
    SystemInit();
1a000362:	f000 fe6f 	bl	1a001044 <SystemInit>
    __libc_init_array();
1a000366:	f001 f9b1 	bl	1a0016cc <__libc_init_array>
    initialise_monitor_handles();
1a00036a:	f7ff ffcd 	bl	1a000308 <initialise_monitor_handles>
    main();
1a00036e:	f7ff ffc7 	bl	1a000300 <main>
        __asm__ volatile("wfi");
1a000372:	bf30      	wfi
1a000374:	e7fd      	b.n	1a000372 <Reset_Handler+0x66>
1a000376:	bf00      	nop
1a000378:	40053100 	.word	0x40053100
1a00037c:	10df1000 	.word	0x10df1000
1a000380:	01dff7ff 	.word	0x01dff7ff
1a000384:	e000e280 	.word	0xe000e280
1a000388:	1a000114 	.word	0x1a000114
1a00038c:	1a000150 	.word	0x1a000150
1a000390:	1a000178 	.word	0x1a000178

1a000394 <_fini>:
void _fini(void) {}
1a000394:	4770      	bx	lr

1a000396 <_init>:
void _init(void) {}
1a000396:	4770      	bx	lr

1a000398 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000398:	2200      	movs	r2, #0
1a00039a:	2a05      	cmp	r2, #5
1a00039c:	d819      	bhi.n	1a0003d2 <Board_LED_Init+0x3a>
{
1a00039e:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0003a0:	490c      	ldr	r1, [pc, #48]	; (1a0003d4 <Board_LED_Init+0x3c>)
1a0003a2:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0003a6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0003aa:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0003ac:	4b0a      	ldr	r3, [pc, #40]	; (1a0003d8 <Board_LED_Init+0x40>)
1a0003ae:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0003b2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0003b6:	2001      	movs	r0, #1
1a0003b8:	40a0      	lsls	r0, r4
1a0003ba:	4301      	orrs	r1, r0
1a0003bc:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0003c0:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0003c4:	2100      	movs	r1, #0
1a0003c6:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0003c8:	3201      	adds	r2, #1
1a0003ca:	2a05      	cmp	r2, #5
1a0003cc:	d9e8      	bls.n	1a0003a0 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0003ce:	bc70      	pop	{r4, r5, r6}
1a0003d0:	4770      	bx	lr
1a0003d2:	4770      	bx	lr
1a0003d4:	1a0017c0 	.word	0x1a0017c0
1a0003d8:	400f4000 	.word	0x400f4000

1a0003dc <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0003dc:	2300      	movs	r3, #0
1a0003de:	2b03      	cmp	r3, #3
1a0003e0:	d816      	bhi.n	1a000410 <Board_TEC_Init+0x34>
{
1a0003e2:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0003e4:	490b      	ldr	r1, [pc, #44]	; (1a000414 <Board_TEC_Init+0x38>)
1a0003e6:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0003ea:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0003ee:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0003f0:	4c09      	ldr	r4, [pc, #36]	; (1a000418 <Board_TEC_Init+0x3c>)
1a0003f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0003f6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0003fa:	2001      	movs	r0, #1
1a0003fc:	40a8      	lsls	r0, r5
1a0003fe:	ea21 0100 	bic.w	r1, r1, r0
1a000402:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000406:	3301      	adds	r3, #1
1a000408:	2b03      	cmp	r3, #3
1a00040a:	d9eb      	bls.n	1a0003e4 <Board_TEC_Init+0x8>
   }
}
1a00040c:	bc30      	pop	{r4, r5}
1a00040e:	4770      	bx	lr
1a000410:	4770      	bx	lr
1a000412:	bf00      	nop
1a000414:	1a0017b8 	.word	0x1a0017b8
1a000418:	400f4000 	.word	0x400f4000

1a00041c <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00041c:	2300      	movs	r3, #0
1a00041e:	2b08      	cmp	r3, #8
1a000420:	d816      	bhi.n	1a000450 <Board_GPIO_Init+0x34>
{
1a000422:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000424:	490b      	ldr	r1, [pc, #44]	; (1a000454 <Board_GPIO_Init+0x38>)
1a000426:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00042a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00042e:	784d      	ldrb	r5, [r1, #1]
1a000430:	4c09      	ldr	r4, [pc, #36]	; (1a000458 <Board_GPIO_Init+0x3c>)
1a000432:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000436:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00043a:	2001      	movs	r0, #1
1a00043c:	40a8      	lsls	r0, r5
1a00043e:	ea21 0100 	bic.w	r1, r1, r0
1a000442:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000446:	3301      	adds	r3, #1
1a000448:	2b08      	cmp	r3, #8
1a00044a:	d9eb      	bls.n	1a000424 <Board_GPIO_Init+0x8>
   }
}
1a00044c:	bc30      	pop	{r4, r5}
1a00044e:	4770      	bx	lr
1a000450:	4770      	bx	lr
1a000452:	bf00      	nop
1a000454:	1a0017cc 	.word	0x1a0017cc
1a000458:	400f4000 	.word	0x400f4000

1a00045c <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a00045c:	b510      	push	{r4, lr}
1a00045e:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000460:	4c08      	ldr	r4, [pc, #32]	; (1a000484 <Board_ADC_Init+0x28>)
1a000462:	4669      	mov	r1, sp
1a000464:	4620      	mov	r0, r4
1a000466:	f000 f9d5 	bl	1a000814 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00046a:	4a07      	ldr	r2, [pc, #28]	; (1a000488 <Board_ADC_Init+0x2c>)
1a00046c:	4669      	mov	r1, sp
1a00046e:	4620      	mov	r0, r4
1a000470:	f000 f9f0 	bl	1a000854 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000474:	2200      	movs	r2, #0
1a000476:	4669      	mov	r1, sp
1a000478:	4620      	mov	r0, r4
1a00047a:	f000 fa04 	bl	1a000886 <Chip_ADC_SetResolution>
}
1a00047e:	b002      	add	sp, #8
1a000480:	bd10      	pop	{r4, pc}
1a000482:	bf00      	nop
1a000484:	400e3000 	.word	0x400e3000
1a000488:	00061a80 	.word	0x00061a80

1a00048c <Board_SPI_Init>:
{
1a00048c:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00048e:	4c0b      	ldr	r4, [pc, #44]	; (1a0004bc <Board_SPI_Init+0x30>)
1a000490:	4620      	mov	r0, r4
1a000492:	f000 fdbb 	bl	1a00100c <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000496:	6863      	ldr	r3, [r4, #4]
1a000498:	f023 0304 	bic.w	r3, r3, #4
1a00049c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00049e:	6823      	ldr	r3, [r4, #0]
1a0004a0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0004a4:	f043 0307 	orr.w	r3, r3, #7
1a0004a8:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0004aa:	4905      	ldr	r1, [pc, #20]	; (1a0004c0 <Board_SPI_Init+0x34>)
1a0004ac:	4620      	mov	r0, r4
1a0004ae:	f000 fd8e 	bl	1a000fce <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0004b2:	6863      	ldr	r3, [r4, #4]
1a0004b4:	f043 0302 	orr.w	r3, r3, #2
1a0004b8:	6063      	str	r3, [r4, #4]
}
1a0004ba:	bd10      	pop	{r4, pc}
1a0004bc:	400c5000 	.word	0x400c5000
1a0004c0:	000186a0 	.word	0x000186a0

1a0004c4 <Board_I2C_Init>:
{
1a0004c4:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0004c6:	2000      	movs	r0, #0
1a0004c8:	f000 f8a4 	bl	1a000614 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0004cc:	4b04      	ldr	r3, [pc, #16]	; (1a0004e0 <Board_I2C_Init+0x1c>)
1a0004ce:	f640 0208 	movw	r2, #2056	; 0x808
1a0004d2:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0004d6:	4903      	ldr	r1, [pc, #12]	; (1a0004e4 <Board_I2C_Init+0x20>)
1a0004d8:	2000      	movs	r0, #0
1a0004da:	f000 f8ad 	bl	1a000638 <Chip_I2C_SetClockRate>
}
1a0004de:	bd08      	pop	{r3, pc}
1a0004e0:	40086000 	.word	0x40086000
1a0004e4:	000f4240 	.word	0x000f4240

1a0004e8 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0004e8:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0004ea:	4c07      	ldr	r4, [pc, #28]	; (1a000508 <Board_Debug_Init+0x20>)
1a0004ec:	4620      	mov	r0, r4
1a0004ee:	f000 f8d5 	bl	1a00069c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0004f2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0004f6:	4620      	mov	r0, r4
1a0004f8:	f000 f8fa 	bl	1a0006f0 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0004fc:	2303      	movs	r3, #3
1a0004fe:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000500:	2301      	movs	r3, #1
1a000502:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a000504:	bd10      	pop	{r4, pc}
1a000506:	bf00      	nop
1a000508:	400c1000 	.word	0x400c1000

1a00050c <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a00050c:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00050e:	f7ff ffeb 	bl	1a0004e8 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000512:	4809      	ldr	r0, [pc, #36]	; (1a000538 <Board_Init+0x2c>)
1a000514:	f000 fd3a 	bl	1a000f8c <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000518:	f7ff ff80 	bl	1a00041c <Board_GPIO_Init>
   Board_ADC_Init();
1a00051c:	f7ff ff9e 	bl	1a00045c <Board_ADC_Init>
   Board_SPI_Init();
1a000520:	f7ff ffb4 	bl	1a00048c <Board_SPI_Init>
   Board_I2C_Init();
1a000524:	f7ff ffce 	bl	1a0004c4 <Board_I2C_Init>

   Board_LED_Init();
1a000528:	f7ff ff36 	bl	1a000398 <Board_LED_Init>
   Board_TEC_Init();
1a00052c:	f7ff ff56 	bl	1a0003dc <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000530:	f000 f9b0 	bl	1a000894 <SystemCoreClockUpdate>
}
1a000534:	bd08      	pop	{r3, pc}
1a000536:	bf00      	nop
1a000538:	400f4000 	.word	0x400f4000

1a00053c <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a00053c:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00053e:	f7ff ffd3 	bl	1a0004e8 <Board_Debug_Init>
1a000542:	bd08      	pop	{r3, pc}

1a000544 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000544:	2300      	movs	r3, #0
1a000546:	2b1c      	cmp	r3, #28
1a000548:	d812      	bhi.n	1a000570 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00054a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00054c:	4a09      	ldr	r2, [pc, #36]	; (1a000574 <Board_SetupMuxing+0x30>)
1a00054e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000552:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000556:	784a      	ldrb	r2, [r1, #1]
1a000558:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00055a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00055e:	4906      	ldr	r1, [pc, #24]	; (1a000578 <Board_SetupMuxing+0x34>)
1a000560:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000564:	3301      	adds	r3, #1
1a000566:	2b1c      	cmp	r3, #28
1a000568:	d9f0      	bls.n	1a00054c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00056a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00056e:	4770      	bx	lr
1a000570:	4770      	bx	lr
1a000572:	bf00      	nop
1a000574:	1a0017e8 	.word	0x1a0017e8
1a000578:	40086000 	.word	0x40086000

1a00057c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a00057c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00057e:	4a17      	ldr	r2, [pc, #92]	; (1a0005dc <Board_SetupClocking+0x60>)
1a000580:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000584:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000588:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00058c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000590:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000594:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000598:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00059c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0005a0:	2201      	movs	r2, #1
1a0005a2:	490f      	ldr	r1, [pc, #60]	; (1a0005e0 <Board_SetupClocking+0x64>)
1a0005a4:	2006      	movs	r0, #6
1a0005a6:	f000 fc45 	bl	1a000e34 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0005aa:	2400      	movs	r4, #0
1a0005ac:	b14c      	cbz	r4, 1a0005c2 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0005ae:	4b0b      	ldr	r3, [pc, #44]	; (1a0005dc <Board_SetupClocking+0x60>)
1a0005b0:	685a      	ldr	r2, [r3, #4]
1a0005b2:	f022 020c 	bic.w	r2, r2, #12
1a0005b6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0005b8:	685a      	ldr	r2, [r3, #4]
1a0005ba:	f042 0203 	orr.w	r2, r2, #3
1a0005be:	605a      	str	r2, [r3, #4]
}
1a0005c0:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0005c2:	4808      	ldr	r0, [pc, #32]	; (1a0005e4 <Board_SetupClocking+0x68>)
1a0005c4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0005c8:	2301      	movs	r3, #1
1a0005ca:	788a      	ldrb	r2, [r1, #2]
1a0005cc:	7849      	ldrb	r1, [r1, #1]
1a0005ce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0005d2:	f000 fb8b 	bl	1a000cec <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0005d6:	3401      	adds	r4, #1
1a0005d8:	e7e8      	b.n	1a0005ac <Board_SetupClocking+0x30>
1a0005da:	bf00      	nop
1a0005dc:	40043000 	.word	0x40043000
1a0005e0:	0c28cb00 	.word	0x0c28cb00
1a0005e4:	1a0017e4 	.word	0x1a0017e4

1a0005e8 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0005e8:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0005ea:	f7ff ffab 	bl	1a000544 <Board_SetupMuxing>
    Board_SetupClocking();
1a0005ee:	f7ff ffc5 	bl	1a00057c <Board_SetupClocking>
}
1a0005f2:	bd08      	pop	{r3, pc}

1a0005f4 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0005f4:	2901      	cmp	r1, #1
1a0005f6:	d109      	bne.n	1a00060c <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0005f8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0005fc:	0082      	lsls	r2, r0, #2
1a0005fe:	4b04      	ldr	r3, [pc, #16]	; (1a000610 <Chip_I2C_EventHandler+0x1c>)
1a000600:	4413      	add	r3, r2
1a000602:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000604:	7d13      	ldrb	r3, [r2, #20]
1a000606:	b2db      	uxtb	r3, r3
1a000608:	2b04      	cmp	r3, #4
1a00060a:	d0fb      	beq.n	1a000604 <Chip_I2C_EventHandler+0x10>
}
1a00060c:	4770      	bx	lr
1a00060e:	bf00      	nop
1a000610:	10000000 	.word	0x10000000

1a000614 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000614:	b570      	push	{r4, r5, r6, lr}
1a000616:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000618:	4e06      	ldr	r6, [pc, #24]	; (1a000634 <Chip_I2C_Init+0x20>)
1a00061a:	00c4      	lsls	r4, r0, #3
1a00061c:	1a22      	subs	r2, r4, r0
1a00061e:	0093      	lsls	r3, r2, #2
1a000620:	4433      	add	r3, r6
1a000622:	8898      	ldrh	r0, [r3, #4]
1a000624:	f000 fbc6 	bl	1a000db4 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000628:	1b64      	subs	r4, r4, r5
1a00062a:	00a3      	lsls	r3, r4, #2
1a00062c:	58f3      	ldr	r3, [r6, r3]
1a00062e:	226c      	movs	r2, #108	; 0x6c
1a000630:	619a      	str	r2, [r3, #24]
}
1a000632:	bd70      	pop	{r4, r5, r6, pc}
1a000634:	10000000 	.word	0x10000000

1a000638 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00063c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00063e:	4e0b      	ldr	r6, [pc, #44]	; (1a00066c <Chip_I2C_SetClockRate+0x34>)
1a000640:	00c5      	lsls	r5, r0, #3
1a000642:	1a2b      	subs	r3, r5, r0
1a000644:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000648:	eb06 0308 	add.w	r3, r6, r8
1a00064c:	8898      	ldrh	r0, [r3, #4]
1a00064e:	f000 fbcb 	bl	1a000de8 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000652:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000656:	f856 3008 	ldr.w	r3, [r6, r8]
1a00065a:	0842      	lsrs	r2, r0, #1
1a00065c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00065e:	f856 3008 	ldr.w	r3, [r6, r8]
1a000662:	691a      	ldr	r2, [r3, #16]
1a000664:	1a80      	subs	r0, r0, r2
1a000666:	6158      	str	r0, [r3, #20]
}
1a000668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00066c:	10000000 	.word	0x10000000

1a000670 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a000670:	4b09      	ldr	r3, [pc, #36]	; (1a000698 <Chip_UART_GetIndex+0x28>)
1a000672:	4298      	cmp	r0, r3
1a000674:	d009      	beq.n	1a00068a <Chip_UART_GetIndex+0x1a>
1a000676:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00067a:	4298      	cmp	r0, r3
1a00067c:	d007      	beq.n	1a00068e <Chip_UART_GetIndex+0x1e>
1a00067e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000682:	4298      	cmp	r0, r3
1a000684:	d005      	beq.n	1a000692 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a000686:	2000      	movs	r0, #0
1a000688:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00068a:	2002      	movs	r0, #2
1a00068c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00068e:	2003      	movs	r0, #3
1a000690:	4770      	bx	lr
			return 1;
1a000692:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a000694:	4770      	bx	lr
1a000696:	bf00      	nop
1a000698:	400c1000 	.word	0x400c1000

1a00069c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00069c:	b530      	push	{r4, r5, lr}
1a00069e:	b083      	sub	sp, #12
1a0006a0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0006a2:	f7ff ffe5 	bl	1a000670 <Chip_UART_GetIndex>
1a0006a6:	2301      	movs	r3, #1
1a0006a8:	461a      	mov	r2, r3
1a0006aa:	4619      	mov	r1, r3
1a0006ac:	4d0e      	ldr	r5, [pc, #56]	; (1a0006e8 <Chip_UART_Init+0x4c>)
1a0006ae:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0006b2:	f000 fb61 	bl	1a000d78 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0006b6:	2307      	movs	r3, #7
1a0006b8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0006ba:	2300      	movs	r3, #0
1a0006bc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0006be:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0006c0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0006c2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0006c4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0006c6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0006c8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0006ca:	4b08      	ldr	r3, [pc, #32]	; (1a0006ec <Chip_UART_Init+0x50>)
1a0006cc:	429c      	cmp	r4, r3
1a0006ce:	d006      	beq.n	1a0006de <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0006d0:	2303      	movs	r3, #3
1a0006d2:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0006d4:	2310      	movs	r3, #16
1a0006d6:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0006d8:	9b01      	ldr	r3, [sp, #4]
}
1a0006da:	b003      	add	sp, #12
1a0006dc:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0006de:	2300      	movs	r3, #0
1a0006e0:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0006e2:	69a3      	ldr	r3, [r4, #24]
1a0006e4:	9301      	str	r3, [sp, #4]
1a0006e6:	e7f3      	b.n	1a0006d0 <Chip_UART_Init+0x34>
1a0006e8:	1a001864 	.word	0x1a001864
1a0006ec:	40082000 	.word	0x40082000

1a0006f0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0006f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0006f4:	b083      	sub	sp, #12
1a0006f6:	9001      	str	r0, [sp, #4]
1a0006f8:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0006fa:	f7ff ffb9 	bl	1a000670 <Chip_UART_GetIndex>
1a0006fe:	4b32      	ldr	r3, [pc, #200]	; (1a0007c8 <Chip_UART_SetBaudFDR+0xd8>)
1a000700:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000704:	f000 fb70 	bl	1a000de8 <Chip_Clock_GetRate>
1a000708:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00070a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00070e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a000710:	f04f 0b00 	mov.w	fp, #0
1a000714:	46a2      	mov	sl, r4
1a000716:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a000718:	e02a      	b.n	1a000770 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00071a:	4242      	negs	r2, r0
				div ++;
1a00071c:	1c4b      	adds	r3, r1, #1
1a00071e:	e017      	b.n	1a000750 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000720:	b30a      	cbz	r2, 1a000766 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a000722:	4617      	mov	r7, r2
			sd = d;
1a000724:	46ab      	mov	fp, r5
			sm = m;
1a000726:	46a2      	mov	sl, r4
			sdiv = div;
1a000728:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00072a:	3501      	adds	r5, #1
1a00072c:	42ac      	cmp	r4, r5
1a00072e:	d91e      	bls.n	1a00076e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000730:	0933      	lsrs	r3, r6, #4
1a000732:	0730      	lsls	r0, r6, #28
1a000734:	fba4 0100 	umull	r0, r1, r4, r0
1a000738:	fb04 1103 	mla	r1, r4, r3, r1
1a00073c:	1962      	adds	r2, r4, r5
1a00073e:	fb08 f202 	mul.w	r2, r8, r2
1a000742:	2300      	movs	r3, #0
1a000744:	f000 fe40 	bl	1a0013c8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a000748:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00074a:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a00074c:	2800      	cmp	r0, #0
1a00074e:	dbe4      	blt.n	1a00071a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000750:	4297      	cmp	r7, r2
1a000752:	d3ea      	bcc.n	1a00072a <Chip_UART_SetBaudFDR+0x3a>
1a000754:	2b00      	cmp	r3, #0
1a000756:	d0e8      	beq.n	1a00072a <Chip_UART_SetBaudFDR+0x3a>
1a000758:	0c19      	lsrs	r1, r3, #16
1a00075a:	d1e6      	bne.n	1a00072a <Chip_UART_SetBaudFDR+0x3a>
1a00075c:	2b02      	cmp	r3, #2
1a00075e:	d8df      	bhi.n	1a000720 <Chip_UART_SetBaudFDR+0x30>
1a000760:	2d00      	cmp	r5, #0
1a000762:	d0dd      	beq.n	1a000720 <Chip_UART_SetBaudFDR+0x30>
1a000764:	e7e1      	b.n	1a00072a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a000766:	4617      	mov	r7, r2
			sd = d;
1a000768:	46ab      	mov	fp, r5
			sm = m;
1a00076a:	46a2      	mov	sl, r4
			sdiv = div;
1a00076c:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00076e:	3401      	adds	r4, #1
1a000770:	b11f      	cbz	r7, 1a00077a <Chip_UART_SetBaudFDR+0x8a>
1a000772:	2c0f      	cmp	r4, #15
1a000774:	d801      	bhi.n	1a00077a <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a000776:	2500      	movs	r5, #0
1a000778:	e7d8      	b.n	1a00072c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00077a:	f1b9 0f00 	cmp.w	r9, #0
1a00077e:	d01e      	beq.n	1a0007be <Chip_UART_SetBaudFDR+0xce>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000780:	9a01      	ldr	r2, [sp, #4]
1a000782:	4611      	mov	r1, r2
1a000784:	68d3      	ldr	r3, [r2, #12]
1a000786:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00078a:	60d3      	str	r3, [r2, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a00078c:	fa5f f389 	uxtb.w	r3, r9
1a000790:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a000792:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a000796:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000798:	68d3      	ldr	r3, [r2, #12]
1a00079a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00079e:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0007a0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0007a4:	b2db      	uxtb	r3, r3
1a0007a6:	f00b 020f 	and.w	r2, fp, #15
1a0007aa:	4313      	orrs	r3, r2
1a0007ac:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0007ae:	0933      	lsrs	r3, r6, #4
1a0007b0:	fb0a f303 	mul.w	r3, sl, r3
1a0007b4:	44da      	add	sl, fp
1a0007b6:	fb09 f90a 	mul.w	r9, r9, sl
1a0007ba:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0007be:	4648      	mov	r0, r9
1a0007c0:	b003      	add	sp, #12
1a0007c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0007c6:	bf00      	nop
1a0007c8:	1a00185c 	.word	0x1a00185c

1a0007cc <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0007cc:	4b03      	ldr	r3, [pc, #12]	; (1a0007dc <Chip_ADC_GetClockIndex+0x10>)
1a0007ce:	4298      	cmp	r0, r3
1a0007d0:	d001      	beq.n	1a0007d6 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0007d2:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0007d4:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0007d6:	2004      	movs	r0, #4
1a0007d8:	4770      	bx	lr
1a0007da:	bf00      	nop
1a0007dc:	400e4000 	.word	0x400e4000

1a0007e0 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0007e0:	b570      	push	{r4, r5, r6, lr}
1a0007e2:	460d      	mov	r5, r1
1a0007e4:	4614      	mov	r4, r2
1a0007e6:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0007e8:	f7ff fff0 	bl	1a0007cc <Chip_ADC_GetClockIndex>
1a0007ec:	f000 fafc 	bl	1a000de8 <Chip_Clock_GetRate>
	if (burstMode) {
1a0007f0:	b155      	cbz	r5, 1a000808 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0007f2:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0007f6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0007fa:	0064      	lsls	r4, r4, #1
1a0007fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a000800:	b2c0      	uxtb	r0, r0
1a000802:	3801      	subs	r0, #1
	return div;
}
1a000804:	b2c0      	uxtb	r0, r0
1a000806:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000808:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00080c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000810:	e7f1      	b.n	1a0007f6 <getClkDiv+0x16>
1a000812:	Address 0x000000001a000812 is out of bounds.


1a000814 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000814:	b538      	push	{r3, r4, r5, lr}
1a000816:	4605      	mov	r5, r0
1a000818:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00081a:	f7ff ffd7 	bl	1a0007cc <Chip_ADC_GetClockIndex>
1a00081e:	2301      	movs	r3, #1
1a000820:	461a      	mov	r2, r3
1a000822:	4619      	mov	r1, r3
1a000824:	f000 faa8 	bl	1a000d78 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000828:	2100      	movs	r1, #0
1a00082a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00082c:	4a08      	ldr	r2, [pc, #32]	; (1a000850 <Chip_ADC_Init+0x3c>)
1a00082e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000830:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000832:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000834:	230b      	movs	r3, #11
1a000836:	4628      	mov	r0, r5
1a000838:	f7ff ffd2 	bl	1a0007e0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00083c:	0200      	lsls	r0, r0, #8
1a00083e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000842:	7920      	ldrb	r0, [r4, #4]
1a000844:	0440      	lsls	r0, r0, #17
1a000846:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00084a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a00084c:	6028      	str	r0, [r5, #0]
}
1a00084e:	bd38      	pop	{r3, r4, r5, pc}
1a000850:	00061a80 	.word	0x00061a80

1a000854 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000854:	b570      	push	{r4, r5, r6, lr}
1a000856:	4605      	mov	r5, r0
1a000858:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00085a:	6804      	ldr	r4, [r0, #0]
1a00085c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000860:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000864:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000866:	790b      	ldrb	r3, [r1, #4]
1a000868:	f1c3 030b 	rsb	r3, r3, #11
1a00086c:	b2db      	uxtb	r3, r3
1a00086e:	7949      	ldrb	r1, [r1, #5]
1a000870:	f7ff ffb6 	bl	1a0007e0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000874:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000878:	7933      	ldrb	r3, [r6, #4]
1a00087a:	045b      	lsls	r3, r3, #17
1a00087c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000880:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000882:	602b      	str	r3, [r5, #0]
}
1a000884:	bd70      	pop	{r4, r5, r6, pc}

1a000886 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000886:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000888:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00088a:	680a      	ldr	r2, [r1, #0]
1a00088c:	f7ff ffe2 	bl	1a000854 <Chip_ADC_SetSampleRate>
}
1a000890:	bd08      	pop	{r3, pc}
1a000892:	Address 0x000000001a000892 is out of bounds.


1a000894 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000894:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000896:	2069      	movs	r0, #105	; 0x69
1a000898:	f000 faa6 	bl	1a000de8 <Chip_Clock_GetRate>
1a00089c:	4b01      	ldr	r3, [pc, #4]	; (1a0008a4 <SystemCoreClockUpdate+0x10>)
1a00089e:	6018      	str	r0, [r3, #0]
}
1a0008a0:	bd08      	pop	{r3, pc}
1a0008a2:	bf00      	nop
1a0008a4:	10000068 	.word	0x10000068

1a0008a8 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0008a8:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0008aa:	680b      	ldr	r3, [r1, #0]
1a0008ac:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0008b0:	d002      	beq.n	1a0008b8 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0008b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0008b6:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0008b8:	4607      	mov	r7, r0
1a0008ba:	2501      	movs	r5, #1
1a0008bc:	e03a      	b.n	1a000934 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0008be:	694b      	ldr	r3, [r1, #20]
1a0008c0:	fb03 f302 	mul.w	r3, r3, r2
1a0008c4:	fbb3 f3f5 	udiv	r3, r3, r5
1a0008c8:	e01c      	b.n	1a000904 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0008ca:	461c      	mov	r4, r3
	if (val < 0)
1a0008cc:	ebb0 0c04 	subs.w	ip, r0, r4
1a0008d0:	d427      	bmi.n	1a000922 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0008d2:	4567      	cmp	r7, ip
1a0008d4:	d906      	bls.n	1a0008e4 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0008d6:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0008d8:	1c77      	adds	r7, r6, #1
1a0008da:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0008dc:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0008de:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0008e0:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0008e2:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a0008e4:	3201      	adds	r2, #1
1a0008e6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0008ea:	dc1d      	bgt.n	1a000928 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a0008ec:	680c      	ldr	r4, [r1, #0]
1a0008ee:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0008f2:	d0e4      	beq.n	1a0008be <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0008f4:	1c73      	adds	r3, r6, #1
1a0008f6:	fa02 fc03 	lsl.w	ip, r2, r3
1a0008fa:	694b      	ldr	r3, [r1, #20]
1a0008fc:	fb03 f30c 	mul.w	r3, r3, ip
1a000900:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000904:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000940 <pll_calc_divs+0x98>
1a000908:	4563      	cmp	r3, ip
1a00090a:	d9eb      	bls.n	1a0008e4 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00090c:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000944 <pll_calc_divs+0x9c>
1a000910:	4563      	cmp	r3, ip
1a000912:	d809      	bhi.n	1a000928 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000914:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000918:	d1d7      	bne.n	1a0008ca <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00091a:	1c74      	adds	r4, r6, #1
1a00091c:	fa23 f404 	lsr.w	r4, r3, r4
1a000920:	e7d4      	b.n	1a0008cc <pll_calc_divs+0x24>
		return -val;
1a000922:	f1cc 0c00 	rsb	ip, ip, #0
1a000926:	e7d4      	b.n	1a0008d2 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000928:	3601      	adds	r6, #1
1a00092a:	2e03      	cmp	r6, #3
1a00092c:	dc01      	bgt.n	1a000932 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a00092e:	2201      	movs	r2, #1
1a000930:	e7d9      	b.n	1a0008e6 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000932:	3501      	adds	r5, #1
1a000934:	2d04      	cmp	r5, #4
1a000936:	dc01      	bgt.n	1a00093c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000938:	2600      	movs	r6, #0
1a00093a:	e7f6      	b.n	1a00092a <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a00093c:	bcf0      	pop	{r4, r5, r6, r7}
1a00093e:	4770      	bx	lr
1a000940:	094c5eff 	.word	0x094c5eff
1a000944:	1312d000 	.word	0x1312d000

1a000948 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000948:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00094a:	b099      	sub	sp, #100	; 0x64
1a00094c:	4605      	mov	r5, r0
1a00094e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000950:	225c      	movs	r2, #92	; 0x5c
1a000952:	2100      	movs	r1, #0
1a000954:	a801      	add	r0, sp, #4
1a000956:	f000 fedd 	bl	1a001714 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00095a:	2380      	movs	r3, #128	; 0x80
1a00095c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00095e:	6963      	ldr	r3, [r4, #20]
1a000960:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000962:	7923      	ldrb	r3, [r4, #4]
1a000964:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000968:	4669      	mov	r1, sp
1a00096a:	4628      	mov	r0, r5
1a00096c:	f7ff ff9c 	bl	1a0008a8 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000970:	9b06      	ldr	r3, [sp, #24]
1a000972:	42ab      	cmp	r3, r5
1a000974:	d027      	beq.n	1a0009c6 <pll_get_frac+0x7e>
	if (val < 0)
1a000976:	1aeb      	subs	r3, r5, r3
1a000978:	d42e      	bmi.n	1a0009d8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00097a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00097c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00097e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000982:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000984:	6963      	ldr	r3, [r4, #20]
1a000986:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000988:	7923      	ldrb	r3, [r4, #4]
1a00098a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00098e:	a910      	add	r1, sp, #64	; 0x40
1a000990:	4628      	mov	r0, r5
1a000992:	f7ff ff89 	bl	1a0008a8 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000996:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000998:	42ab      	cmp	r3, r5
1a00099a:	d01f      	beq.n	1a0009dc <pll_get_frac+0x94>
	if (val < 0)
1a00099c:	1aeb      	subs	r3, r5, r3
1a00099e:	d425      	bmi.n	1a0009ec <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0009a0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0009a2:	4b2b      	ldr	r3, [pc, #172]	; (1a000a50 <pll_get_frac+0x108>)
1a0009a4:	429d      	cmp	r5, r3
1a0009a6:	d923      	bls.n	1a0009f0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0009a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0009aa:	1aed      	subs	r5, r5, r3
1a0009ac:	d433      	bmi.n	1a000a16 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0009ae:	42ae      	cmp	r6, r5
1a0009b0:	dc3b      	bgt.n	1a000a2a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0009b2:	42be      	cmp	r6, r7
1a0009b4:	dc31      	bgt.n	1a000a1a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0009b6:	466d      	mov	r5, sp
1a0009b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0009ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0009bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0009c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0009c4:	e006      	b.n	1a0009d4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0009c6:	466d      	mov	r5, sp
1a0009c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0009ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0009cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0009d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0009d4:	b019      	add	sp, #100	; 0x64
1a0009d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0009d8:	425b      	negs	r3, r3
1a0009da:	e7ce      	b.n	1a00097a <pll_get_frac+0x32>
		*ppll = pll[2];
1a0009dc:	ad10      	add	r5, sp, #64	; 0x40
1a0009de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0009e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0009e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0009e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0009ea:	e7f3      	b.n	1a0009d4 <pll_get_frac+0x8c>
		return -val;
1a0009ec:	425b      	negs	r3, r3
1a0009ee:	e7d7      	b.n	1a0009a0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0009f0:	2340      	movs	r3, #64	; 0x40
1a0009f2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0009f4:	6963      	ldr	r3, [r4, #20]
1a0009f6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0009f8:	a908      	add	r1, sp, #32
1a0009fa:	4628      	mov	r0, r5
1a0009fc:	f7ff ff54 	bl	1a0008a8 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000a02:	42ab      	cmp	r3, r5
1a000a04:	d1d0      	bne.n	1a0009a8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000a06:	ad08      	add	r5, sp, #32
1a000a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000a14:	e7de      	b.n	1a0009d4 <pll_get_frac+0x8c>
		return -val;
1a000a16:	426d      	negs	r5, r5
1a000a18:	e7c9      	b.n	1a0009ae <pll_get_frac+0x66>
			*ppll = pll[2];
1a000a1a:	ad10      	add	r5, sp, #64	; 0x40
1a000a1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a20:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a28:	e7d4      	b.n	1a0009d4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000a2a:	42af      	cmp	r7, r5
1a000a2c:	db07      	blt.n	1a000a3e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000a2e:	ad08      	add	r5, sp, #32
1a000a30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a3c:	e7ca      	b.n	1a0009d4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000a3e:	ad10      	add	r5, sp, #64	; 0x40
1a000a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a4c:	e7c2      	b.n	1a0009d4 <pll_get_frac+0x8c>
1a000a4e:	bf00      	nop
1a000a50:	068e7780 	.word	0x068e7780

1a000a54 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000a54:	b430      	push	{r4, r5}
1a000a56:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000a58:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000a5a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000a5c:	e000      	b.n	1a000a60 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000a5e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000a60:	281c      	cmp	r0, #28
1a000a62:	d118      	bne.n	1a000a96 <Chip_Clock_FindBaseClock+0x42>
1a000a64:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000a68:	0051      	lsls	r1, r2, #1
1a000a6a:	4a0c      	ldr	r2, [pc, #48]	; (1a000a9c <Chip_Clock_FindBaseClock+0x48>)
1a000a6c:	440a      	add	r2, r1
1a000a6e:	7914      	ldrb	r4, [r2, #4]
1a000a70:	4284      	cmp	r4, r0
1a000a72:	d010      	beq.n	1a000a96 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000a74:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000a78:	004a      	lsls	r2, r1, #1
1a000a7a:	4908      	ldr	r1, [pc, #32]	; (1a000a9c <Chip_Clock_FindBaseClock+0x48>)
1a000a7c:	5a8a      	ldrh	r2, [r1, r2]
1a000a7e:	42aa      	cmp	r2, r5
1a000a80:	d8ed      	bhi.n	1a000a5e <Chip_Clock_FindBaseClock+0xa>
1a000a82:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000a86:	0051      	lsls	r1, r2, #1
1a000a88:	4a04      	ldr	r2, [pc, #16]	; (1a000a9c <Chip_Clock_FindBaseClock+0x48>)
1a000a8a:	440a      	add	r2, r1
1a000a8c:	8852      	ldrh	r2, [r2, #2]
1a000a8e:	42aa      	cmp	r2, r5
1a000a90:	d3e5      	bcc.n	1a000a5e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000a92:	4620      	mov	r0, r4
1a000a94:	e7e4      	b.n	1a000a60 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000a96:	bc30      	pop	{r4, r5}
1a000a98:	4770      	bx	lr
1a000a9a:	bf00      	nop
1a000a9c:	1a001878 	.word	0x1a001878

1a000aa0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000aa0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000aa6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000aa8:	4a0d      	ldr	r2, [pc, #52]	; (1a000ae0 <Chip_Clock_EnableCrystal+0x40>)
1a000aaa:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000aac:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000ab0:	6992      	ldr	r2, [r2, #24]
1a000ab2:	428a      	cmp	r2, r1
1a000ab4:	d001      	beq.n	1a000aba <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000ab6:	4a0a      	ldr	r2, [pc, #40]	; (1a000ae0 <Chip_Clock_EnableCrystal+0x40>)
1a000ab8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000aba:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000abe:	4a09      	ldr	r2, [pc, #36]	; (1a000ae4 <Chip_Clock_EnableCrystal+0x44>)
1a000ac0:	6811      	ldr	r1, [r2, #0]
1a000ac2:	4a09      	ldr	r2, [pc, #36]	; (1a000ae8 <Chip_Clock_EnableCrystal+0x48>)
1a000ac4:	4291      	cmp	r1, r2
1a000ac6:	d901      	bls.n	1a000acc <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000ac8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000acc:	4a04      	ldr	r2, [pc, #16]	; (1a000ae0 <Chip_Clock_EnableCrystal+0x40>)
1a000ace:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000ad0:	9b01      	ldr	r3, [sp, #4]
1a000ad2:	1e5a      	subs	r2, r3, #1
1a000ad4:	9201      	str	r2, [sp, #4]
1a000ad6:	2b00      	cmp	r3, #0
1a000ad8:	d1fa      	bne.n	1a000ad0 <Chip_Clock_EnableCrystal+0x30>
}
1a000ada:	b002      	add	sp, #8
1a000adc:	4770      	bx	lr
1a000ade:	bf00      	nop
1a000ae0:	40050000 	.word	0x40050000
1a000ae4:	1a0017e0 	.word	0x1a0017e0
1a000ae8:	01312cff 	.word	0x01312cff

1a000aec <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000aec:	3012      	adds	r0, #18
1a000aee:	4b05      	ldr	r3, [pc, #20]	; (1a000b04 <Chip_Clock_GetDividerSource+0x18>)
1a000af0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000af4:	f010 0f01 	tst.w	r0, #1
1a000af8:	d102      	bne.n	1a000b00 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000afa:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000afe:	4770      	bx	lr
		return CLKINPUT_PD;
1a000b00:	2011      	movs	r0, #17
}
1a000b02:	4770      	bx	lr
1a000b04:	40050000 	.word	0x40050000

1a000b08 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000b08:	f100 0212 	add.w	r2, r0, #18
1a000b0c:	4b03      	ldr	r3, [pc, #12]	; (1a000b1c <Chip_Clock_GetDividerDivisor+0x14>)
1a000b0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000b12:	4b03      	ldr	r3, [pc, #12]	; (1a000b20 <Chip_Clock_GetDividerDivisor+0x18>)
1a000b14:	5c18      	ldrb	r0, [r3, r0]
}
1a000b16:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000b1a:	4770      	bx	lr
1a000b1c:	40050000 	.word	0x40050000
1a000b20:	1a001870 	.word	0x1a001870

1a000b24 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000b24:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000b26:	2810      	cmp	r0, #16
1a000b28:	d80a      	bhi.n	1a000b40 <Chip_Clock_GetClockInputHz+0x1c>
1a000b2a:	e8df f000 	tbb	[pc, r0]
1a000b2e:	0b44      	.short	0x0b44
1a000b30:	0921180d 	.word	0x0921180d
1a000b34:	2d2a2724 	.word	0x2d2a2724
1a000b38:	34300909 	.word	0x34300909
1a000b3c:	3c38      	.short	0x3c38
1a000b3e:	40          	.byte	0x40
1a000b3f:	00          	.byte	0x00
	uint32_t rate = 0;
1a000b40:	2000      	movs	r0, #0
1a000b42:	e03a      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000b44:	481e      	ldr	r0, [pc, #120]	; (1a000bc0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000b46:	e038      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000b48:	4b1e      	ldr	r3, [pc, #120]	; (1a000bc4 <Chip_Clock_GetClockInputHz+0xa0>)
1a000b4a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000b4e:	f003 0307 	and.w	r3, r3, #7
1a000b52:	2b04      	cmp	r3, #4
1a000b54:	d001      	beq.n	1a000b5a <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a000b56:	481c      	ldr	r0, [pc, #112]	; (1a000bc8 <Chip_Clock_GetClockInputHz+0xa4>)
1a000b58:	e02f      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a000b5a:	2000      	movs	r0, #0
1a000b5c:	e02d      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000b5e:	4b19      	ldr	r3, [pc, #100]	; (1a000bc4 <Chip_Clock_GetClockInputHz+0xa0>)
1a000b60:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000b64:	f003 0307 	and.w	r3, r3, #7
1a000b68:	2b04      	cmp	r3, #4
1a000b6a:	d027      	beq.n	1a000bbc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000b6c:	4816      	ldr	r0, [pc, #88]	; (1a000bc8 <Chip_Clock_GetClockInputHz+0xa4>)
1a000b6e:	e024      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000b70:	4b16      	ldr	r3, [pc, #88]	; (1a000bcc <Chip_Clock_GetClockInputHz+0xa8>)
1a000b72:	6818      	ldr	r0, [r3, #0]
		break;
1a000b74:	e021      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000b76:	4b16      	ldr	r3, [pc, #88]	; (1a000bd0 <Chip_Clock_GetClockInputHz+0xac>)
1a000b78:	6818      	ldr	r0, [r3, #0]
		break;
1a000b7a:	e01e      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000b7c:	4b15      	ldr	r3, [pc, #84]	; (1a000bd4 <Chip_Clock_GetClockInputHz+0xb0>)
1a000b7e:	6818      	ldr	r0, [r3, #0]
		break;
1a000b80:	e01b      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000b82:	4b14      	ldr	r3, [pc, #80]	; (1a000bd4 <Chip_Clock_GetClockInputHz+0xb0>)
1a000b84:	6858      	ldr	r0, [r3, #4]
		break;
1a000b86:	e018      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000b88:	f000 f868 	bl	1a000c5c <Chip_Clock_GetMainPLLHz>
		break;
1a000b8c:	e015      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000b8e:	2100      	movs	r1, #0
1a000b90:	f000 f89a 	bl	1a000cc8 <Chip_Clock_GetDivRate>
		break;
1a000b94:	e011      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000b96:	2101      	movs	r1, #1
1a000b98:	f000 f896 	bl	1a000cc8 <Chip_Clock_GetDivRate>
		break;
1a000b9c:	e00d      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000b9e:	2102      	movs	r1, #2
1a000ba0:	f000 f892 	bl	1a000cc8 <Chip_Clock_GetDivRate>
		break;
1a000ba4:	e009      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000ba6:	2103      	movs	r1, #3
1a000ba8:	f000 f88e 	bl	1a000cc8 <Chip_Clock_GetDivRate>
		break;
1a000bac:	e005      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000bae:	2104      	movs	r1, #4
1a000bb0:	f000 f88a 	bl	1a000cc8 <Chip_Clock_GetDivRate>
		break;
1a000bb4:	e001      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a000bb6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000bba:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a000bbc:	4806      	ldr	r0, [pc, #24]	; (1a000bd8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000bbe:	e7fc      	b.n	1a000bba <Chip_Clock_GetClockInputHz+0x96>
1a000bc0:	00b71b00 	.word	0x00b71b00
1a000bc4:	40043000 	.word	0x40043000
1a000bc8:	017d7840 	.word	0x017d7840
1a000bcc:	1a0017b4 	.word	0x1a0017b4
1a000bd0:	1a0017e0 	.word	0x1a0017e0
1a000bd4:	10000048 	.word	0x10000048
1a000bd8:	02faf080 	.word	0x02faf080

1a000bdc <Chip_Clock_CalcMainPLLValue>:
{
1a000bdc:	b538      	push	{r3, r4, r5, lr}
1a000bde:	4605      	mov	r5, r0
1a000be0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000be2:	7908      	ldrb	r0, [r1, #4]
1a000be4:	f7ff ff9e 	bl	1a000b24 <Chip_Clock_GetClockInputHz>
1a000be8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000bea:	4b19      	ldr	r3, [pc, #100]	; (1a000c50 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000bec:	442b      	add	r3, r5
1a000bee:	4a19      	ldr	r2, [pc, #100]	; (1a000c54 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000bf0:	4293      	cmp	r3, r2
1a000bf2:	d821      	bhi.n	1a000c38 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000bf4:	b318      	cbz	r0, 1a000c3e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000bf6:	2380      	movs	r3, #128	; 0x80
1a000bf8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000bfa:	2300      	movs	r3, #0
1a000bfc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000bfe:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000c00:	fbb5 f3f0 	udiv	r3, r5, r0
1a000c04:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000c06:	4a14      	ldr	r2, [pc, #80]	; (1a000c58 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000c08:	4295      	cmp	r5, r2
1a000c0a:	d903      	bls.n	1a000c14 <Chip_Clock_CalcMainPLLValue+0x38>
1a000c0c:	fb03 f000 	mul.w	r0, r3, r0
1a000c10:	42a8      	cmp	r0, r5
1a000c12:	d007      	beq.n	1a000c24 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000c14:	4621      	mov	r1, r4
1a000c16:	4628      	mov	r0, r5
1a000c18:	f7ff fe96 	bl	1a000948 <pll_get_frac>
		if (!ppll->nsel) {
1a000c1c:	68a3      	ldr	r3, [r4, #8]
1a000c1e:	b18b      	cbz	r3, 1a000c44 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000c20:	3b01      	subs	r3, #1
1a000c22:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000c24:	6923      	ldr	r3, [r4, #16]
1a000c26:	b183      	cbz	r3, 1a000c4a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000c28:	68e2      	ldr	r2, [r4, #12]
1a000c2a:	b10a      	cbz	r2, 1a000c30 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000c2c:	3a01      	subs	r2, #1
1a000c2e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000c30:	3b01      	subs	r3, #1
1a000c32:	6123      	str	r3, [r4, #16]
	return 0;
1a000c34:	2000      	movs	r0, #0
}
1a000c36:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000c38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000c3c:	e7fb      	b.n	1a000c36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000c3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000c42:	e7f8      	b.n	1a000c36 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000c48:	e7f5      	b.n	1a000c36 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000c4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000c4e:	e7f2      	b.n	1a000c36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000c50:	ff6b3a10 	.word	0xff6b3a10
1a000c54:	0b940510 	.word	0x0b940510
1a000c58:	094c5eff 	.word	0x094c5eff

1a000c5c <Chip_Clock_GetMainPLLHz>:
{
1a000c5c:	b530      	push	{r4, r5, lr}
1a000c5e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000c60:	4d17      	ldr	r5, [pc, #92]	; (1a000cc0 <Chip_Clock_GetMainPLLHz+0x64>)
1a000c62:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000c64:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000c68:	f7ff ff5c 	bl	1a000b24 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000c6c:	4b15      	ldr	r3, [pc, #84]	; (1a000cc4 <Chip_Clock_GetMainPLLHz+0x68>)
1a000c6e:	681b      	ldr	r3, [r3, #0]
1a000c70:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000c72:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000c74:	f013 0f01 	tst.w	r3, #1
1a000c78:	d020      	beq.n	1a000cbc <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a000c7a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000c7e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000c82:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000c86:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a000c8a:	3301      	adds	r3, #1
	n = nsel + 1;
1a000c8c:	3201      	adds	r2, #1
	p = ptab[psel];
1a000c8e:	f10d 0c08 	add.w	ip, sp, #8
1a000c92:	4461      	add	r1, ip
1a000c94:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a000c98:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000c9c:	d108      	bne.n	1a000cb0 <Chip_Clock_GetMainPLLHz+0x54>
1a000c9e:	b93d      	cbnz	r5, 1a000cb0 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a000ca0:	0049      	lsls	r1, r1, #1
1a000ca2:	fbb3 f3f1 	udiv	r3, r3, r1
1a000ca6:	fbb0 f0f2 	udiv	r0, r0, r2
1a000caa:	fb00 f003 	mul.w	r0, r0, r3
1a000cae:	e003      	b.n	1a000cb8 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a000cb0:	fbb0 f0f2 	udiv	r0, r0, r2
1a000cb4:	fb03 f000 	mul.w	r0, r3, r0
}
1a000cb8:	b003      	add	sp, #12
1a000cba:	bd30      	pop	{r4, r5, pc}
		return 0;
1a000cbc:	2000      	movs	r0, #0
1a000cbe:	e7fb      	b.n	1a000cb8 <Chip_Clock_GetMainPLLHz+0x5c>
1a000cc0:	40050000 	.word	0x40050000
1a000cc4:	1a00186c 	.word	0x1a00186c

1a000cc8 <Chip_Clock_GetDivRate>:
{
1a000cc8:	b538      	push	{r3, r4, r5, lr}
1a000cca:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a000ccc:	4608      	mov	r0, r1
1a000cce:	f7ff ff0d 	bl	1a000aec <Chip_Clock_GetDividerSource>
1a000cd2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000cd4:	4620      	mov	r0, r4
1a000cd6:	f7ff ff17 	bl	1a000b08 <Chip_Clock_GetDividerDivisor>
1a000cda:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000cdc:	4628      	mov	r0, r5
1a000cde:	f7ff ff21 	bl	1a000b24 <Chip_Clock_GetClockInputHz>
1a000ce2:	3401      	adds	r4, #1
}
1a000ce4:	fbb0 f0f4 	udiv	r0, r0, r4
1a000ce8:	bd38      	pop	{r3, r4, r5, pc}
1a000cea:	Address 0x000000001a000cea is out of bounds.


1a000cec <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000cec:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000cee:	f100 0416 	add.w	r4, r0, #22
1a000cf2:	00a4      	lsls	r4, r4, #2
1a000cf4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000cf8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000cfc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000cfe:	281b      	cmp	r0, #27
1a000d00:	d813      	bhi.n	1a000d2a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000d02:	2911      	cmp	r1, #17
1a000d04:	d01a      	beq.n	1a000d3c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000d06:	4d0e      	ldr	r5, [pc, #56]	; (1a000d40 <Chip_Clock_SetBaseClock+0x54>)
1a000d08:	4025      	ands	r5, r4

			if (autoblocken) {
1a000d0a:	b10a      	cbz	r2, 1a000d10 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000d0c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000d10:	b10b      	cbz	r3, 1a000d16 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000d12:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000d16:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000d1a:	3016      	adds	r0, #22
1a000d1c:	0080      	lsls	r0, r0, #2
1a000d1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000d22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000d26:	6045      	str	r5, [r0, #4]
1a000d28:	e008      	b.n	1a000d3c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000d2a:	f044 0401 	orr.w	r4, r4, #1
1a000d2e:	3016      	adds	r0, #22
1a000d30:	0080      	lsls	r0, r0, #2
1a000d32:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000d36:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000d3a:	6044      	str	r4, [r0, #4]
	}
}
1a000d3c:	bc30      	pop	{r4, r5}
1a000d3e:	4770      	bx	lr
1a000d40:	e0fff7fe 	.word	0xe0fff7fe

1a000d44 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000d44:	281b      	cmp	r0, #27
1a000d46:	d80c      	bhi.n	1a000d62 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000d48:	3016      	adds	r0, #22
1a000d4a:	0080      	lsls	r0, r0, #2
1a000d4c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000d50:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000d54:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000d56:	f010 0f01 	tst.w	r0, #1
1a000d5a:	d104      	bne.n	1a000d66 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000d5c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000d60:	4770      	bx	lr
		return CLKINPUT_PD;
1a000d62:	2011      	movs	r0, #17
1a000d64:	4770      	bx	lr
		return CLKINPUT_PD;
1a000d66:	2011      	movs	r0, #17
}
1a000d68:	4770      	bx	lr

1a000d6a <Chip_Clock_GetBaseClocktHz>:
{
1a000d6a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000d6c:	f7ff ffea 	bl	1a000d44 <Chip_Clock_GetBaseClock>
1a000d70:	f7ff fed8 	bl	1a000b24 <Chip_Clock_GetClockInputHz>
}
1a000d74:	bd08      	pop	{r3, pc}
1a000d76:	Address 0x000000001a000d76 is out of bounds.


1a000d78 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000d78:	b971      	cbnz	r1, 1a000d98 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a000d7a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000d7c:	b10a      	cbz	r2, 1a000d82 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000d7e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000d82:	2b02      	cmp	r3, #2
1a000d84:	d00a      	beq.n	1a000d9c <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000d86:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000d8a:	d30a      	bcc.n	1a000da2 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000d8c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000d90:	4b06      	ldr	r3, [pc, #24]	; (1a000dac <Chip_Clock_EnableOpts+0x34>)
1a000d92:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000d96:	4770      	bx	lr
		reg |= (1 << 1);
1a000d98:	2103      	movs	r1, #3
1a000d9a:	e7ef      	b.n	1a000d7c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a000d9c:	f041 0120 	orr.w	r1, r1, #32
1a000da0:	e7f1      	b.n	1a000d86 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000da2:	3020      	adds	r0, #32
1a000da4:	4b02      	ldr	r3, [pc, #8]	; (1a000db0 <Chip_Clock_EnableOpts+0x38>)
1a000da6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000daa:	4770      	bx	lr
1a000dac:	40052000 	.word	0x40052000
1a000db0:	40051000 	.word	0x40051000

1a000db4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000db4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000db8:	d309      	bcc.n	1a000dce <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000dba:	4a09      	ldr	r2, [pc, #36]	; (1a000de0 <Chip_Clock_Enable+0x2c>)
1a000dbc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000dc0:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000dc4:	f043 0301 	orr.w	r3, r3, #1
1a000dc8:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000dcc:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000dce:	4a05      	ldr	r2, [pc, #20]	; (1a000de4 <Chip_Clock_Enable+0x30>)
1a000dd0:	3020      	adds	r0, #32
1a000dd2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000dd6:	f043 0301 	orr.w	r3, r3, #1
1a000dda:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000dde:	4770      	bx	lr
1a000de0:	40052000 	.word	0x40052000
1a000de4:	40051000 	.word	0x40051000

1a000de8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000de8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a000dea:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000dee:	d309      	bcc.n	1a000e04 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000df0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000df4:	4a0d      	ldr	r2, [pc, #52]	; (1a000e2c <Chip_Clock_GetRate+0x44>)
1a000df6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a000dfa:	f014 0f01 	tst.w	r4, #1
1a000dfe:	d107      	bne.n	1a000e10 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a000e00:	2000      	movs	r0, #0
	}

	return rate;
}
1a000e02:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000e04:	f100 0320 	add.w	r3, r0, #32
1a000e08:	4a09      	ldr	r2, [pc, #36]	; (1a000e30 <Chip_Clock_GetRate+0x48>)
1a000e0a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000e0e:	e7f4      	b.n	1a000dfa <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a000e10:	f7ff fe20 	bl	1a000a54 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000e14:	f7ff ffa9 	bl	1a000d6a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a000e18:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000e1c:	d103      	bne.n	1a000e26 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a000e1e:	2301      	movs	r3, #1
		rate = rate / div;
1a000e20:	fbb0 f0f3 	udiv	r0, r0, r3
1a000e24:	e7ed      	b.n	1a000e02 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a000e26:	2302      	movs	r3, #2
1a000e28:	e7fa      	b.n	1a000e20 <Chip_Clock_GetRate+0x38>
1a000e2a:	bf00      	nop
1a000e2c:	40052000 	.word	0x40052000
1a000e30:	40051000 	.word	0x40051000

1a000e34 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000e34:	b570      	push	{r4, r5, r6, lr}
1a000e36:	b08a      	sub	sp, #40	; 0x28
1a000e38:	4605      	mov	r5, r0
1a000e3a:	460e      	mov	r6, r1
1a000e3c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000e3e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000e42:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000e44:	2806      	cmp	r0, #6
1a000e46:	d018      	beq.n	1a000e7a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000e48:	2300      	movs	r3, #0
1a000e4a:	2201      	movs	r2, #1
1a000e4c:	4629      	mov	r1, r5
1a000e4e:	2004      	movs	r0, #4
1a000e50:	f7ff ff4c 	bl	1a000cec <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000e54:	4a4a      	ldr	r2, [pc, #296]	; (1a000f80 <Chip_SetupCoreClock+0x14c>)
1a000e56:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000e58:	f043 0301 	orr.w	r3, r3, #1
1a000e5c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000e5e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000e62:	a901      	add	r1, sp, #4
1a000e64:	4630      	mov	r0, r6
1a000e66:	f7ff feb9 	bl	1a000bdc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000e6a:	4b46      	ldr	r3, [pc, #280]	; (1a000f84 <Chip_SetupCoreClock+0x150>)
1a000e6c:	429e      	cmp	r6, r3
1a000e6e:	d916      	bls.n	1a000e9e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000e70:	9b01      	ldr	r3, [sp, #4]
1a000e72:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000e76:	d003      	beq.n	1a000e80 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000e78:	e7fe      	b.n	1a000e78 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000e7a:	f7ff fe11 	bl	1a000aa0 <Chip_Clock_EnableCrystal>
1a000e7e:	e7e3      	b.n	1a000e48 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000e80:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000e84:	d005      	beq.n	1a000e92 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000e86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000e8a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000e8c:	2500      	movs	r5, #0
			direct = 1;
1a000e8e:	2601      	movs	r6, #1
1a000e90:	e007      	b.n	1a000ea2 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000e92:	9b04      	ldr	r3, [sp, #16]
1a000e94:	3301      	adds	r3, #1
1a000e96:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000e98:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000e9a:	2600      	movs	r6, #0
1a000e9c:	e001      	b.n	1a000ea2 <Chip_SetupCoreClock+0x6e>
1a000e9e:	2500      	movs	r5, #0
1a000ea0:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000ea2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000ea6:	9b01      	ldr	r3, [sp, #4]
1a000ea8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000eac:	9a05      	ldr	r2, [sp, #20]
1a000eae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000eb2:	9a03      	ldr	r2, [sp, #12]
1a000eb4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000eb8:	9a04      	ldr	r2, [sp, #16]
1a000eba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000ebe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000ec2:	4a2f      	ldr	r2, [pc, #188]	; (1a000f80 <Chip_SetupCoreClock+0x14c>)
1a000ec4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000ec6:	4b2e      	ldr	r3, [pc, #184]	; (1a000f80 <Chip_SetupCoreClock+0x14c>)
1a000ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000eca:	f013 0f01 	tst.w	r3, #1
1a000ece:	d0fa      	beq.n	1a000ec6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000ed0:	2300      	movs	r3, #0
1a000ed2:	2201      	movs	r2, #1
1a000ed4:	2109      	movs	r1, #9
1a000ed6:	2004      	movs	r0, #4
1a000ed8:	f7ff ff08 	bl	1a000cec <Chip_Clock_SetBaseClock>

	if (direct) {
1a000edc:	b306      	cbz	r6, 1a000f20 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000ede:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000ee2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000ee6:	1e5a      	subs	r2, r3, #1
1a000ee8:	9209      	str	r2, [sp, #36]	; 0x24
1a000eea:	2b00      	cmp	r3, #0
1a000eec:	d1fa      	bne.n	1a000ee4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000eee:	9b01      	ldr	r3, [sp, #4]
1a000ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000ef4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000ef6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000efa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000efe:	9a05      	ldr	r2, [sp, #20]
1a000f00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000f04:	9a03      	ldr	r2, [sp, #12]
1a000f06:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000f0a:	9a04      	ldr	r2, [sp, #16]
1a000f0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000f10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000f14:	4a1a      	ldr	r2, [pc, #104]	; (1a000f80 <Chip_SetupCoreClock+0x14c>)
1a000f16:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000f18:	2c00      	cmp	r4, #0
1a000f1a:	d12e      	bne.n	1a000f7a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000f1c:	b00a      	add	sp, #40	; 0x28
1a000f1e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000f20:	2d00      	cmp	r5, #0
1a000f22:	d0f9      	beq.n	1a000f18 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000f24:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000f28:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000f2c:	1e5a      	subs	r2, r3, #1
1a000f2e:	9209      	str	r2, [sp, #36]	; 0x24
1a000f30:	2b00      	cmp	r3, #0
1a000f32:	d1fa      	bne.n	1a000f2a <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000f34:	9b04      	ldr	r3, [sp, #16]
1a000f36:	1e5a      	subs	r2, r3, #1
1a000f38:	9204      	str	r2, [sp, #16]
1a000f3a:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000f3e:	9b01      	ldr	r3, [sp, #4]
1a000f40:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000f44:	9905      	ldr	r1, [sp, #20]
1a000f46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000f4a:	9903      	ldr	r1, [sp, #12]
1a000f4c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000f50:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000f54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000f58:	4a09      	ldr	r2, [pc, #36]	; (1a000f80 <Chip_SetupCoreClock+0x14c>)
1a000f5a:	6453      	str	r3, [r2, #68]	; 0x44
1a000f5c:	e7dc      	b.n	1a000f18 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000f5e:	480a      	ldr	r0, [pc, #40]	; (1a000f88 <Chip_SetupCoreClock+0x154>)
1a000f60:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000f64:	78cb      	ldrb	r3, [r1, #3]
1a000f66:	788a      	ldrb	r2, [r1, #2]
1a000f68:	7849      	ldrb	r1, [r1, #1]
1a000f6a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000f6e:	f7ff febd 	bl	1a000cec <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000f72:	3401      	adds	r4, #1
1a000f74:	2c11      	cmp	r4, #17
1a000f76:	d9f2      	bls.n	1a000f5e <Chip_SetupCoreClock+0x12a>
1a000f78:	e7d0      	b.n	1a000f1c <Chip_SetupCoreClock+0xe8>
1a000f7a:	2400      	movs	r4, #0
1a000f7c:	e7fa      	b.n	1a000f74 <Chip_SetupCoreClock+0x140>
1a000f7e:	bf00      	nop
1a000f80:	40050000 	.word	0x40050000
1a000f84:	068e7780 	.word	0x068e7780
1a000f88:	1a0018e4 	.word	0x1a0018e4

1a000f8c <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000f8c:	4770      	bx	lr
1a000f8e:	Address 0x000000001a000f8e is out of bounds.


1a000f90 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000f90:	4b03      	ldr	r3, [pc, #12]	; (1a000fa0 <Chip_SSP_GetClockIndex+0x10>)
1a000f92:	4298      	cmp	r0, r3
1a000f94:	d001      	beq.n	1a000f9a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000f96:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000f98:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000f9a:	20a5      	movs	r0, #165	; 0xa5
1a000f9c:	4770      	bx	lr
1a000f9e:	bf00      	nop
1a000fa0:	400c5000 	.word	0x400c5000

1a000fa4 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000fa4:	4b04      	ldr	r3, [pc, #16]	; (1a000fb8 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000fa6:	4298      	cmp	r0, r3
1a000fa8:	d002      	beq.n	1a000fb0 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000faa:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000fae:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000fb0:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000fb4:	4770      	bx	lr
1a000fb6:	bf00      	nop
1a000fb8:	400c5000 	.word	0x400c5000

1a000fbc <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000fbc:	6803      	ldr	r3, [r0, #0]
1a000fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000fc2:	0209      	lsls	r1, r1, #8
1a000fc4:	b289      	uxth	r1, r1
1a000fc6:	4319      	orrs	r1, r3
1a000fc8:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000fca:	6102      	str	r2, [r0, #16]
}
1a000fcc:	4770      	bx	lr

1a000fce <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000fce:	b570      	push	{r4, r5, r6, lr}
1a000fd0:	4606      	mov	r6, r0
1a000fd2:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000fd4:	f7ff ffe6 	bl	1a000fa4 <Chip_SSP_GetPeriphClockIndex>
1a000fd8:	f7ff ff06 	bl	1a000de8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000fdc:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a000fe2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000fe4:	e000      	b.n	1a000fe8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000fe6:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000fe8:	42ab      	cmp	r3, r5
1a000fea:	d90b      	bls.n	1a001004 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000fec:	1c4c      	adds	r4, r1, #1
1a000fee:	fb02 f304 	mul.w	r3, r2, r4
1a000ff2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000ff6:	429d      	cmp	r5, r3
1a000ff8:	d2f6      	bcs.n	1a000fe8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000ffa:	2cff      	cmp	r4, #255	; 0xff
1a000ffc:	d9f3      	bls.n	1a000fe6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000ffe:	3202      	adds	r2, #2
				cr0_div = 0;
1a001000:	2100      	movs	r1, #0
1a001002:	e7f1      	b.n	1a000fe8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001004:	4630      	mov	r0, r6
1a001006:	f7ff ffd9 	bl	1a000fbc <Chip_SSP_SetClockRate>
}
1a00100a:	bd70      	pop	{r4, r5, r6, pc}

1a00100c <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a00100c:	b510      	push	{r4, lr}
1a00100e:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001010:	f7ff ffbe 	bl	1a000f90 <Chip_SSP_GetClockIndex>
1a001014:	f7ff fece 	bl	1a000db4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001018:	4620      	mov	r0, r4
1a00101a:	f7ff ffc3 	bl	1a000fa4 <Chip_SSP_GetPeriphClockIndex>
1a00101e:	f7ff fec9 	bl	1a000db4 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001022:	6863      	ldr	r3, [r4, #4]
1a001024:	f023 0304 	bic.w	r3, r3, #4
1a001028:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00102a:	6823      	ldr	r3, [r4, #0]
1a00102c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001030:	f043 0307 	orr.w	r3, r3, #7
1a001034:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a001036:	4902      	ldr	r1, [pc, #8]	; (1a001040 <Chip_SSP_Init+0x34>)
1a001038:	4620      	mov	r0, r4
1a00103a:	f7ff ffc8 	bl	1a000fce <Chip_SSP_SetBitRate>
}
1a00103e:	bd10      	pop	{r4, pc}
1a001040:	000186a0 	.word	0x000186a0

1a001044 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001044:	b508      	push	{r3, lr}
   // to use CMSIS.
   volatile unsigned int *pCREG_M0APPMAP = (volatile unsigned int *) 0x40043404;
   // CMSIS : CREG->M0APPMAP = <address of vector table>
   *pCREG_M0APPMAP = (unsigned int)g_pfnVectors;
#else
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001046:	4a0b      	ldr	r2, [pc, #44]	; (1a001074 <SystemInit+0x30>)
1a001048:	4b0b      	ldr	r3, [pc, #44]	; (1a001078 <SystemInit+0x34>)
1a00104a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a00104c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001050:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a001052:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001056:	2b20      	cmp	r3, #32
1a001058:	d004      	beq.n	1a001064 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit only in M4 */
   Board_SystemInit();
1a00105a:	f7ff fac5 	bl	1a0005e8 <Board_SystemInit>
   Board_Init();
1a00105e:	f7ff fa55 	bl	1a00050c <Board_Init>
#endif
}
1a001062:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001064:	4a04      	ldr	r2, [pc, #16]	; (1a001078 <SystemInit+0x34>)
1a001066:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00106a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00106e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001072:	e7f2      	b.n	1a00105a <SystemInit+0x16>
1a001074:	1a000000 	.word	0x1a000000
1a001078:	e000ed00 	.word	0xe000ed00

1a00107c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a00107c:	4b04      	ldr	r3, [pc, #16]	; (1a001090 <cyclesCounterInit+0x14>)
1a00107e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a001080:	4a04      	ldr	r2, [pc, #16]	; (1a001094 <cyclesCounterInit+0x18>)
1a001082:	6813      	ldr	r3, [r2, #0]
1a001084:	f043 0301 	orr.w	r3, r3, #1
1a001088:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00108a:	2001      	movs	r0, #1
1a00108c:	4770      	bx	lr
1a00108e:	bf00      	nop
1a001090:	10000038 	.word	0x10000038
1a001094:	e0001000 	.word	0xe0001000

1a001098 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001098:	b118      	cbz	r0, 1a0010a2 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a00109a:	4b04      	ldr	r3, [pc, #16]	; (1a0010ac <tickPowerSet+0x14>)
1a00109c:	2207      	movs	r2, #7
1a00109e:	601a      	str	r2, [r3, #0]
1a0010a0:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a0010a2:	4b02      	ldr	r3, [pc, #8]	; (1a0010ac <tickPowerSet+0x14>)
1a0010a4:	2200      	movs	r2, #0
1a0010a6:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a0010a8:	4770      	bx	lr
1a0010aa:	bf00      	nop
1a0010ac:	e000e010 	.word	0xe000e010

1a0010b0 <tickInit>:
{
1a0010b0:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a0010b2:	ea50 0401 	orrs.w	r4, r0, r1
1a0010b6:	d02a      	beq.n	1a00110e <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a0010b8:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a0010bc:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a0010c0:	2b00      	cmp	r3, #0
1a0010c2:	bf08      	it	eq
1a0010c4:	2a32      	cmpeq	r2, #50	; 0x32
1a0010c6:	d227      	bcs.n	1a001118 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a0010c8:	4b14      	ldr	r3, [pc, #80]	; (1a00111c <tickInit+0x6c>)
1a0010ca:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a0010ce:	4b14      	ldr	r3, [pc, #80]	; (1a001120 <tickInit+0x70>)
1a0010d0:	681b      	ldr	r3, [r3, #0]
1a0010d2:	fba3 4500 	umull	r4, r5, r3, r0
1a0010d6:	fb03 5501 	mla	r5, r3, r1, r5
1a0010da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0010de:	2300      	movs	r3, #0
1a0010e0:	4620      	mov	r0, r4
1a0010e2:	4629      	mov	r1, r5
1a0010e4:	f000 f970 	bl	1a0013c8 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a0010e8:	3801      	subs	r0, #1
1a0010ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0010ee:	d209      	bcs.n	1a001104 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a0010f0:	4b0c      	ldr	r3, [pc, #48]	; (1a001124 <tickInit+0x74>)
1a0010f2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0010f4:	4a0c      	ldr	r2, [pc, #48]	; (1a001128 <tickInit+0x78>)
1a0010f6:	21e0      	movs	r1, #224	; 0xe0
1a0010f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a0010fc:	2200      	movs	r2, #0
1a0010fe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001100:	2207      	movs	r2, #7
1a001102:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001104:	2001      	movs	r0, #1
1a001106:	f7ff ffc7 	bl	1a001098 <tickPowerSet>
      bool_t ret_val = 1;
1a00110a:	2001      	movs	r0, #1
}
1a00110c:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a00110e:	2000      	movs	r0, #0
1a001110:	f7ff ffc2 	bl	1a001098 <tickPowerSet>
         ret_val = 0;
1a001114:	2000      	movs	r0, #0
1a001116:	e7f9      	b.n	1a00110c <tickInit+0x5c>
            ret_val = 0;
1a001118:	2000      	movs	r0, #0
1a00111a:	e7f7      	b.n	1a00110c <tickInit+0x5c>
1a00111c:	10000040 	.word	0x10000040
1a001120:	10000068 	.word	0x10000068
1a001124:	e000e010 	.word	0xe000e010
1a001128:	e000ed00 	.word	0xe000ed00

1a00112c <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a00112c:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a00112e:	4a07      	ldr	r2, [pc, #28]	; (1a00114c <SysTick_Handler+0x20>)
1a001130:	6813      	ldr	r3, [r2, #0]
1a001132:	6851      	ldr	r1, [r2, #4]
1a001134:	3301      	adds	r3, #1
1a001136:	f141 0100 	adc.w	r1, r1, #0
1a00113a:	6013      	str	r3, [r2, #0]
1a00113c:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a00113e:	4b04      	ldr	r3, [pc, #16]	; (1a001150 <SysTick_Handler+0x24>)
1a001140:	681b      	ldr	r3, [r3, #0]
1a001142:	b113      	cbz	r3, 1a00114a <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001144:	4a03      	ldr	r2, [pc, #12]	; (1a001154 <SysTick_Handler+0x28>)
1a001146:	6810      	ldr	r0, [r2, #0]
1a001148:	4798      	blx	r3
   }
}
1a00114a:	bd08      	pop	{r3, pc}
1a00114c:	10000058 	.word	0x10000058
1a001150:	10000060 	.word	0x10000060
1a001154:	10000050 	.word	0x10000050

1a001158 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a001158:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00115a:	4d0b      	ldr	r5, [pc, #44]	; (1a001188 <gpioObtainPinInit+0x30>)
1a00115c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001160:	182c      	adds	r4, r5, r0
1a001162:	5628      	ldrsb	r0, [r5, r0]
1a001164:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a001166:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00116a:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a00116c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001170:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a001172:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001176:	9b02      	ldr	r3, [sp, #8]
1a001178:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00117a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00117e:	9b03      	ldr	r3, [sp, #12]
1a001180:	701a      	strb	r2, [r3, #0]
}
1a001182:	bc30      	pop	{r4, r5}
1a001184:	4770      	bx	lr
1a001186:	bf00      	nop
1a001188:	1a00192c 	.word	0x1a00192c

1a00118c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a00118c:	f110 0f02 	cmn.w	r0, #2
1a001190:	f000 80c7 	beq.w	1a001322 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a001194:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001198:	f000 80c5 	beq.w	1a001326 <gpioInit+0x19a>
{
1a00119c:	b570      	push	{r4, r5, r6, lr}
1a00119e:	b084      	sub	sp, #16
1a0011a0:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0011a2:	2300      	movs	r3, #0
1a0011a4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0011a8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0011ac:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0011b0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0011b4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0011b8:	f10d 030b 	add.w	r3, sp, #11
1a0011bc:	9301      	str	r3, [sp, #4]
1a0011be:	ab03      	add	r3, sp, #12
1a0011c0:	9300      	str	r3, [sp, #0]
1a0011c2:	f10d 030d 	add.w	r3, sp, #13
1a0011c6:	f10d 020e 	add.w	r2, sp, #14
1a0011ca:	f10d 010f 	add.w	r1, sp, #15
1a0011ce:	f7ff ffc3 	bl	1a001158 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0011d2:	2c05      	cmp	r4, #5
1a0011d4:	f200 80a9 	bhi.w	1a00132a <gpioInit+0x19e>
1a0011d8:	e8df f004 	tbb	[pc, r4]
1a0011dc:	45278109 	.word	0x45278109
1a0011e0:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0011e2:	4853      	ldr	r0, [pc, #332]	; (1a001330 <gpioInit+0x1a4>)
1a0011e4:	f7ff fed2 	bl	1a000f8c <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0011e8:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0011ea:	b004      	add	sp, #16
1a0011ec:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0011ee:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0011f2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0011f6:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0011fa:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0011fe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001202:	494c      	ldr	r1, [pc, #304]	; (1a001334 <gpioInit+0x1a8>)
1a001204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001208:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00120c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001210:	2001      	movs	r0, #1
1a001212:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a001216:	4c46      	ldr	r4, [pc, #280]	; (1a001330 <gpioInit+0x1a4>)
1a001218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00121c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001220:	ea22 0201 	bic.w	r2, r2, r1
1a001224:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001228:	e7df      	b.n	1a0011ea <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00122a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00122e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001232:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001236:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00123a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00123e:	493d      	ldr	r1, [pc, #244]	; (1a001334 <gpioInit+0x1a8>)
1a001240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001244:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001248:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00124c:	2001      	movs	r0, #1
1a00124e:	fa00 f102 	lsl.w	r1, r0, r2
1a001252:	4c37      	ldr	r4, [pc, #220]	; (1a001330 <gpioInit+0x1a4>)
1a001254:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001258:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00125c:	ea22 0201 	bic.w	r2, r2, r1
1a001260:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001264:	e7c1      	b.n	1a0011ea <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001266:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00126a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00126e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001272:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001276:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00127a:	492e      	ldr	r1, [pc, #184]	; (1a001334 <gpioInit+0x1a8>)
1a00127c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001280:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001284:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001288:	2001      	movs	r0, #1
1a00128a:	fa00 f102 	lsl.w	r1, r0, r2
1a00128e:	4c28      	ldr	r4, [pc, #160]	; (1a001330 <gpioInit+0x1a4>)
1a001290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001294:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001298:	ea22 0201 	bic.w	r2, r2, r1
1a00129c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0012a0:	e7a3      	b.n	1a0011ea <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0012a2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0012a6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0012aa:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0012ae:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0012b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0012b6:	491f      	ldr	r1, [pc, #124]	; (1a001334 <gpioInit+0x1a8>)
1a0012b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0012bc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0012c0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0012c4:	2001      	movs	r0, #1
1a0012c6:	fa00 f102 	lsl.w	r1, r0, r2
1a0012ca:	4c19      	ldr	r4, [pc, #100]	; (1a001330 <gpioInit+0x1a4>)
1a0012cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0012d0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0012d4:	ea22 0201 	bic.w	r2, r2, r1
1a0012d8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0012dc:	e785      	b.n	1a0011ea <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0012de:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0012e2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0012e6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0012ea:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0012ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0012f2:	4910      	ldr	r1, [pc, #64]	; (1a001334 <gpioInit+0x1a8>)
1a0012f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0012f8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0012fc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001300:	2001      	movs	r0, #1
1a001302:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a001306:	4b0a      	ldr	r3, [pc, #40]	; (1a001330 <gpioInit+0x1a4>)
1a001308:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a00130c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001310:	4331      	orrs	r1, r6
1a001312:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001316:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a001318:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a00131c:	2100      	movs	r1, #0
1a00131e:	5499      	strb	r1, [r3, r2]
1a001320:	e763      	b.n	1a0011ea <gpioInit+0x5e>
	  return FALSE;
1a001322:	2000      	movs	r0, #0
1a001324:	4770      	bx	lr
	  return FALSE;
1a001326:	2000      	movs	r0, #0
}
1a001328:	4770      	bx	lr
      ret_val = 0;
1a00132a:	2000      	movs	r0, #0
1a00132c:	e75d      	b.n	1a0011ea <gpioInit+0x5e>
1a00132e:	bf00      	nop
1a001330:	400f4000 	.word	0x400f4000
1a001334:	40086000 	.word	0x40086000

1a001338 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001338:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00133a:	4b04      	ldr	r3, [pc, #16]	; (1a00134c <USB0_IRQHandler+0x14>)
1a00133c:	681b      	ldr	r3, [r3, #0]
1a00133e:	681b      	ldr	r3, [r3, #0]
1a001340:	68db      	ldr	r3, [r3, #12]
1a001342:	4a03      	ldr	r2, [pc, #12]	; (1a001350 <USB0_IRQHandler+0x18>)
1a001344:	6810      	ldr	r0, [r2, #0]
1a001346:	4798      	blx	r3
}
1a001348:	bd08      	pop	{r3, pc}
1a00134a:	bf00      	nop
1a00134c:	1000006c 	.word	0x1000006c
1a001350:	10000064 	.word	0x10000064

1a001354 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001354:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001356:	f7ff fa9d 	bl	1a000894 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a00135a:	4b1a      	ldr	r3, [pc, #104]	; (1a0013c4 <boardInit+0x70>)
1a00135c:	6818      	ldr	r0, [r3, #0]
1a00135e:	f7ff fe8d 	bl	1a00107c <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a001362:	2001      	movs	r0, #1
1a001364:	2100      	movs	r1, #0
1a001366:	f7ff fea3 	bl	1a0010b0 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a00136a:	2105      	movs	r1, #5
1a00136c:	2000      	movs	r0, #0
1a00136e:	f7ff ff0d 	bl	1a00118c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a001372:	2100      	movs	r1, #0
1a001374:	2024      	movs	r0, #36	; 0x24
1a001376:	f7ff ff09 	bl	1a00118c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a00137a:	2100      	movs	r1, #0
1a00137c:	2025      	movs	r0, #37	; 0x25
1a00137e:	f7ff ff05 	bl	1a00118c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a001382:	2100      	movs	r1, #0
1a001384:	2026      	movs	r0, #38	; 0x26
1a001386:	f7ff ff01 	bl	1a00118c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a00138a:	2100      	movs	r1, #0
1a00138c:	2027      	movs	r0, #39	; 0x27
1a00138e:	f7ff fefd 	bl	1a00118c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a001392:	2101      	movs	r1, #1
1a001394:	2028      	movs	r0, #40	; 0x28
1a001396:	f7ff fef9 	bl	1a00118c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a00139a:	2101      	movs	r1, #1
1a00139c:	2029      	movs	r0, #41	; 0x29
1a00139e:	f7ff fef5 	bl	1a00118c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0013a2:	2101      	movs	r1, #1
1a0013a4:	202a      	movs	r0, #42	; 0x2a
1a0013a6:	f7ff fef1 	bl	1a00118c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0013aa:	2101      	movs	r1, #1
1a0013ac:	202b      	movs	r0, #43	; 0x2b
1a0013ae:	f7ff feed 	bl	1a00118c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a0013b2:	2101      	movs	r1, #1
1a0013b4:	202c      	movs	r0, #44	; 0x2c
1a0013b6:	f7ff fee9 	bl	1a00118c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a0013ba:	2101      	movs	r1, #1
1a0013bc:	202d      	movs	r0, #45	; 0x2d
1a0013be:	f7ff fee5 	bl	1a00118c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a0013c2:	bd08      	pop	{r3, pc}
1a0013c4:	10000068 	.word	0x10000068

1a0013c8 <__aeabi_uldivmod>:
1a0013c8:	b953      	cbnz	r3, 1a0013e0 <__aeabi_uldivmod+0x18>
1a0013ca:	b94a      	cbnz	r2, 1a0013e0 <__aeabi_uldivmod+0x18>
1a0013cc:	2900      	cmp	r1, #0
1a0013ce:	bf08      	it	eq
1a0013d0:	2800      	cmpeq	r0, #0
1a0013d2:	bf1c      	itt	ne
1a0013d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0013d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0013dc:	f000 b974 	b.w	1a0016c8 <__aeabi_idiv0>
1a0013e0:	f1ad 0c08 	sub.w	ip, sp, #8
1a0013e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0013e8:	f000 f806 	bl	1a0013f8 <__udivmoddi4>
1a0013ec:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0013f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0013f4:	b004      	add	sp, #16
1a0013f6:	4770      	bx	lr

1a0013f8 <__udivmoddi4>:
1a0013f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0013fc:	9e08      	ldr	r6, [sp, #32]
1a0013fe:	4604      	mov	r4, r0
1a001400:	4688      	mov	r8, r1
1a001402:	2b00      	cmp	r3, #0
1a001404:	f040 8085 	bne.w	1a001512 <__udivmoddi4+0x11a>
1a001408:	428a      	cmp	r2, r1
1a00140a:	4615      	mov	r5, r2
1a00140c:	d948      	bls.n	1a0014a0 <__udivmoddi4+0xa8>
1a00140e:	fab2 f282 	clz	r2, r2
1a001412:	b14a      	cbz	r2, 1a001428 <__udivmoddi4+0x30>
1a001414:	f1c2 0720 	rsb	r7, r2, #32
1a001418:	fa01 f302 	lsl.w	r3, r1, r2
1a00141c:	fa20 f707 	lsr.w	r7, r0, r7
1a001420:	4095      	lsls	r5, r2
1a001422:	ea47 0803 	orr.w	r8, r7, r3
1a001426:	4094      	lsls	r4, r2
1a001428:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00142c:	0c23      	lsrs	r3, r4, #16
1a00142e:	fbb8 f7fe 	udiv	r7, r8, lr
1a001432:	fa1f fc85 	uxth.w	ip, r5
1a001436:	fb0e 8817 	mls	r8, lr, r7, r8
1a00143a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00143e:	fb07 f10c 	mul.w	r1, r7, ip
1a001442:	4299      	cmp	r1, r3
1a001444:	d909      	bls.n	1a00145a <__udivmoddi4+0x62>
1a001446:	18eb      	adds	r3, r5, r3
1a001448:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a00144c:	f080 80e3 	bcs.w	1a001616 <__udivmoddi4+0x21e>
1a001450:	4299      	cmp	r1, r3
1a001452:	f240 80e0 	bls.w	1a001616 <__udivmoddi4+0x21e>
1a001456:	3f02      	subs	r7, #2
1a001458:	442b      	add	r3, r5
1a00145a:	1a5b      	subs	r3, r3, r1
1a00145c:	b2a4      	uxth	r4, r4
1a00145e:	fbb3 f0fe 	udiv	r0, r3, lr
1a001462:	fb0e 3310 	mls	r3, lr, r0, r3
1a001466:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00146a:	fb00 fc0c 	mul.w	ip, r0, ip
1a00146e:	45a4      	cmp	ip, r4
1a001470:	d909      	bls.n	1a001486 <__udivmoddi4+0x8e>
1a001472:	192c      	adds	r4, r5, r4
1a001474:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001478:	f080 80cb 	bcs.w	1a001612 <__udivmoddi4+0x21a>
1a00147c:	45a4      	cmp	ip, r4
1a00147e:	f240 80c8 	bls.w	1a001612 <__udivmoddi4+0x21a>
1a001482:	3802      	subs	r0, #2
1a001484:	442c      	add	r4, r5
1a001486:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00148a:	eba4 040c 	sub.w	r4, r4, ip
1a00148e:	2700      	movs	r7, #0
1a001490:	b11e      	cbz	r6, 1a00149a <__udivmoddi4+0xa2>
1a001492:	40d4      	lsrs	r4, r2
1a001494:	2300      	movs	r3, #0
1a001496:	e9c6 4300 	strd	r4, r3, [r6]
1a00149a:	4639      	mov	r1, r7
1a00149c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0014a0:	2a00      	cmp	r2, #0
1a0014a2:	d053      	beq.n	1a00154c <__udivmoddi4+0x154>
1a0014a4:	fab2 f282 	clz	r2, r2
1a0014a8:	2a00      	cmp	r2, #0
1a0014aa:	f040 80b6 	bne.w	1a00161a <__udivmoddi4+0x222>
1a0014ae:	1b49      	subs	r1, r1, r5
1a0014b0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0014b4:	fa1f f885 	uxth.w	r8, r5
1a0014b8:	2701      	movs	r7, #1
1a0014ba:	fbb1 fcfe 	udiv	ip, r1, lr
1a0014be:	0c23      	lsrs	r3, r4, #16
1a0014c0:	fb0e 111c 	mls	r1, lr, ip, r1
1a0014c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0014c8:	fb08 f10c 	mul.w	r1, r8, ip
1a0014cc:	4299      	cmp	r1, r3
1a0014ce:	d907      	bls.n	1a0014e0 <__udivmoddi4+0xe8>
1a0014d0:	18eb      	adds	r3, r5, r3
1a0014d2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0014d6:	d202      	bcs.n	1a0014de <__udivmoddi4+0xe6>
1a0014d8:	4299      	cmp	r1, r3
1a0014da:	f200 80ec 	bhi.w	1a0016b6 <__udivmoddi4+0x2be>
1a0014de:	4684      	mov	ip, r0
1a0014e0:	1a59      	subs	r1, r3, r1
1a0014e2:	b2a3      	uxth	r3, r4
1a0014e4:	fbb1 f0fe 	udiv	r0, r1, lr
1a0014e8:	fb0e 1410 	mls	r4, lr, r0, r1
1a0014ec:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0014f0:	fb08 f800 	mul.w	r8, r8, r0
1a0014f4:	45a0      	cmp	r8, r4
1a0014f6:	d907      	bls.n	1a001508 <__udivmoddi4+0x110>
1a0014f8:	192c      	adds	r4, r5, r4
1a0014fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0014fe:	d202      	bcs.n	1a001506 <__udivmoddi4+0x10e>
1a001500:	45a0      	cmp	r8, r4
1a001502:	f200 80dc 	bhi.w	1a0016be <__udivmoddi4+0x2c6>
1a001506:	4618      	mov	r0, r3
1a001508:	eba4 0408 	sub.w	r4, r4, r8
1a00150c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001510:	e7be      	b.n	1a001490 <__udivmoddi4+0x98>
1a001512:	428b      	cmp	r3, r1
1a001514:	d908      	bls.n	1a001528 <__udivmoddi4+0x130>
1a001516:	2e00      	cmp	r6, #0
1a001518:	d078      	beq.n	1a00160c <__udivmoddi4+0x214>
1a00151a:	2700      	movs	r7, #0
1a00151c:	e9c6 0100 	strd	r0, r1, [r6]
1a001520:	4638      	mov	r0, r7
1a001522:	4639      	mov	r1, r7
1a001524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001528:	fab3 f783 	clz	r7, r3
1a00152c:	b97f      	cbnz	r7, 1a00154e <__udivmoddi4+0x156>
1a00152e:	428b      	cmp	r3, r1
1a001530:	d302      	bcc.n	1a001538 <__udivmoddi4+0x140>
1a001532:	4282      	cmp	r2, r0
1a001534:	f200 80bd 	bhi.w	1a0016b2 <__udivmoddi4+0x2ba>
1a001538:	1a84      	subs	r4, r0, r2
1a00153a:	eb61 0303 	sbc.w	r3, r1, r3
1a00153e:	2001      	movs	r0, #1
1a001540:	4698      	mov	r8, r3
1a001542:	2e00      	cmp	r6, #0
1a001544:	d0a9      	beq.n	1a00149a <__udivmoddi4+0xa2>
1a001546:	e9c6 4800 	strd	r4, r8, [r6]
1a00154a:	e7a6      	b.n	1a00149a <__udivmoddi4+0xa2>
1a00154c:	deff      	udf	#255	; 0xff
1a00154e:	f1c7 0520 	rsb	r5, r7, #32
1a001552:	40bb      	lsls	r3, r7
1a001554:	fa22 fc05 	lsr.w	ip, r2, r5
1a001558:	ea4c 0c03 	orr.w	ip, ip, r3
1a00155c:	fa01 f407 	lsl.w	r4, r1, r7
1a001560:	fa20 f805 	lsr.w	r8, r0, r5
1a001564:	fa21 f305 	lsr.w	r3, r1, r5
1a001568:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a00156c:	ea48 0404 	orr.w	r4, r8, r4
1a001570:	fbb3 f9fe 	udiv	r9, r3, lr
1a001574:	0c21      	lsrs	r1, r4, #16
1a001576:	fb0e 3319 	mls	r3, lr, r9, r3
1a00157a:	fa1f f88c 	uxth.w	r8, ip
1a00157e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001582:	fb09 fa08 	mul.w	sl, r9, r8
1a001586:	459a      	cmp	sl, r3
1a001588:	fa02 f207 	lsl.w	r2, r2, r7
1a00158c:	fa00 f107 	lsl.w	r1, r0, r7
1a001590:	d90b      	bls.n	1a0015aa <__udivmoddi4+0x1b2>
1a001592:	eb1c 0303 	adds.w	r3, ip, r3
1a001596:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a00159a:	f080 8088 	bcs.w	1a0016ae <__udivmoddi4+0x2b6>
1a00159e:	459a      	cmp	sl, r3
1a0015a0:	f240 8085 	bls.w	1a0016ae <__udivmoddi4+0x2b6>
1a0015a4:	f1a9 0902 	sub.w	r9, r9, #2
1a0015a8:	4463      	add	r3, ip
1a0015aa:	eba3 030a 	sub.w	r3, r3, sl
1a0015ae:	b2a4      	uxth	r4, r4
1a0015b0:	fbb3 f0fe 	udiv	r0, r3, lr
1a0015b4:	fb0e 3310 	mls	r3, lr, r0, r3
1a0015b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0015bc:	fb00 f808 	mul.w	r8, r0, r8
1a0015c0:	45a0      	cmp	r8, r4
1a0015c2:	d908      	bls.n	1a0015d6 <__udivmoddi4+0x1de>
1a0015c4:	eb1c 0404 	adds.w	r4, ip, r4
1a0015c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0015cc:	d26b      	bcs.n	1a0016a6 <__udivmoddi4+0x2ae>
1a0015ce:	45a0      	cmp	r8, r4
1a0015d0:	d969      	bls.n	1a0016a6 <__udivmoddi4+0x2ae>
1a0015d2:	3802      	subs	r0, #2
1a0015d4:	4464      	add	r4, ip
1a0015d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0015da:	eba4 0408 	sub.w	r4, r4, r8
1a0015de:	fba0 8902 	umull	r8, r9, r0, r2
1a0015e2:	454c      	cmp	r4, r9
1a0015e4:	46c6      	mov	lr, r8
1a0015e6:	464b      	mov	r3, r9
1a0015e8:	d354      	bcc.n	1a001694 <__udivmoddi4+0x29c>
1a0015ea:	d051      	beq.n	1a001690 <__udivmoddi4+0x298>
1a0015ec:	2e00      	cmp	r6, #0
1a0015ee:	d069      	beq.n	1a0016c4 <__udivmoddi4+0x2cc>
1a0015f0:	ebb1 020e 	subs.w	r2, r1, lr
1a0015f4:	eb64 0403 	sbc.w	r4, r4, r3
1a0015f8:	fa04 f505 	lsl.w	r5, r4, r5
1a0015fc:	fa22 f307 	lsr.w	r3, r2, r7
1a001600:	40fc      	lsrs	r4, r7
1a001602:	431d      	orrs	r5, r3
1a001604:	e9c6 5400 	strd	r5, r4, [r6]
1a001608:	2700      	movs	r7, #0
1a00160a:	e746      	b.n	1a00149a <__udivmoddi4+0xa2>
1a00160c:	4637      	mov	r7, r6
1a00160e:	4630      	mov	r0, r6
1a001610:	e743      	b.n	1a00149a <__udivmoddi4+0xa2>
1a001612:	4618      	mov	r0, r3
1a001614:	e737      	b.n	1a001486 <__udivmoddi4+0x8e>
1a001616:	4607      	mov	r7, r0
1a001618:	e71f      	b.n	1a00145a <__udivmoddi4+0x62>
1a00161a:	f1c2 0320 	rsb	r3, r2, #32
1a00161e:	fa20 f703 	lsr.w	r7, r0, r3
1a001622:	4095      	lsls	r5, r2
1a001624:	fa01 f002 	lsl.w	r0, r1, r2
1a001628:	fa21 f303 	lsr.w	r3, r1, r3
1a00162c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001630:	4338      	orrs	r0, r7
1a001632:	0c01      	lsrs	r1, r0, #16
1a001634:	fbb3 f7fe 	udiv	r7, r3, lr
1a001638:	fa1f f885 	uxth.w	r8, r5
1a00163c:	fb0e 3317 	mls	r3, lr, r7, r3
1a001640:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001644:	fb07 f308 	mul.w	r3, r7, r8
1a001648:	428b      	cmp	r3, r1
1a00164a:	fa04 f402 	lsl.w	r4, r4, r2
1a00164e:	d907      	bls.n	1a001660 <__udivmoddi4+0x268>
1a001650:	1869      	adds	r1, r5, r1
1a001652:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001656:	d228      	bcs.n	1a0016aa <__udivmoddi4+0x2b2>
1a001658:	428b      	cmp	r3, r1
1a00165a:	d926      	bls.n	1a0016aa <__udivmoddi4+0x2b2>
1a00165c:	3f02      	subs	r7, #2
1a00165e:	4429      	add	r1, r5
1a001660:	1acb      	subs	r3, r1, r3
1a001662:	b281      	uxth	r1, r0
1a001664:	fbb3 f0fe 	udiv	r0, r3, lr
1a001668:	fb0e 3310 	mls	r3, lr, r0, r3
1a00166c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001670:	fb00 f308 	mul.w	r3, r0, r8
1a001674:	428b      	cmp	r3, r1
1a001676:	d907      	bls.n	1a001688 <__udivmoddi4+0x290>
1a001678:	1869      	adds	r1, r5, r1
1a00167a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a00167e:	d210      	bcs.n	1a0016a2 <__udivmoddi4+0x2aa>
1a001680:	428b      	cmp	r3, r1
1a001682:	d90e      	bls.n	1a0016a2 <__udivmoddi4+0x2aa>
1a001684:	3802      	subs	r0, #2
1a001686:	4429      	add	r1, r5
1a001688:	1ac9      	subs	r1, r1, r3
1a00168a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00168e:	e714      	b.n	1a0014ba <__udivmoddi4+0xc2>
1a001690:	4541      	cmp	r1, r8
1a001692:	d2ab      	bcs.n	1a0015ec <__udivmoddi4+0x1f4>
1a001694:	ebb8 0e02 	subs.w	lr, r8, r2
1a001698:	eb69 020c 	sbc.w	r2, r9, ip
1a00169c:	3801      	subs	r0, #1
1a00169e:	4613      	mov	r3, r2
1a0016a0:	e7a4      	b.n	1a0015ec <__udivmoddi4+0x1f4>
1a0016a2:	4660      	mov	r0, ip
1a0016a4:	e7f0      	b.n	1a001688 <__udivmoddi4+0x290>
1a0016a6:	4618      	mov	r0, r3
1a0016a8:	e795      	b.n	1a0015d6 <__udivmoddi4+0x1de>
1a0016aa:	4667      	mov	r7, ip
1a0016ac:	e7d8      	b.n	1a001660 <__udivmoddi4+0x268>
1a0016ae:	4681      	mov	r9, r0
1a0016b0:	e77b      	b.n	1a0015aa <__udivmoddi4+0x1b2>
1a0016b2:	4638      	mov	r0, r7
1a0016b4:	e745      	b.n	1a001542 <__udivmoddi4+0x14a>
1a0016b6:	f1ac 0c02 	sub.w	ip, ip, #2
1a0016ba:	442b      	add	r3, r5
1a0016bc:	e710      	b.n	1a0014e0 <__udivmoddi4+0xe8>
1a0016be:	3802      	subs	r0, #2
1a0016c0:	442c      	add	r4, r5
1a0016c2:	e721      	b.n	1a001508 <__udivmoddi4+0x110>
1a0016c4:	4637      	mov	r7, r6
1a0016c6:	e6e8      	b.n	1a00149a <__udivmoddi4+0xa2>

1a0016c8 <__aeabi_idiv0>:
1a0016c8:	4770      	bx	lr
1a0016ca:	bf00      	nop

1a0016cc <__libc_init_array>:
1a0016cc:	b570      	push	{r4, r5, r6, lr}
1a0016ce:	4e0d      	ldr	r6, [pc, #52]	; (1a001704 <__libc_init_array+0x38>)
1a0016d0:	4d0d      	ldr	r5, [pc, #52]	; (1a001708 <__libc_init_array+0x3c>)
1a0016d2:	1b76      	subs	r6, r6, r5
1a0016d4:	10b6      	asrs	r6, r6, #2
1a0016d6:	d006      	beq.n	1a0016e6 <__libc_init_array+0x1a>
1a0016d8:	2400      	movs	r4, #0
1a0016da:	3401      	adds	r4, #1
1a0016dc:	f855 3b04 	ldr.w	r3, [r5], #4
1a0016e0:	4798      	blx	r3
1a0016e2:	42a6      	cmp	r6, r4
1a0016e4:	d1f9      	bne.n	1a0016da <__libc_init_array+0xe>
1a0016e6:	4e09      	ldr	r6, [pc, #36]	; (1a00170c <__libc_init_array+0x40>)
1a0016e8:	4d09      	ldr	r5, [pc, #36]	; (1a001710 <__libc_init_array+0x44>)
1a0016ea:	1b76      	subs	r6, r6, r5
1a0016ec:	f7fe fe53 	bl	1a000396 <_init>
1a0016f0:	10b6      	asrs	r6, r6, #2
1a0016f2:	d006      	beq.n	1a001702 <__libc_init_array+0x36>
1a0016f4:	2400      	movs	r4, #0
1a0016f6:	3401      	adds	r4, #1
1a0016f8:	f855 3b04 	ldr.w	r3, [r5], #4
1a0016fc:	4798      	blx	r3
1a0016fe:	42a6      	cmp	r6, r4
1a001700:	d1f9      	bne.n	1a0016f6 <__libc_init_array+0x2a>
1a001702:	bd70      	pop	{r4, r5, r6, pc}
1a001704:	1a001a14 	.word	0x1a001a14
1a001708:	1a001a14 	.word	0x1a001a14
1a00170c:	1a001a18 	.word	0x1a001a18
1a001710:	1a001a14 	.word	0x1a001a14

1a001714 <memset>:
1a001714:	b4f0      	push	{r4, r5, r6, r7}
1a001716:	0786      	lsls	r6, r0, #30
1a001718:	d046      	beq.n	1a0017a8 <memset+0x94>
1a00171a:	1e54      	subs	r4, r2, #1
1a00171c:	2a00      	cmp	r2, #0
1a00171e:	d03c      	beq.n	1a00179a <memset+0x86>
1a001720:	b2ca      	uxtb	r2, r1
1a001722:	4603      	mov	r3, r0
1a001724:	e002      	b.n	1a00172c <memset+0x18>
1a001726:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a00172a:	d336      	bcc.n	1a00179a <memset+0x86>
1a00172c:	f803 2b01 	strb.w	r2, [r3], #1
1a001730:	079d      	lsls	r5, r3, #30
1a001732:	d1f8      	bne.n	1a001726 <memset+0x12>
1a001734:	2c03      	cmp	r4, #3
1a001736:	d929      	bls.n	1a00178c <memset+0x78>
1a001738:	b2cd      	uxtb	r5, r1
1a00173a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a00173e:	2c0f      	cmp	r4, #15
1a001740:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a001744:	d933      	bls.n	1a0017ae <memset+0x9a>
1a001746:	f1a4 0610 	sub.w	r6, r4, #16
1a00174a:	0936      	lsrs	r6, r6, #4
1a00174c:	f103 0720 	add.w	r7, r3, #32
1a001750:	eb07 1706 	add.w	r7, r7, r6, lsl #4
1a001754:	f103 0210 	add.w	r2, r3, #16
1a001758:	e942 5504 	strd	r5, r5, [r2, #-16]
1a00175c:	e942 5502 	strd	r5, r5, [r2, #-8]
1a001760:	3210      	adds	r2, #16
1a001762:	42ba      	cmp	r2, r7
1a001764:	d1f8      	bne.n	1a001758 <memset+0x44>
1a001766:	1c72      	adds	r2, r6, #1
1a001768:	f014 0f0c 	tst.w	r4, #12
1a00176c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
1a001770:	f004 060f 	and.w	r6, r4, #15
1a001774:	d013      	beq.n	1a00179e <memset+0x8a>
1a001776:	1f33      	subs	r3, r6, #4
1a001778:	f023 0303 	bic.w	r3, r3, #3
1a00177c:	3304      	adds	r3, #4
1a00177e:	4413      	add	r3, r2
1a001780:	f842 5b04 	str.w	r5, [r2], #4
1a001784:	4293      	cmp	r3, r2
1a001786:	d1fb      	bne.n	1a001780 <memset+0x6c>
1a001788:	f006 0403 	and.w	r4, r6, #3
1a00178c:	b12c      	cbz	r4, 1a00179a <memset+0x86>
1a00178e:	b2c9      	uxtb	r1, r1
1a001790:	441c      	add	r4, r3
1a001792:	f803 1b01 	strb.w	r1, [r3], #1
1a001796:	429c      	cmp	r4, r3
1a001798:	d1fb      	bne.n	1a001792 <memset+0x7e>
1a00179a:	bcf0      	pop	{r4, r5, r6, r7}
1a00179c:	4770      	bx	lr
1a00179e:	4634      	mov	r4, r6
1a0017a0:	4613      	mov	r3, r2
1a0017a2:	2c00      	cmp	r4, #0
1a0017a4:	d1f3      	bne.n	1a00178e <memset+0x7a>
1a0017a6:	e7f8      	b.n	1a00179a <memset+0x86>
1a0017a8:	4614      	mov	r4, r2
1a0017aa:	4603      	mov	r3, r0
1a0017ac:	e7c2      	b.n	1a001734 <memset+0x20>
1a0017ae:	461a      	mov	r2, r3
1a0017b0:	4626      	mov	r6, r4
1a0017b2:	e7e0      	b.n	1a001776 <memset+0x62>

1a0017b4 <ExtRateIn>:
1a0017b4:	0000 0000                                   ....

1a0017b8 <GpioButtons>:
1a0017b8:	0400 0800 0900 0901                         ........

1a0017c0 <GpioLeds>:
1a0017c0:	0005 0105 0205 0e00 0b01 0c01               ............

1a0017cc <GpioPorts>:
1a0017cc:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a0017dc:	0802 ffff                                   ....

1a0017e0 <OscRateIn>:
1a0017e0:	1b00 00b7                                   ....

1a0017e4 <InitClkStates>:
1a0017e4:	0f01 0101                                   ....

1a0017e8 <pinmuxing>:
1a0017e8:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a0017f8:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a001808:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a001818:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a001828:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a001838:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a001848:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a001858:	0206 0057                                   ..W.

1a00185c <UART_BClock>:
1a00185c:	01c2 01a2 0182 0162                         ......b.

1a001864 <UART_PClock>:
1a001864:	0081 0082 00a1 00a2 0201 0804 0f03 0f0f     ................
1a001874:	00ff 0000                                   ....

1a001878 <periph_to_base>:
1a001878:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a001888:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a001898:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a0018a8:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a0018b8:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a0018c8:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a0018d8:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a0018e4 <InitClkStates>:
1a0018e4:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a0018f4:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001904:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001914:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a001924:	111a 0001 111b 0001                         ........

1a00192c <gpioPinsInit>:
1a00192c:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a00193c:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a00194c:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a00195c:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a00196c:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a00197c:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a00198c:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a00199c:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a0019ac:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a0019bc:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a0019cc:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a0019dc:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a0019ec:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a0019fc:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a001a0c:	020b 000c 0c01 ffff                         ........
