Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu Jul 29 11:06:54 2021
| Host             : pc running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file test_ethernet_ddr3_fido_power_routed.rpt -pb test_ethernet_ddr3_fido_power_summary_routed.pb -rpx test_ethernet_ddr3_fido_power_routed.rpx
| Design           : test_ethernet_ddr3_fido
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.989        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.914        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.070 |       31 |       --- |             --- |
| Slice Logic              |     0.021 |    25374 |       --- |             --- |
|   LUT as Logic           |     0.018 |     8879 |     20800 |           42.69 |
|   Register               |     0.001 |    11723 |     41600 |           28.18 |
|   CARRY4                 |    <0.001 |      431 |      8150 |            5.29 |
|   LUT as Distributed RAM |    <0.001 |      528 |      9600 |            5.50 |
|   LUT as Shift Register  |    <0.001 |      388 |      9600 |            4.04 |
|   F7/F8 Muxes            |    <0.001 |      129 |     32600 |            0.40 |
|   Others                 |    <0.001 |      718 |       --- |             --- |
| Signals                  |     0.027 |    19838 |       --- |             --- |
| Block RAM                |     0.008 |      4.5 |        50 |            9.00 |
| MMCM                     |     0.201 |        2 |         5 |           40.00 |
| PLL                      |     0.092 |        1 |         5 |           20.00 |
| I/O                      |     0.360 |       84 |       170 |           49.41 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.989 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.179 |       0.168 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.290 |       0.277 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.019 |       0.018 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.126 |       0.125 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                  | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| ADC_CLK                                                                                                                                                   | ADC_CLK                                                                                                                                                                                 |             8.0 |
| PHY_RXC                                                                                                                                                   | PHY_RXC                                                                                                                                                                                 |             8.0 |
| clk_out1_pll                                                                                                                                              | pll_inst/inst/clk_out1_pll                                                                                                                                                              |           100.0 |
| clk_out2_pll                                                                                                                                              | PHY_GTXC                                                                                                                                                                                |             8.0 |
| clk_out2_pll                                                                                                                                              | pll_inst/inst/clk_out2_pll                                                                                                                                                              |             8.0 |
| clk_out3_pll                                                                                                                                              | pll_inst/inst/clk_out3_pll                                                                                                                                                              |             5.0 |
| clk_out4_pll                                                                                                                                              | DAC_CLK                                                                                                                                                                                 |            20.0 |
| clk_out4_pll                                                                                                                                              | pll_inst/inst/clk_out4_pll                                                                                                                                                              |            20.0 |
| clk_pll_i                                                                                                                                                 | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout_pll                                                                                                                                              | pll_inst/inst/clkfbout_pll                                                                                                                                                              |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                    |            33.0 |
| freq_refclk                                                                                                                                               | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.2 |
| iserdes_clkdiv                                                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            10.0 |
| pll_clk3_out                                                                                                                                              | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| sys_clk                                                                                                                                                   | sys_clk                                                                                                                                                                                 |            20.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/A_rst_primitives_reg |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| test_ethernet_ddr3_fido     |     0.914 |
|   dbg_hub                   |     0.005 |
|     inst                    |     0.005 |
|       BSCANID.u_xsdbm_id    |     0.005 |
|   ddr3_inst                 |     0.678 |
|     u_ddr3_mig              |     0.676 |
|       u_ddr3_infrastructure |     0.188 |
|       u_iodelay_ctrl        |     0.001 |
|       u_memc_ui_top_axi     |     0.486 |
|   deepfifo_inst             |     0.004 |
|   fifo_post_512             |     0.006 |
|     U0                      |     0.006 |
|       inst_fifo_gen         |     0.006 |
|   fifo_pre_512              |     0.004 |
|     U0                      |     0.004 |
|       inst_fifo_gen         |     0.004 |
|   iprecieve_inst            |     0.020 |
|     eth_rx_dbg              |     0.014 |
|       inst                  |     0.014 |
|   ipsend_inst               |     0.024 |
|     eth_tx_dbg              |     0.014 |
|       inst                  |     0.014 |
|   pll_inst                  |     0.107 |
|     inst                    |     0.107 |
+-----------------------------+-----------+


