// Seed: 2694331715
module module_0;
  assign id_1 = id_1 == 1;
  static id_2();
  wire id_3;
  wire id_4;
  tri0 id_5 = 1'b0;
  module_2();
  integer id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_6 :
  assert property (@(posedge 1'b0) 1)
  else $display;
  module_0();
endmodule
module module_2 ();
  integer id_2 (
      .id_0 (id_1),
      .id_1 (1),
      .id_2 (id_3[1]),
      .id_3 (""),
      .id_4 (id_3),
      .id_5 (1),
      .id_6 (id_1),
      .id_7 (id_3),
      .id_8 (1'b0),
      .id_9 (1),
      .id_10(),
      .id_11($display),
      .id_12(1),
      .id_13(1 - 1)
  );
  wire id_4;
  assign id_1 = 1'd0;
endmodule
