# verilog_processor
A five stage pipelined processor with bypassing and a branch predictor implemented in HDL.

See ECE350ProcessorReport.pdf for a detailed description of this project.
