{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708204296241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708204296241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 13:11:36 2024 " "Processing started: Sat Feb 17 13:11:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708204296241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204296241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204296242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708204297296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708204297296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_top " "Found entity 1: data_memory_top" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708204308741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204308741 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory_interface.sv(116) " "Verilog HDL warning at data_memory_interface.sv(116): extended using \"x\" or \"z\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708204308743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory_interface.sv(117) " "Verilog HDL warning at data_memory_interface.sv(117): extended using \"x\" or \"z\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708204308743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_interface " "Found entity 1: data_memory_interface" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_interface.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708204308743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204308743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nick/documents/github/risc-v_7-stage-processor/memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708204308749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204308749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory_top " "Elaborating entity \"data_memory_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708204308796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "dm" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708204308804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_interface data_memory_interface:dmi " "Elaborating entity \"data_memory_interface\" for hierarchy \"data_memory_interface:dmi\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "dmi" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708204308816 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|mem " "RAM logic \"data_memory:dm\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory.sv" "mem" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1708204309093 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708204309093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708204313003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nick/Documents/EE469/Lab1/output_files/Lab1.map.smsg " "Generated suppressed messages file C:/Users/Nick/Documents/EE469/Lab1/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204314162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708204314460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708204314460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[10\] " "No output dependent on input pin \"long_addr\[10\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[11\] " "No output dependent on input pin \"long_addr\[11\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[12\] " "No output dependent on input pin \"long_addr\[12\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[13\] " "No output dependent on input pin \"long_addr\[13\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[14\] " "No output dependent on input pin \"long_addr\[14\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[15\] " "No output dependent on input pin \"long_addr\[15\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[16\] " "No output dependent on input pin \"long_addr\[16\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[17\] " "No output dependent on input pin \"long_addr\[17\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[18\] " "No output dependent on input pin \"long_addr\[18\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[19\] " "No output dependent on input pin \"long_addr\[19\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[20\] " "No output dependent on input pin \"long_addr\[20\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[21\] " "No output dependent on input pin \"long_addr\[21\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[22\] " "No output dependent on input pin \"long_addr\[22\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[23\] " "No output dependent on input pin \"long_addr\[23\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[24\] " "No output dependent on input pin \"long_addr\[24\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[25\] " "No output dependent on input pin \"long_addr\[25\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[26\] " "No output dependent on input pin \"long_addr\[26\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[27\] " "No output dependent on input pin \"long_addr\[27\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[28\] " "No output dependent on input pin \"long_addr\[28\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[29\] " "No output dependent on input pin \"long_addr\[29\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[30\] " "No output dependent on input pin \"long_addr\[30\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "long_addr\[31\] " "No output dependent on input pin \"long_addr\[31\]\"" {  } { { "../../GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" "" { Text "C:/Users/Nick/Documents/GitHub/RISC-V_7-Stage-Processor/memory/data_memory_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708204315047 "|data_memory_top|long_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708204315047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11412 " "Implemented 11412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708204315067 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708204315067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11310 " "Implemented 11310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708204315067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708204315067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708204315088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 13:11:55 2024 " "Processing ended: Sat Feb 17 13:11:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708204315088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708204315088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708204315088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708204315088 ""}
