# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd" \
"../../../../Lab9_4bitRegsWorking.srcs/sim_1/imports/temp/TB_Master.vhd" \

# Do not sort compile order
nosort
