In The Name Of God

Parham Alvani <parham.alvani@gmail.com>

##############################################################

* cache_ctl : cache controller, it's get signal and clk and manage it, it send signal into cache module.
* cache : cache memory, it contains some sets and send given signal into them.
* set: set, it contains tag, valid, dirty flags and contins some block of cache.
* block: it contains some register in order to store data.


+---------+     +-----+     +---+     +-----+
|cache_ctl| --> |cache| --> |set| --> |block|
+---------+     +-----+     +---+     +-----+

           +-------+
 data_in ->|   b   |
  enable ->|   l   |
   write ->|   o   |
data_out <-|   c   |
     ack <-|   k   |
           +-------+

                  +-------------------+
         enable ->|                   |
     index[7:0] ->|    cache          |
      word[1:0] ->|                   |
           comp ->|    256 lines      |
          write ->|    by 4 words     |
    tag_in[4:0] ->|                   |
  data_in[15:0] ->|                   |
       valid_in ->|                   |
                  |                   |
            clk ->|                   |
            rst ->|                   |
     createdump ->|                   |
            hit <-|                   |
 	  dirty <-|                   |
  tag_out [4:0] <-|                   |
data_out [15:0] <-|                   |
          valid <-|                   |
                  +-------------------+

all memories are asynchronous and use ack signal but cache_ctl is synchronous module.

for generating random number inoder to use them in k-way associative cache module
we use Linear Feedback Shift Register (LFSR).

k-way cache implements in cachek.v and use way module as abstraction for sets.
