// Seed: 1696916198
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  inout wire id_1;
  assign {1, 1 == id_2[-1]} = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    input  wand id_2
);
  always @(posedge 1 or posedge 1) force id_1 = id_2 * id_2;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output tri id_0,
    input supply1 id_1
);
  wire id_3 = id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign id_0 = id_3;
  not primCall (id_0, id_3);
endmodule
