// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [8:0] ap_return_0;
output  [8:0] ap_return_1;
output  [8:0] ap_return_2;
output  [8:0] ap_return_3;
output  [8:0] ap_return_4;
output  [8:0] ap_return_5;
output  [8:0] ap_return_6;
output  [8:0] ap_return_7;
output  [8:0] ap_return_8;
output  [8:0] ap_return_9;
output  [8:0] ap_return_10;
output  [8:0] ap_return_11;
output  [8:0] ap_return_12;
output  [8:0] ap_return_13;
output  [8:0] ap_return_14;
output  [8:0] ap_return_15;

wire   [0:0] tmp_114_fu_206_p3;
wire   [8:0] zext_ln415_fu_214_p1;
wire   [8:0] trunc_ln_fu_188_p4;
wire   [7:0] trunc_ln415_1_fu_222_p4;
wire   [7:0] zext_ln415_1_fu_218_p1;
wire   [8:0] add_ln415_fu_232_p2;
wire   [0:0] tmp_115_fu_244_p3;
wire   [0:0] tmp_113_fu_198_p3;
wire   [0:0] xor_ln416_fu_252_p2;
wire   [4:0] p_Result_4_fu_272_p4;
wire   [0:0] and_ln416_fu_258_p2;
wire   [0:0] icmp_ln879_fu_282_p2;
wire   [0:0] icmp_ln768_fu_288_p2;
wire   [0:0] select_ln777_fu_294_p3;
wire   [0:0] tmp_116_fu_264_p3;
wire   [0:0] xor_ln785_fu_302_p2;
wire   [0:0] or_ln340_fu_308_p2;
wire   [7:0] add_ln416_fu_238_p2;
wire   [0:0] icmp_ln1494_fu_182_p2;
wire   [7:0] select_ln340_fu_314_p3;
wire   [7:0] select_ln1494_fu_322_p3;
wire   [0:0] tmp_118_fu_358_p3;
wire   [8:0] zext_ln415_2_fu_366_p1;
wire   [8:0] trunc_ln708_1_fu_340_p4;
wire   [7:0] trunc_ln415_3_fu_374_p4;
wire   [7:0] zext_ln415_3_fu_370_p1;
wire   [8:0] add_ln415_1_fu_384_p2;
wire   [0:0] tmp_119_fu_396_p3;
wire   [0:0] tmp_117_fu_350_p3;
wire   [0:0] xor_ln416_1_fu_404_p2;
wire   [4:0] p_Result_4_1_fu_424_p4;
wire   [0:0] and_ln416_1_fu_410_p2;
wire   [0:0] icmp_ln879_1_fu_434_p2;
wire   [0:0] icmp_ln768_1_fu_440_p2;
wire   [0:0] select_ln777_1_fu_446_p3;
wire   [0:0] tmp_120_fu_416_p3;
wire   [0:0] xor_ln785_1_fu_454_p2;
wire   [0:0] or_ln340_1_fu_460_p2;
wire   [7:0] add_ln416_1_fu_390_p2;
wire   [0:0] icmp_ln1494_1_fu_334_p2;
wire   [7:0] select_ln340_1_fu_466_p3;
wire   [7:0] select_ln1494_110_fu_474_p3;
wire   [0:0] tmp_122_fu_510_p3;
wire   [8:0] zext_ln415_4_fu_518_p1;
wire   [8:0] trunc_ln708_2_fu_492_p4;
wire   [7:0] trunc_ln415_5_fu_526_p4;
wire   [7:0] zext_ln415_5_fu_522_p1;
wire   [8:0] add_ln415_2_fu_536_p2;
wire   [0:0] tmp_123_fu_548_p3;
wire   [0:0] tmp_121_fu_502_p3;
wire   [0:0] xor_ln416_2_fu_556_p2;
wire   [4:0] p_Result_4_2_fu_576_p4;
wire   [0:0] and_ln416_2_fu_562_p2;
wire   [0:0] icmp_ln879_2_fu_586_p2;
wire   [0:0] icmp_ln768_2_fu_592_p2;
wire   [0:0] select_ln777_2_fu_598_p3;
wire   [0:0] tmp_124_fu_568_p3;
wire   [0:0] xor_ln785_2_fu_606_p2;
wire   [0:0] or_ln340_2_fu_612_p2;
wire   [7:0] add_ln416_2_fu_542_p2;
wire   [0:0] icmp_ln1494_2_fu_486_p2;
wire   [7:0] select_ln340_2_fu_618_p3;
wire   [7:0] select_ln1494_111_fu_626_p3;
wire   [0:0] tmp_126_fu_662_p3;
wire   [8:0] zext_ln415_6_fu_670_p1;
wire   [8:0] trunc_ln708_3_fu_644_p4;
wire   [7:0] trunc_ln415_7_fu_678_p4;
wire   [7:0] zext_ln415_7_fu_674_p1;
wire   [8:0] add_ln415_3_fu_688_p2;
wire   [0:0] tmp_127_fu_700_p3;
wire   [0:0] tmp_125_fu_654_p3;
wire   [0:0] xor_ln416_3_fu_708_p2;
wire   [4:0] p_Result_4_3_fu_728_p4;
wire   [0:0] and_ln416_3_fu_714_p2;
wire   [0:0] icmp_ln879_3_fu_738_p2;
wire   [0:0] icmp_ln768_3_fu_744_p2;
wire   [0:0] select_ln777_3_fu_750_p3;
wire   [0:0] tmp_128_fu_720_p3;
wire   [0:0] xor_ln785_3_fu_758_p2;
wire   [0:0] or_ln340_3_fu_764_p2;
wire   [7:0] add_ln416_3_fu_694_p2;
wire   [0:0] icmp_ln1494_3_fu_638_p2;
wire   [7:0] select_ln340_3_fu_770_p3;
wire   [7:0] select_ln1494_112_fu_778_p3;
wire   [0:0] tmp_130_fu_814_p3;
wire   [8:0] zext_ln415_8_fu_822_p1;
wire   [8:0] trunc_ln708_4_fu_796_p4;
wire   [7:0] trunc_ln415_9_fu_830_p4;
wire   [7:0] zext_ln415_9_fu_826_p1;
wire   [8:0] add_ln415_4_fu_840_p2;
wire   [0:0] tmp_131_fu_852_p3;
wire   [0:0] tmp_129_fu_806_p3;
wire   [0:0] xor_ln416_4_fu_860_p2;
wire   [4:0] p_Result_4_4_fu_880_p4;
wire   [0:0] and_ln416_4_fu_866_p2;
wire   [0:0] icmp_ln879_4_fu_890_p2;
wire   [0:0] icmp_ln768_4_fu_896_p2;
wire   [0:0] select_ln777_4_fu_902_p3;
wire   [0:0] tmp_132_fu_872_p3;
wire   [0:0] xor_ln785_4_fu_910_p2;
wire   [0:0] or_ln340_4_fu_916_p2;
wire   [7:0] add_ln416_4_fu_846_p2;
wire   [0:0] icmp_ln1494_4_fu_790_p2;
wire   [7:0] select_ln340_4_fu_922_p3;
wire   [7:0] select_ln1494_113_fu_930_p3;
wire   [0:0] tmp_134_fu_966_p3;
wire   [8:0] zext_ln415_10_fu_974_p1;
wire   [8:0] trunc_ln708_5_fu_948_p4;
wire   [7:0] trunc_ln415_s_fu_982_p4;
wire   [7:0] zext_ln415_11_fu_978_p1;
wire   [8:0] add_ln415_5_fu_992_p2;
wire   [0:0] tmp_135_fu_1004_p3;
wire   [0:0] tmp_133_fu_958_p3;
wire   [0:0] xor_ln416_5_fu_1012_p2;
wire   [4:0] p_Result_4_5_fu_1032_p4;
wire   [0:0] and_ln416_5_fu_1018_p2;
wire   [0:0] icmp_ln879_5_fu_1042_p2;
wire   [0:0] icmp_ln768_5_fu_1048_p2;
wire   [0:0] select_ln777_5_fu_1054_p3;
wire   [0:0] tmp_136_fu_1024_p3;
wire   [0:0] xor_ln785_5_fu_1062_p2;
wire   [0:0] or_ln340_5_fu_1068_p2;
wire   [7:0] add_ln416_5_fu_998_p2;
wire   [0:0] icmp_ln1494_5_fu_942_p2;
wire   [7:0] select_ln340_5_fu_1074_p3;
wire   [7:0] select_ln1494_114_fu_1082_p3;
wire   [0:0] tmp_138_fu_1118_p3;
wire   [8:0] zext_ln415_12_fu_1126_p1;
wire   [8:0] trunc_ln708_6_fu_1100_p4;
wire   [7:0] trunc_ln415_2_fu_1134_p4;
wire   [7:0] zext_ln415_13_fu_1130_p1;
wire   [8:0] add_ln415_6_fu_1144_p2;
wire   [0:0] tmp_139_fu_1156_p3;
wire   [0:0] tmp_137_fu_1110_p3;
wire   [0:0] xor_ln416_6_fu_1164_p2;
wire   [4:0] p_Result_4_6_fu_1184_p4;
wire   [0:0] and_ln416_6_fu_1170_p2;
wire   [0:0] icmp_ln879_6_fu_1194_p2;
wire   [0:0] icmp_ln768_6_fu_1200_p2;
wire   [0:0] select_ln777_6_fu_1206_p3;
wire   [0:0] tmp_140_fu_1176_p3;
wire   [0:0] xor_ln785_6_fu_1214_p2;
wire   [0:0] or_ln340_6_fu_1220_p2;
wire   [7:0] add_ln416_6_fu_1150_p2;
wire   [0:0] icmp_ln1494_6_fu_1094_p2;
wire   [7:0] select_ln340_6_fu_1226_p3;
wire   [7:0] select_ln1494_115_fu_1234_p3;
wire   [0:0] tmp_142_fu_1270_p3;
wire   [8:0] zext_ln415_14_fu_1278_p1;
wire   [8:0] trunc_ln708_7_fu_1252_p4;
wire   [7:0] trunc_ln415_4_fu_1286_p4;
wire   [7:0] zext_ln415_15_fu_1282_p1;
wire   [8:0] add_ln415_7_fu_1296_p2;
wire   [0:0] tmp_143_fu_1308_p3;
wire   [0:0] tmp_141_fu_1262_p3;
wire   [0:0] xor_ln416_7_fu_1316_p2;
wire   [4:0] p_Result_4_7_fu_1336_p4;
wire   [0:0] and_ln416_7_fu_1322_p2;
wire   [0:0] icmp_ln879_7_fu_1346_p2;
wire   [0:0] icmp_ln768_7_fu_1352_p2;
wire   [0:0] select_ln777_7_fu_1358_p3;
wire   [0:0] tmp_144_fu_1328_p3;
wire   [0:0] xor_ln785_7_fu_1366_p2;
wire   [0:0] or_ln340_7_fu_1372_p2;
wire   [7:0] add_ln416_7_fu_1302_p2;
wire   [0:0] icmp_ln1494_7_fu_1246_p2;
wire   [7:0] select_ln340_7_fu_1378_p3;
wire   [7:0] select_ln1494_116_fu_1386_p3;
wire   [0:0] tmp_146_fu_1422_p3;
wire   [8:0] zext_ln415_16_fu_1430_p1;
wire   [8:0] trunc_ln708_8_fu_1404_p4;
wire   [7:0] trunc_ln415_6_fu_1438_p4;
wire   [7:0] zext_ln415_17_fu_1434_p1;
wire   [8:0] add_ln415_8_fu_1448_p2;
wire   [0:0] tmp_147_fu_1460_p3;
wire   [0:0] tmp_145_fu_1414_p3;
wire   [0:0] xor_ln416_8_fu_1468_p2;
wire   [4:0] p_Result_4_8_fu_1488_p4;
wire   [0:0] and_ln416_8_fu_1474_p2;
wire   [0:0] icmp_ln879_8_fu_1498_p2;
wire   [0:0] icmp_ln768_8_fu_1504_p2;
wire   [0:0] select_ln777_8_fu_1510_p3;
wire   [0:0] tmp_148_fu_1480_p3;
wire   [0:0] xor_ln785_8_fu_1518_p2;
wire   [0:0] or_ln340_8_fu_1524_p2;
wire   [7:0] add_ln416_8_fu_1454_p2;
wire   [0:0] icmp_ln1494_8_fu_1398_p2;
wire   [7:0] select_ln340_8_fu_1530_p3;
wire   [7:0] select_ln1494_117_fu_1538_p3;
wire   [0:0] tmp_150_fu_1574_p3;
wire   [8:0] zext_ln415_18_fu_1582_p1;
wire   [8:0] trunc_ln708_9_fu_1556_p4;
wire   [7:0] trunc_ln415_8_fu_1590_p4;
wire   [7:0] zext_ln415_19_fu_1586_p1;
wire   [8:0] add_ln415_9_fu_1600_p2;
wire   [0:0] tmp_151_fu_1612_p3;
wire   [0:0] tmp_149_fu_1566_p3;
wire   [0:0] xor_ln416_9_fu_1620_p2;
wire   [4:0] p_Result_4_9_fu_1640_p4;
wire   [0:0] and_ln416_9_fu_1626_p2;
wire   [0:0] icmp_ln879_9_fu_1650_p2;
wire   [0:0] icmp_ln768_9_fu_1656_p2;
wire   [0:0] select_ln777_9_fu_1662_p3;
wire   [0:0] tmp_152_fu_1632_p3;
wire   [0:0] xor_ln785_9_fu_1670_p2;
wire   [0:0] or_ln340_9_fu_1676_p2;
wire   [7:0] add_ln416_9_fu_1606_p2;
wire   [0:0] icmp_ln1494_9_fu_1550_p2;
wire   [7:0] select_ln340_9_fu_1682_p3;
wire   [7:0] select_ln1494_118_fu_1690_p3;
wire   [0:0] tmp_154_fu_1726_p3;
wire   [8:0] zext_ln415_20_fu_1734_p1;
wire   [8:0] trunc_ln708_s_fu_1708_p4;
wire   [7:0] trunc_ln415_10_fu_1742_p4;
wire   [7:0] zext_ln415_21_fu_1738_p1;
wire   [8:0] add_ln415_10_fu_1752_p2;
wire   [0:0] tmp_155_fu_1764_p3;
wire   [0:0] tmp_153_fu_1718_p3;
wire   [0:0] xor_ln416_10_fu_1772_p2;
wire   [4:0] p_Result_4_s_fu_1792_p4;
wire   [0:0] and_ln416_10_fu_1778_p2;
wire   [0:0] icmp_ln879_10_fu_1802_p2;
wire   [0:0] icmp_ln768_10_fu_1808_p2;
wire   [0:0] select_ln777_10_fu_1814_p3;
wire   [0:0] tmp_156_fu_1784_p3;
wire   [0:0] xor_ln785_10_fu_1822_p2;
wire   [0:0] or_ln340_10_fu_1828_p2;
wire   [7:0] add_ln416_10_fu_1758_p2;
wire   [0:0] icmp_ln1494_10_fu_1702_p2;
wire   [7:0] select_ln340_10_fu_1834_p3;
wire   [7:0] select_ln1494_119_fu_1842_p3;
wire   [0:0] tmp_158_fu_1878_p3;
wire   [8:0] zext_ln415_22_fu_1886_p1;
wire   [8:0] trunc_ln708_10_fu_1860_p4;
wire   [7:0] trunc_ln415_11_fu_1894_p4;
wire   [7:0] zext_ln415_23_fu_1890_p1;
wire   [8:0] add_ln415_11_fu_1904_p2;
wire   [0:0] tmp_159_fu_1916_p3;
wire   [0:0] tmp_157_fu_1870_p3;
wire   [0:0] xor_ln416_11_fu_1924_p2;
wire   [4:0] p_Result_4_10_fu_1944_p4;
wire   [0:0] and_ln416_11_fu_1930_p2;
wire   [0:0] icmp_ln879_11_fu_1954_p2;
wire   [0:0] icmp_ln768_11_fu_1960_p2;
wire   [0:0] select_ln777_11_fu_1966_p3;
wire   [0:0] tmp_160_fu_1936_p3;
wire   [0:0] xor_ln785_11_fu_1974_p2;
wire   [0:0] or_ln340_11_fu_1980_p2;
wire   [7:0] add_ln416_11_fu_1910_p2;
wire   [0:0] icmp_ln1494_11_fu_1854_p2;
wire   [7:0] select_ln340_11_fu_1986_p3;
wire   [7:0] select_ln1494_120_fu_1994_p3;
wire   [0:0] tmp_162_fu_2030_p3;
wire   [8:0] zext_ln415_24_fu_2038_p1;
wire   [8:0] trunc_ln708_11_fu_2012_p4;
wire   [7:0] trunc_ln415_12_fu_2046_p4;
wire   [7:0] zext_ln415_25_fu_2042_p1;
wire   [8:0] add_ln415_12_fu_2056_p2;
wire   [0:0] tmp_163_fu_2068_p3;
wire   [0:0] tmp_161_fu_2022_p3;
wire   [0:0] xor_ln416_12_fu_2076_p2;
wire   [4:0] p_Result_4_11_fu_2096_p4;
wire   [0:0] and_ln416_12_fu_2082_p2;
wire   [0:0] icmp_ln879_12_fu_2106_p2;
wire   [0:0] icmp_ln768_12_fu_2112_p2;
wire   [0:0] select_ln777_12_fu_2118_p3;
wire   [0:0] tmp_164_fu_2088_p3;
wire   [0:0] xor_ln785_12_fu_2126_p2;
wire   [0:0] or_ln340_12_fu_2132_p2;
wire   [7:0] add_ln416_12_fu_2062_p2;
wire   [0:0] icmp_ln1494_12_fu_2006_p2;
wire   [7:0] select_ln340_12_fu_2138_p3;
wire   [7:0] select_ln1494_121_fu_2146_p3;
wire   [0:0] tmp_166_fu_2182_p3;
wire   [8:0] zext_ln415_26_fu_2190_p1;
wire   [8:0] trunc_ln708_12_fu_2164_p4;
wire   [7:0] trunc_ln415_13_fu_2198_p4;
wire   [7:0] zext_ln415_27_fu_2194_p1;
wire   [8:0] add_ln415_13_fu_2208_p2;
wire   [0:0] tmp_167_fu_2220_p3;
wire   [0:0] tmp_165_fu_2174_p3;
wire   [0:0] xor_ln416_13_fu_2228_p2;
wire   [4:0] p_Result_4_12_fu_2248_p4;
wire   [0:0] and_ln416_13_fu_2234_p2;
wire   [0:0] icmp_ln879_13_fu_2258_p2;
wire   [0:0] icmp_ln768_13_fu_2264_p2;
wire   [0:0] select_ln777_13_fu_2270_p3;
wire   [0:0] tmp_168_fu_2240_p3;
wire   [0:0] xor_ln785_13_fu_2278_p2;
wire   [0:0] or_ln340_13_fu_2284_p2;
wire   [7:0] add_ln416_13_fu_2214_p2;
wire   [0:0] icmp_ln1494_13_fu_2158_p2;
wire   [7:0] select_ln340_13_fu_2290_p3;
wire   [7:0] select_ln1494_122_fu_2298_p3;
wire   [0:0] tmp_170_fu_2334_p3;
wire   [8:0] zext_ln415_28_fu_2342_p1;
wire   [8:0] trunc_ln708_13_fu_2316_p4;
wire   [7:0] trunc_ln415_14_fu_2350_p4;
wire   [7:0] zext_ln415_29_fu_2346_p1;
wire   [8:0] add_ln415_14_fu_2360_p2;
wire   [0:0] tmp_171_fu_2372_p3;
wire   [0:0] tmp_169_fu_2326_p3;
wire   [0:0] xor_ln416_14_fu_2380_p2;
wire   [4:0] p_Result_4_13_fu_2400_p4;
wire   [0:0] and_ln416_14_fu_2386_p2;
wire   [0:0] icmp_ln879_14_fu_2410_p2;
wire   [0:0] icmp_ln768_14_fu_2416_p2;
wire   [0:0] select_ln777_14_fu_2422_p3;
wire   [0:0] tmp_172_fu_2392_p3;
wire   [0:0] xor_ln785_14_fu_2430_p2;
wire   [0:0] or_ln340_14_fu_2436_p2;
wire   [7:0] add_ln416_14_fu_2366_p2;
wire   [0:0] icmp_ln1494_14_fu_2310_p2;
wire   [7:0] select_ln340_14_fu_2442_p3;
wire   [7:0] select_ln1494_123_fu_2450_p3;
wire   [0:0] tmp_174_fu_2486_p3;
wire   [8:0] zext_ln415_30_fu_2494_p1;
wire   [8:0] trunc_ln708_14_fu_2468_p4;
wire   [7:0] trunc_ln415_15_fu_2502_p4;
wire   [7:0] zext_ln415_31_fu_2498_p1;
wire   [8:0] add_ln415_15_fu_2512_p2;
wire   [0:0] tmp_175_fu_2524_p3;
wire   [0:0] tmp_173_fu_2478_p3;
wire   [0:0] xor_ln416_15_fu_2532_p2;
wire   [4:0] p_Result_4_14_fu_2552_p4;
wire   [0:0] and_ln416_15_fu_2538_p2;
wire   [0:0] icmp_ln879_15_fu_2562_p2;
wire   [0:0] icmp_ln768_15_fu_2568_p2;
wire   [0:0] select_ln777_15_fu_2574_p3;
wire   [0:0] tmp_176_fu_2544_p3;
wire   [0:0] xor_ln785_15_fu_2582_p2;
wire   [0:0] or_ln340_15_fu_2588_p2;
wire   [7:0] add_ln416_15_fu_2518_p2;
wire   [0:0] icmp_ln1494_15_fu_2462_p2;
wire   [7:0] select_ln340_15_fu_2594_p3;
wire   [7:0] select_ln1494_124_fu_2602_p3;
wire   [8:0] zext_ln1494_fu_330_p1;
wire   [8:0] zext_ln1494_1_fu_482_p1;
wire   [8:0] zext_ln1494_2_fu_634_p1;
wire   [8:0] zext_ln1494_3_fu_786_p1;
wire   [8:0] zext_ln1494_4_fu_938_p1;
wire   [8:0] zext_ln1494_5_fu_1090_p1;
wire   [8:0] zext_ln1494_6_fu_1242_p1;
wire   [8:0] zext_ln1494_7_fu_1394_p1;
wire   [8:0] zext_ln1494_8_fu_1546_p1;
wire   [8:0] zext_ln1494_9_fu_1698_p1;
wire   [8:0] zext_ln1494_10_fu_1850_p1;
wire   [8:0] zext_ln1494_11_fu_2002_p1;
wire   [8:0] zext_ln1494_12_fu_2154_p1;
wire   [8:0] zext_ln1494_13_fu_2306_p1;
wire   [8:0] zext_ln1494_14_fu_2458_p1;
wire   [8:0] zext_ln1494_15_fu_2610_p1;

assign add_ln415_10_fu_1752_p2 = (zext_ln415_20_fu_1734_p1 + trunc_ln708_s_fu_1708_p4);

assign add_ln415_11_fu_1904_p2 = (zext_ln415_22_fu_1886_p1 + trunc_ln708_10_fu_1860_p4);

assign add_ln415_12_fu_2056_p2 = (zext_ln415_24_fu_2038_p1 + trunc_ln708_11_fu_2012_p4);

assign add_ln415_13_fu_2208_p2 = (zext_ln415_26_fu_2190_p1 + trunc_ln708_12_fu_2164_p4);

assign add_ln415_14_fu_2360_p2 = (zext_ln415_28_fu_2342_p1 + trunc_ln708_13_fu_2316_p4);

assign add_ln415_15_fu_2512_p2 = (zext_ln415_30_fu_2494_p1 + trunc_ln708_14_fu_2468_p4);

assign add_ln415_1_fu_384_p2 = (zext_ln415_2_fu_366_p1 + trunc_ln708_1_fu_340_p4);

assign add_ln415_2_fu_536_p2 = (zext_ln415_4_fu_518_p1 + trunc_ln708_2_fu_492_p4);

assign add_ln415_3_fu_688_p2 = (zext_ln415_6_fu_670_p1 + trunc_ln708_3_fu_644_p4);

assign add_ln415_4_fu_840_p2 = (zext_ln415_8_fu_822_p1 + trunc_ln708_4_fu_796_p4);

assign add_ln415_5_fu_992_p2 = (zext_ln415_10_fu_974_p1 + trunc_ln708_5_fu_948_p4);

assign add_ln415_6_fu_1144_p2 = (zext_ln415_12_fu_1126_p1 + trunc_ln708_6_fu_1100_p4);

assign add_ln415_7_fu_1296_p2 = (zext_ln415_14_fu_1278_p1 + trunc_ln708_7_fu_1252_p4);

assign add_ln415_8_fu_1448_p2 = (zext_ln415_16_fu_1430_p1 + trunc_ln708_8_fu_1404_p4);

assign add_ln415_9_fu_1600_p2 = (zext_ln415_18_fu_1582_p1 + trunc_ln708_9_fu_1556_p4);

assign add_ln415_fu_232_p2 = (zext_ln415_fu_214_p1 + trunc_ln_fu_188_p4);

assign add_ln416_10_fu_1758_p2 = (trunc_ln415_10_fu_1742_p4 + zext_ln415_21_fu_1738_p1);

assign add_ln416_11_fu_1910_p2 = (trunc_ln415_11_fu_1894_p4 + zext_ln415_23_fu_1890_p1);

assign add_ln416_12_fu_2062_p2 = (trunc_ln415_12_fu_2046_p4 + zext_ln415_25_fu_2042_p1);

assign add_ln416_13_fu_2214_p2 = (trunc_ln415_13_fu_2198_p4 + zext_ln415_27_fu_2194_p1);

assign add_ln416_14_fu_2366_p2 = (trunc_ln415_14_fu_2350_p4 + zext_ln415_29_fu_2346_p1);

assign add_ln416_15_fu_2518_p2 = (trunc_ln415_15_fu_2502_p4 + zext_ln415_31_fu_2498_p1);

assign add_ln416_1_fu_390_p2 = (trunc_ln415_3_fu_374_p4 + zext_ln415_3_fu_370_p1);

assign add_ln416_2_fu_542_p2 = (trunc_ln415_5_fu_526_p4 + zext_ln415_5_fu_522_p1);

assign add_ln416_3_fu_694_p2 = (trunc_ln415_7_fu_678_p4 + zext_ln415_7_fu_674_p1);

assign add_ln416_4_fu_846_p2 = (trunc_ln415_9_fu_830_p4 + zext_ln415_9_fu_826_p1);

assign add_ln416_5_fu_998_p2 = (trunc_ln415_s_fu_982_p4 + zext_ln415_11_fu_978_p1);

assign add_ln416_6_fu_1150_p2 = (trunc_ln415_2_fu_1134_p4 + zext_ln415_13_fu_1130_p1);

assign add_ln416_7_fu_1302_p2 = (trunc_ln415_4_fu_1286_p4 + zext_ln415_15_fu_1282_p1);

assign add_ln416_8_fu_1454_p2 = (trunc_ln415_6_fu_1438_p4 + zext_ln415_17_fu_1434_p1);

assign add_ln416_9_fu_1606_p2 = (trunc_ln415_8_fu_1590_p4 + zext_ln415_19_fu_1586_p1);

assign add_ln416_fu_238_p2 = (trunc_ln415_1_fu_222_p4 + zext_ln415_1_fu_218_p1);

assign and_ln416_10_fu_1778_p2 = (xor_ln416_10_fu_1772_p2 & tmp_153_fu_1718_p3);

assign and_ln416_11_fu_1930_p2 = (xor_ln416_11_fu_1924_p2 & tmp_157_fu_1870_p3);

assign and_ln416_12_fu_2082_p2 = (xor_ln416_12_fu_2076_p2 & tmp_161_fu_2022_p3);

assign and_ln416_13_fu_2234_p2 = (xor_ln416_13_fu_2228_p2 & tmp_165_fu_2174_p3);

assign and_ln416_14_fu_2386_p2 = (xor_ln416_14_fu_2380_p2 & tmp_169_fu_2326_p3);

assign and_ln416_15_fu_2538_p2 = (xor_ln416_15_fu_2532_p2 & tmp_173_fu_2478_p3);

assign and_ln416_1_fu_410_p2 = (xor_ln416_1_fu_404_p2 & tmp_117_fu_350_p3);

assign and_ln416_2_fu_562_p2 = (xor_ln416_2_fu_556_p2 & tmp_121_fu_502_p3);

assign and_ln416_3_fu_714_p2 = (xor_ln416_3_fu_708_p2 & tmp_125_fu_654_p3);

assign and_ln416_4_fu_866_p2 = (xor_ln416_4_fu_860_p2 & tmp_129_fu_806_p3);

assign and_ln416_5_fu_1018_p2 = (xor_ln416_5_fu_1012_p2 & tmp_133_fu_958_p3);

assign and_ln416_6_fu_1170_p2 = (xor_ln416_6_fu_1164_p2 & tmp_137_fu_1110_p3);

assign and_ln416_7_fu_1322_p2 = (xor_ln416_7_fu_1316_p2 & tmp_141_fu_1262_p3);

assign and_ln416_8_fu_1474_p2 = (xor_ln416_8_fu_1468_p2 & tmp_145_fu_1414_p3);

assign and_ln416_9_fu_1626_p2 = (xor_ln416_9_fu_1620_p2 & tmp_149_fu_1566_p3);

assign and_ln416_fu_258_p2 = (xor_ln416_fu_252_p2 & tmp_113_fu_198_p3);

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln1494_fu_330_p1;

assign ap_return_1 = zext_ln1494_1_fu_482_p1;

assign ap_return_10 = zext_ln1494_10_fu_1850_p1;

assign ap_return_11 = zext_ln1494_11_fu_2002_p1;

assign ap_return_12 = zext_ln1494_12_fu_2154_p1;

assign ap_return_13 = zext_ln1494_13_fu_2306_p1;

assign ap_return_14 = zext_ln1494_14_fu_2458_p1;

assign ap_return_15 = zext_ln1494_15_fu_2610_p1;

assign ap_return_2 = zext_ln1494_2_fu_634_p1;

assign ap_return_3 = zext_ln1494_3_fu_786_p1;

assign ap_return_4 = zext_ln1494_4_fu_938_p1;

assign ap_return_5 = zext_ln1494_5_fu_1090_p1;

assign ap_return_6 = zext_ln1494_6_fu_1242_p1;

assign ap_return_7 = zext_ln1494_7_fu_1394_p1;

assign ap_return_8 = zext_ln1494_8_fu_1546_p1;

assign ap_return_9 = zext_ln1494_9_fu_1698_p1;

assign icmp_ln1494_10_fu_1702_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1854_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_2006_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_2158_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_2310_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_2462_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_334_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_486_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_638_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_790_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_942_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_1094_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_1246_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1398_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1550_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_182_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln768_10_fu_1808_p2 = ((p_Result_4_s_fu_1792_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_11_fu_1960_p2 = ((p_Result_4_10_fu_1944_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_12_fu_2112_p2 = ((p_Result_4_11_fu_2096_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_13_fu_2264_p2 = ((p_Result_4_12_fu_2248_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_14_fu_2416_p2 = ((p_Result_4_13_fu_2400_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_15_fu_2568_p2 = ((p_Result_4_14_fu_2552_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_440_p2 = ((p_Result_4_1_fu_424_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_592_p2 = ((p_Result_4_2_fu_576_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_744_p2 = ((p_Result_4_3_fu_728_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_896_p2 = ((p_Result_4_4_fu_880_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_1048_p2 = ((p_Result_4_5_fu_1032_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_1200_p2 = ((p_Result_4_6_fu_1184_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_1352_p2 = ((p_Result_4_7_fu_1336_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_1504_p2 = ((p_Result_4_8_fu_1488_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_9_fu_1656_p2 = ((p_Result_4_9_fu_1640_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_288_p2 = ((p_Result_4_fu_272_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1802_p2 = ((p_Result_4_s_fu_1792_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1954_p2 = ((p_Result_4_10_fu_1944_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_2106_p2 = ((p_Result_4_11_fu_2096_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_2258_p2 = ((p_Result_4_12_fu_2248_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_2410_p2 = ((p_Result_4_13_fu_2400_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_2562_p2 = ((p_Result_4_14_fu_2552_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_434_p2 = ((p_Result_4_1_fu_424_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_586_p2 = ((p_Result_4_2_fu_576_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_738_p2 = ((p_Result_4_3_fu_728_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_890_p2 = ((p_Result_4_4_fu_880_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1042_p2 = ((p_Result_4_5_fu_1032_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1194_p2 = ((p_Result_4_6_fu_1184_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1346_p2 = ((p_Result_4_7_fu_1336_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1498_p2 = ((p_Result_4_8_fu_1488_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1650_p2 = ((p_Result_4_9_fu_1640_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_282_p2 = ((p_Result_4_fu_272_p4 == 5'd31) ? 1'b1 : 1'b0);

assign or_ln340_10_fu_1828_p2 = (xor_ln785_10_fu_1822_p2 | tmp_156_fu_1784_p3);

assign or_ln340_11_fu_1980_p2 = (xor_ln785_11_fu_1974_p2 | tmp_160_fu_1936_p3);

assign or_ln340_12_fu_2132_p2 = (xor_ln785_12_fu_2126_p2 | tmp_164_fu_2088_p3);

assign or_ln340_13_fu_2284_p2 = (xor_ln785_13_fu_2278_p2 | tmp_168_fu_2240_p3);

assign or_ln340_14_fu_2436_p2 = (xor_ln785_14_fu_2430_p2 | tmp_172_fu_2392_p3);

assign or_ln340_15_fu_2588_p2 = (xor_ln785_15_fu_2582_p2 | tmp_176_fu_2544_p3);

assign or_ln340_1_fu_460_p2 = (xor_ln785_1_fu_454_p2 | tmp_120_fu_416_p3);

assign or_ln340_2_fu_612_p2 = (xor_ln785_2_fu_606_p2 | tmp_124_fu_568_p3);

assign or_ln340_3_fu_764_p2 = (xor_ln785_3_fu_758_p2 | tmp_128_fu_720_p3);

assign or_ln340_4_fu_916_p2 = (xor_ln785_4_fu_910_p2 | tmp_132_fu_872_p3);

assign or_ln340_5_fu_1068_p2 = (xor_ln785_5_fu_1062_p2 | tmp_136_fu_1024_p3);

assign or_ln340_6_fu_1220_p2 = (xor_ln785_6_fu_1214_p2 | tmp_140_fu_1176_p3);

assign or_ln340_7_fu_1372_p2 = (xor_ln785_7_fu_1366_p2 | tmp_144_fu_1328_p3);

assign or_ln340_8_fu_1524_p2 = (xor_ln785_8_fu_1518_p2 | tmp_148_fu_1480_p3);

assign or_ln340_9_fu_1676_p2 = (xor_ln785_9_fu_1670_p2 | tmp_152_fu_1632_p3);

assign or_ln340_fu_308_p2 = (xor_ln785_fu_302_p2 | tmp_116_fu_264_p3);

assign p_Result_4_10_fu_1944_p4 = {{data_11_V_read[15:11]}};

assign p_Result_4_11_fu_2096_p4 = {{data_12_V_read[15:11]}};

assign p_Result_4_12_fu_2248_p4 = {{data_13_V_read[15:11]}};

assign p_Result_4_13_fu_2400_p4 = {{data_14_V_read[15:11]}};

assign p_Result_4_14_fu_2552_p4 = {{data_15_V_read[15:11]}};

assign p_Result_4_1_fu_424_p4 = {{data_1_V_read[15:11]}};

assign p_Result_4_2_fu_576_p4 = {{data_2_V_read[15:11]}};

assign p_Result_4_3_fu_728_p4 = {{data_3_V_read[15:11]}};

assign p_Result_4_4_fu_880_p4 = {{data_4_V_read[15:11]}};

assign p_Result_4_5_fu_1032_p4 = {{data_5_V_read[15:11]}};

assign p_Result_4_6_fu_1184_p4 = {{data_6_V_read[15:11]}};

assign p_Result_4_7_fu_1336_p4 = {{data_7_V_read[15:11]}};

assign p_Result_4_8_fu_1488_p4 = {{data_8_V_read[15:11]}};

assign p_Result_4_9_fu_1640_p4 = {{data_9_V_read[15:11]}};

assign p_Result_4_fu_272_p4 = {{data_0_V_read[15:11]}};

assign p_Result_4_s_fu_1792_p4 = {{data_10_V_read[15:11]}};

assign select_ln1494_110_fu_474_p3 = ((icmp_ln1494_1_fu_334_p2[0:0] === 1'b1) ? select_ln340_1_fu_466_p3 : 8'd0);

assign select_ln1494_111_fu_626_p3 = ((icmp_ln1494_2_fu_486_p2[0:0] === 1'b1) ? select_ln340_2_fu_618_p3 : 8'd0);

assign select_ln1494_112_fu_778_p3 = ((icmp_ln1494_3_fu_638_p2[0:0] === 1'b1) ? select_ln340_3_fu_770_p3 : 8'd0);

assign select_ln1494_113_fu_930_p3 = ((icmp_ln1494_4_fu_790_p2[0:0] === 1'b1) ? select_ln340_4_fu_922_p3 : 8'd0);

assign select_ln1494_114_fu_1082_p3 = ((icmp_ln1494_5_fu_942_p2[0:0] === 1'b1) ? select_ln340_5_fu_1074_p3 : 8'd0);

assign select_ln1494_115_fu_1234_p3 = ((icmp_ln1494_6_fu_1094_p2[0:0] === 1'b1) ? select_ln340_6_fu_1226_p3 : 8'd0);

assign select_ln1494_116_fu_1386_p3 = ((icmp_ln1494_7_fu_1246_p2[0:0] === 1'b1) ? select_ln340_7_fu_1378_p3 : 8'd0);

assign select_ln1494_117_fu_1538_p3 = ((icmp_ln1494_8_fu_1398_p2[0:0] === 1'b1) ? select_ln340_8_fu_1530_p3 : 8'd0);

assign select_ln1494_118_fu_1690_p3 = ((icmp_ln1494_9_fu_1550_p2[0:0] === 1'b1) ? select_ln340_9_fu_1682_p3 : 8'd0);

assign select_ln1494_119_fu_1842_p3 = ((icmp_ln1494_10_fu_1702_p2[0:0] === 1'b1) ? select_ln340_10_fu_1834_p3 : 8'd0);

assign select_ln1494_120_fu_1994_p3 = ((icmp_ln1494_11_fu_1854_p2[0:0] === 1'b1) ? select_ln340_11_fu_1986_p3 : 8'd0);

assign select_ln1494_121_fu_2146_p3 = ((icmp_ln1494_12_fu_2006_p2[0:0] === 1'b1) ? select_ln340_12_fu_2138_p3 : 8'd0);

assign select_ln1494_122_fu_2298_p3 = ((icmp_ln1494_13_fu_2158_p2[0:0] === 1'b1) ? select_ln340_13_fu_2290_p3 : 8'd0);

assign select_ln1494_123_fu_2450_p3 = ((icmp_ln1494_14_fu_2310_p2[0:0] === 1'b1) ? select_ln340_14_fu_2442_p3 : 8'd0);

assign select_ln1494_124_fu_2602_p3 = ((icmp_ln1494_15_fu_2462_p2[0:0] === 1'b1) ? select_ln340_15_fu_2594_p3 : 8'd0);

assign select_ln1494_fu_322_p3 = ((icmp_ln1494_fu_182_p2[0:0] === 1'b1) ? select_ln340_fu_314_p3 : 8'd0);

assign select_ln340_10_fu_1834_p3 = ((or_ln340_10_fu_1828_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_10_fu_1758_p2);

assign select_ln340_11_fu_1986_p3 = ((or_ln340_11_fu_1980_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_11_fu_1910_p2);

assign select_ln340_12_fu_2138_p3 = ((or_ln340_12_fu_2132_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_12_fu_2062_p2);

assign select_ln340_13_fu_2290_p3 = ((or_ln340_13_fu_2284_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_13_fu_2214_p2);

assign select_ln340_14_fu_2442_p3 = ((or_ln340_14_fu_2436_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_14_fu_2366_p2);

assign select_ln340_15_fu_2594_p3 = ((or_ln340_15_fu_2588_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_15_fu_2518_p2);

assign select_ln340_1_fu_466_p3 = ((or_ln340_1_fu_460_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_1_fu_390_p2);

assign select_ln340_2_fu_618_p3 = ((or_ln340_2_fu_612_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_2_fu_542_p2);

assign select_ln340_3_fu_770_p3 = ((or_ln340_3_fu_764_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_3_fu_694_p2);

assign select_ln340_4_fu_922_p3 = ((or_ln340_4_fu_916_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_4_fu_846_p2);

assign select_ln340_5_fu_1074_p3 = ((or_ln340_5_fu_1068_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_5_fu_998_p2);

assign select_ln340_6_fu_1226_p3 = ((or_ln340_6_fu_1220_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_6_fu_1150_p2);

assign select_ln340_7_fu_1378_p3 = ((or_ln340_7_fu_1372_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_7_fu_1302_p2);

assign select_ln340_8_fu_1530_p3 = ((or_ln340_8_fu_1524_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_8_fu_1454_p2);

assign select_ln340_9_fu_1682_p3 = ((or_ln340_9_fu_1676_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_9_fu_1606_p2);

assign select_ln340_fu_314_p3 = ((or_ln340_fu_308_p2[0:0] === 1'b1) ? 8'd255 : add_ln416_fu_238_p2);

assign select_ln777_10_fu_1814_p3 = ((and_ln416_10_fu_1778_p2[0:0] === 1'b1) ? icmp_ln879_10_fu_1802_p2 : icmp_ln768_10_fu_1808_p2);

assign select_ln777_11_fu_1966_p3 = ((and_ln416_11_fu_1930_p2[0:0] === 1'b1) ? icmp_ln879_11_fu_1954_p2 : icmp_ln768_11_fu_1960_p2);

assign select_ln777_12_fu_2118_p3 = ((and_ln416_12_fu_2082_p2[0:0] === 1'b1) ? icmp_ln879_12_fu_2106_p2 : icmp_ln768_12_fu_2112_p2);

assign select_ln777_13_fu_2270_p3 = ((and_ln416_13_fu_2234_p2[0:0] === 1'b1) ? icmp_ln879_13_fu_2258_p2 : icmp_ln768_13_fu_2264_p2);

assign select_ln777_14_fu_2422_p3 = ((and_ln416_14_fu_2386_p2[0:0] === 1'b1) ? icmp_ln879_14_fu_2410_p2 : icmp_ln768_14_fu_2416_p2);

assign select_ln777_15_fu_2574_p3 = ((and_ln416_15_fu_2538_p2[0:0] === 1'b1) ? icmp_ln879_15_fu_2562_p2 : icmp_ln768_15_fu_2568_p2);

assign select_ln777_1_fu_446_p3 = ((and_ln416_1_fu_410_p2[0:0] === 1'b1) ? icmp_ln879_1_fu_434_p2 : icmp_ln768_1_fu_440_p2);

assign select_ln777_2_fu_598_p3 = ((and_ln416_2_fu_562_p2[0:0] === 1'b1) ? icmp_ln879_2_fu_586_p2 : icmp_ln768_2_fu_592_p2);

assign select_ln777_3_fu_750_p3 = ((and_ln416_3_fu_714_p2[0:0] === 1'b1) ? icmp_ln879_3_fu_738_p2 : icmp_ln768_3_fu_744_p2);

assign select_ln777_4_fu_902_p3 = ((and_ln416_4_fu_866_p2[0:0] === 1'b1) ? icmp_ln879_4_fu_890_p2 : icmp_ln768_4_fu_896_p2);

assign select_ln777_5_fu_1054_p3 = ((and_ln416_5_fu_1018_p2[0:0] === 1'b1) ? icmp_ln879_5_fu_1042_p2 : icmp_ln768_5_fu_1048_p2);

assign select_ln777_6_fu_1206_p3 = ((and_ln416_6_fu_1170_p2[0:0] === 1'b1) ? icmp_ln879_6_fu_1194_p2 : icmp_ln768_6_fu_1200_p2);

assign select_ln777_7_fu_1358_p3 = ((and_ln416_7_fu_1322_p2[0:0] === 1'b1) ? icmp_ln879_7_fu_1346_p2 : icmp_ln768_7_fu_1352_p2);

assign select_ln777_8_fu_1510_p3 = ((and_ln416_8_fu_1474_p2[0:0] === 1'b1) ? icmp_ln879_8_fu_1498_p2 : icmp_ln768_8_fu_1504_p2);

assign select_ln777_9_fu_1662_p3 = ((and_ln416_9_fu_1626_p2[0:0] === 1'b1) ? icmp_ln879_9_fu_1650_p2 : icmp_ln768_9_fu_1656_p2);

assign select_ln777_fu_294_p3 = ((and_ln416_fu_258_p2[0:0] === 1'b1) ? icmp_ln879_fu_282_p2 : icmp_ln768_fu_288_p2);

assign tmp_113_fu_198_p3 = data_0_V_read[32'd10];

assign tmp_114_fu_206_p3 = data_0_V_read[32'd1];

assign tmp_115_fu_244_p3 = add_ln415_fu_232_p2[32'd8];

assign tmp_116_fu_264_p3 = add_ln415_fu_232_p2[32'd8];

assign tmp_117_fu_350_p3 = data_1_V_read[32'd10];

assign tmp_118_fu_358_p3 = data_1_V_read[32'd1];

assign tmp_119_fu_396_p3 = add_ln415_1_fu_384_p2[32'd8];

assign tmp_120_fu_416_p3 = add_ln415_1_fu_384_p2[32'd8];

assign tmp_121_fu_502_p3 = data_2_V_read[32'd10];

assign tmp_122_fu_510_p3 = data_2_V_read[32'd1];

assign tmp_123_fu_548_p3 = add_ln415_2_fu_536_p2[32'd8];

assign tmp_124_fu_568_p3 = add_ln415_2_fu_536_p2[32'd8];

assign tmp_125_fu_654_p3 = data_3_V_read[32'd10];

assign tmp_126_fu_662_p3 = data_3_V_read[32'd1];

assign tmp_127_fu_700_p3 = add_ln415_3_fu_688_p2[32'd8];

assign tmp_128_fu_720_p3 = add_ln415_3_fu_688_p2[32'd8];

assign tmp_129_fu_806_p3 = data_4_V_read[32'd10];

assign tmp_130_fu_814_p3 = data_4_V_read[32'd1];

assign tmp_131_fu_852_p3 = add_ln415_4_fu_840_p2[32'd8];

assign tmp_132_fu_872_p3 = add_ln415_4_fu_840_p2[32'd8];

assign tmp_133_fu_958_p3 = data_5_V_read[32'd10];

assign tmp_134_fu_966_p3 = data_5_V_read[32'd1];

assign tmp_135_fu_1004_p3 = add_ln415_5_fu_992_p2[32'd8];

assign tmp_136_fu_1024_p3 = add_ln415_5_fu_992_p2[32'd8];

assign tmp_137_fu_1110_p3 = data_6_V_read[32'd10];

assign tmp_138_fu_1118_p3 = data_6_V_read[32'd1];

assign tmp_139_fu_1156_p3 = add_ln415_6_fu_1144_p2[32'd8];

assign tmp_140_fu_1176_p3 = add_ln415_6_fu_1144_p2[32'd8];

assign tmp_141_fu_1262_p3 = data_7_V_read[32'd10];

assign tmp_142_fu_1270_p3 = data_7_V_read[32'd1];

assign tmp_143_fu_1308_p3 = add_ln415_7_fu_1296_p2[32'd8];

assign tmp_144_fu_1328_p3 = add_ln415_7_fu_1296_p2[32'd8];

assign tmp_145_fu_1414_p3 = data_8_V_read[32'd10];

assign tmp_146_fu_1422_p3 = data_8_V_read[32'd1];

assign tmp_147_fu_1460_p3 = add_ln415_8_fu_1448_p2[32'd8];

assign tmp_148_fu_1480_p3 = add_ln415_8_fu_1448_p2[32'd8];

assign tmp_149_fu_1566_p3 = data_9_V_read[32'd10];

assign tmp_150_fu_1574_p3 = data_9_V_read[32'd1];

assign tmp_151_fu_1612_p3 = add_ln415_9_fu_1600_p2[32'd8];

assign tmp_152_fu_1632_p3 = add_ln415_9_fu_1600_p2[32'd8];

assign tmp_153_fu_1718_p3 = data_10_V_read[32'd10];

assign tmp_154_fu_1726_p3 = data_10_V_read[32'd1];

assign tmp_155_fu_1764_p3 = add_ln415_10_fu_1752_p2[32'd8];

assign tmp_156_fu_1784_p3 = add_ln415_10_fu_1752_p2[32'd8];

assign tmp_157_fu_1870_p3 = data_11_V_read[32'd10];

assign tmp_158_fu_1878_p3 = data_11_V_read[32'd1];

assign tmp_159_fu_1916_p3 = add_ln415_11_fu_1904_p2[32'd8];

assign tmp_160_fu_1936_p3 = add_ln415_11_fu_1904_p2[32'd8];

assign tmp_161_fu_2022_p3 = data_12_V_read[32'd10];

assign tmp_162_fu_2030_p3 = data_12_V_read[32'd1];

assign tmp_163_fu_2068_p3 = add_ln415_12_fu_2056_p2[32'd8];

assign tmp_164_fu_2088_p3 = add_ln415_12_fu_2056_p2[32'd8];

assign tmp_165_fu_2174_p3 = data_13_V_read[32'd10];

assign tmp_166_fu_2182_p3 = data_13_V_read[32'd1];

assign tmp_167_fu_2220_p3 = add_ln415_13_fu_2208_p2[32'd8];

assign tmp_168_fu_2240_p3 = add_ln415_13_fu_2208_p2[32'd8];

assign tmp_169_fu_2326_p3 = data_14_V_read[32'd10];

assign tmp_170_fu_2334_p3 = data_14_V_read[32'd1];

assign tmp_171_fu_2372_p3 = add_ln415_14_fu_2360_p2[32'd8];

assign tmp_172_fu_2392_p3 = add_ln415_14_fu_2360_p2[32'd8];

assign tmp_173_fu_2478_p3 = data_15_V_read[32'd10];

assign tmp_174_fu_2486_p3 = data_15_V_read[32'd1];

assign tmp_175_fu_2524_p3 = add_ln415_15_fu_2512_p2[32'd8];

assign tmp_176_fu_2544_p3 = add_ln415_15_fu_2512_p2[32'd8];

assign trunc_ln415_10_fu_1742_p4 = {{data_10_V_read[9:2]}};

assign trunc_ln415_11_fu_1894_p4 = {{data_11_V_read[9:2]}};

assign trunc_ln415_12_fu_2046_p4 = {{data_12_V_read[9:2]}};

assign trunc_ln415_13_fu_2198_p4 = {{data_13_V_read[9:2]}};

assign trunc_ln415_14_fu_2350_p4 = {{data_14_V_read[9:2]}};

assign trunc_ln415_15_fu_2502_p4 = {{data_15_V_read[9:2]}};

assign trunc_ln415_1_fu_222_p4 = {{data_0_V_read[9:2]}};

assign trunc_ln415_2_fu_1134_p4 = {{data_6_V_read[9:2]}};

assign trunc_ln415_3_fu_374_p4 = {{data_1_V_read[9:2]}};

assign trunc_ln415_4_fu_1286_p4 = {{data_7_V_read[9:2]}};

assign trunc_ln415_5_fu_526_p4 = {{data_2_V_read[9:2]}};

assign trunc_ln415_6_fu_1438_p4 = {{data_8_V_read[9:2]}};

assign trunc_ln415_7_fu_678_p4 = {{data_3_V_read[9:2]}};

assign trunc_ln415_8_fu_1590_p4 = {{data_9_V_read[9:2]}};

assign trunc_ln415_9_fu_830_p4 = {{data_4_V_read[9:2]}};

assign trunc_ln415_s_fu_982_p4 = {{data_5_V_read[9:2]}};

assign trunc_ln708_10_fu_1860_p4 = {{data_11_V_read[10:2]}};

assign trunc_ln708_11_fu_2012_p4 = {{data_12_V_read[10:2]}};

assign trunc_ln708_12_fu_2164_p4 = {{data_13_V_read[10:2]}};

assign trunc_ln708_13_fu_2316_p4 = {{data_14_V_read[10:2]}};

assign trunc_ln708_14_fu_2468_p4 = {{data_15_V_read[10:2]}};

assign trunc_ln708_1_fu_340_p4 = {{data_1_V_read[10:2]}};

assign trunc_ln708_2_fu_492_p4 = {{data_2_V_read[10:2]}};

assign trunc_ln708_3_fu_644_p4 = {{data_3_V_read[10:2]}};

assign trunc_ln708_4_fu_796_p4 = {{data_4_V_read[10:2]}};

assign trunc_ln708_5_fu_948_p4 = {{data_5_V_read[10:2]}};

assign trunc_ln708_6_fu_1100_p4 = {{data_6_V_read[10:2]}};

assign trunc_ln708_7_fu_1252_p4 = {{data_7_V_read[10:2]}};

assign trunc_ln708_8_fu_1404_p4 = {{data_8_V_read[10:2]}};

assign trunc_ln708_9_fu_1556_p4 = {{data_9_V_read[10:2]}};

assign trunc_ln708_s_fu_1708_p4 = {{data_10_V_read[10:2]}};

assign trunc_ln_fu_188_p4 = {{data_0_V_read[10:2]}};

assign xor_ln416_10_fu_1772_p2 = (tmp_155_fu_1764_p3 ^ 1'd1);

assign xor_ln416_11_fu_1924_p2 = (tmp_159_fu_1916_p3 ^ 1'd1);

assign xor_ln416_12_fu_2076_p2 = (tmp_163_fu_2068_p3 ^ 1'd1);

assign xor_ln416_13_fu_2228_p2 = (tmp_167_fu_2220_p3 ^ 1'd1);

assign xor_ln416_14_fu_2380_p2 = (tmp_171_fu_2372_p3 ^ 1'd1);

assign xor_ln416_15_fu_2532_p2 = (tmp_175_fu_2524_p3 ^ 1'd1);

assign xor_ln416_1_fu_404_p2 = (tmp_119_fu_396_p3 ^ 1'd1);

assign xor_ln416_2_fu_556_p2 = (tmp_123_fu_548_p3 ^ 1'd1);

assign xor_ln416_3_fu_708_p2 = (tmp_127_fu_700_p3 ^ 1'd1);

assign xor_ln416_4_fu_860_p2 = (tmp_131_fu_852_p3 ^ 1'd1);

assign xor_ln416_5_fu_1012_p2 = (tmp_135_fu_1004_p3 ^ 1'd1);

assign xor_ln416_6_fu_1164_p2 = (tmp_139_fu_1156_p3 ^ 1'd1);

assign xor_ln416_7_fu_1316_p2 = (tmp_143_fu_1308_p3 ^ 1'd1);

assign xor_ln416_8_fu_1468_p2 = (tmp_147_fu_1460_p3 ^ 1'd1);

assign xor_ln416_9_fu_1620_p2 = (tmp_151_fu_1612_p3 ^ 1'd1);

assign xor_ln416_fu_252_p2 = (tmp_115_fu_244_p3 ^ 1'd1);

assign xor_ln785_10_fu_1822_p2 = (select_ln777_10_fu_1814_p3 ^ 1'd1);

assign xor_ln785_11_fu_1974_p2 = (select_ln777_11_fu_1966_p3 ^ 1'd1);

assign xor_ln785_12_fu_2126_p2 = (select_ln777_12_fu_2118_p3 ^ 1'd1);

assign xor_ln785_13_fu_2278_p2 = (select_ln777_13_fu_2270_p3 ^ 1'd1);

assign xor_ln785_14_fu_2430_p2 = (select_ln777_14_fu_2422_p3 ^ 1'd1);

assign xor_ln785_15_fu_2582_p2 = (select_ln777_15_fu_2574_p3 ^ 1'd1);

assign xor_ln785_1_fu_454_p2 = (select_ln777_1_fu_446_p3 ^ 1'd1);

assign xor_ln785_2_fu_606_p2 = (select_ln777_2_fu_598_p3 ^ 1'd1);

assign xor_ln785_3_fu_758_p2 = (select_ln777_3_fu_750_p3 ^ 1'd1);

assign xor_ln785_4_fu_910_p2 = (select_ln777_4_fu_902_p3 ^ 1'd1);

assign xor_ln785_5_fu_1062_p2 = (select_ln777_5_fu_1054_p3 ^ 1'd1);

assign xor_ln785_6_fu_1214_p2 = (select_ln777_6_fu_1206_p3 ^ 1'd1);

assign xor_ln785_7_fu_1366_p2 = (select_ln777_7_fu_1358_p3 ^ 1'd1);

assign xor_ln785_8_fu_1518_p2 = (select_ln777_8_fu_1510_p3 ^ 1'd1);

assign xor_ln785_9_fu_1670_p2 = (select_ln777_9_fu_1662_p3 ^ 1'd1);

assign xor_ln785_fu_302_p2 = (select_ln777_fu_294_p3 ^ 1'd1);

assign zext_ln1494_10_fu_1850_p1 = select_ln1494_119_fu_1842_p3;

assign zext_ln1494_11_fu_2002_p1 = select_ln1494_120_fu_1994_p3;

assign zext_ln1494_12_fu_2154_p1 = select_ln1494_121_fu_2146_p3;

assign zext_ln1494_13_fu_2306_p1 = select_ln1494_122_fu_2298_p3;

assign zext_ln1494_14_fu_2458_p1 = select_ln1494_123_fu_2450_p3;

assign zext_ln1494_15_fu_2610_p1 = select_ln1494_124_fu_2602_p3;

assign zext_ln1494_1_fu_482_p1 = select_ln1494_110_fu_474_p3;

assign zext_ln1494_2_fu_634_p1 = select_ln1494_111_fu_626_p3;

assign zext_ln1494_3_fu_786_p1 = select_ln1494_112_fu_778_p3;

assign zext_ln1494_4_fu_938_p1 = select_ln1494_113_fu_930_p3;

assign zext_ln1494_5_fu_1090_p1 = select_ln1494_114_fu_1082_p3;

assign zext_ln1494_6_fu_1242_p1 = select_ln1494_115_fu_1234_p3;

assign zext_ln1494_7_fu_1394_p1 = select_ln1494_116_fu_1386_p3;

assign zext_ln1494_8_fu_1546_p1 = select_ln1494_117_fu_1538_p3;

assign zext_ln1494_9_fu_1698_p1 = select_ln1494_118_fu_1690_p3;

assign zext_ln1494_fu_330_p1 = select_ln1494_fu_322_p3;

assign zext_ln415_10_fu_974_p1 = tmp_134_fu_966_p3;

assign zext_ln415_11_fu_978_p1 = tmp_134_fu_966_p3;

assign zext_ln415_12_fu_1126_p1 = tmp_138_fu_1118_p3;

assign zext_ln415_13_fu_1130_p1 = tmp_138_fu_1118_p3;

assign zext_ln415_14_fu_1278_p1 = tmp_142_fu_1270_p3;

assign zext_ln415_15_fu_1282_p1 = tmp_142_fu_1270_p3;

assign zext_ln415_16_fu_1430_p1 = tmp_146_fu_1422_p3;

assign zext_ln415_17_fu_1434_p1 = tmp_146_fu_1422_p3;

assign zext_ln415_18_fu_1582_p1 = tmp_150_fu_1574_p3;

assign zext_ln415_19_fu_1586_p1 = tmp_150_fu_1574_p3;

assign zext_ln415_1_fu_218_p1 = tmp_114_fu_206_p3;

assign zext_ln415_20_fu_1734_p1 = tmp_154_fu_1726_p3;

assign zext_ln415_21_fu_1738_p1 = tmp_154_fu_1726_p3;

assign zext_ln415_22_fu_1886_p1 = tmp_158_fu_1878_p3;

assign zext_ln415_23_fu_1890_p1 = tmp_158_fu_1878_p3;

assign zext_ln415_24_fu_2038_p1 = tmp_162_fu_2030_p3;

assign zext_ln415_25_fu_2042_p1 = tmp_162_fu_2030_p3;

assign zext_ln415_26_fu_2190_p1 = tmp_166_fu_2182_p3;

assign zext_ln415_27_fu_2194_p1 = tmp_166_fu_2182_p3;

assign zext_ln415_28_fu_2342_p1 = tmp_170_fu_2334_p3;

assign zext_ln415_29_fu_2346_p1 = tmp_170_fu_2334_p3;

assign zext_ln415_2_fu_366_p1 = tmp_118_fu_358_p3;

assign zext_ln415_30_fu_2494_p1 = tmp_174_fu_2486_p3;

assign zext_ln415_31_fu_2498_p1 = tmp_174_fu_2486_p3;

assign zext_ln415_3_fu_370_p1 = tmp_118_fu_358_p3;

assign zext_ln415_4_fu_518_p1 = tmp_122_fu_510_p3;

assign zext_ln415_5_fu_522_p1 = tmp_122_fu_510_p3;

assign zext_ln415_6_fu_670_p1 = tmp_126_fu_662_p3;

assign zext_ln415_7_fu_674_p1 = tmp_126_fu_662_p3;

assign zext_ln415_8_fu_822_p1 = tmp_130_fu_814_p3;

assign zext_ln415_9_fu_826_p1 = tmp_130_fu_814_p3;

assign zext_ln415_fu_214_p1 = tmp_114_fu_206_p3;

endmodule //relu
