<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundleIterator.h' l='231' ll='234' type='bool llvm::operator!=(const MachineInstrBundleIterator&lt;Ty, IsReverse&gt; &amp; L, const llvm::MachineInstrBundleIterator::nonconst_instr_iterator &amp; R)'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='244' u='c' c='_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='244' u='c' c='_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1314' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='384' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer13MakeALUClauseERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='417' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2500' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
