

================================================================
== Vivado HLS Report for 'operator_double_div4'
================================================================
* Date:           Fri Aug 31 15:17:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     223|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    1044|     874|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     184|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1228|    1144|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |operator_double_dbkb_U1  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U2  |operator_double_dcud  |        0|      0|  522|  437|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0| 1044|  874|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |new_exp_V_fu_186_p2     |     +    |      0|  0|  18|           3|          11|
    |icmp4_fu_160_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_94_p2           |   icmp   |      0|  0|  13|          10|           1|
    |tmp_1_fu_200_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_2_fu_100_p2         |   icmp   |      0|  0|  13|          11|           1|
    |tmp_3_fu_106_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_4_fu_213_p2         |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_136_p2         |    or    |      0|  0|   6|           1|           1|
    |p_0272_2_fu_142_p3      |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_218_p3     |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_226_p3     |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_205_p3           |  select  |      0|  0|   2|           1|           2|
    |p_shift_V_fu_128_p3     |  select  |      0|  0|   3|           1|           3|
    |xf_V_fu_194_p3          |  select  |      0|  0|  52|           1|          52|
    |shift_V_cast_fu_122_p2  |    xor   |      0|  0|   6|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 223|          65|         144|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |icmp4_reg_275         |   1|   0|    1|          0|
    |icmp_reg_264          |   1|   0|    1|          0|
    |new_exp_V_1_reg_251   |  11|   0|   11|          0|
    |new_mant_V_1_reg_257  |  52|   0|   52|          0|
    |p_0272_2_reg_269      |   2|   0|    2|          0|
    |p_Repl2_2_reg_246     |   1|   0|    1|          0|
    |r_V_1_reg_300         |  55|   0|   55|          0|
    |r_V_reg_295           |  52|   0|   52|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 184|   0|  184|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div4 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div4 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 10 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:296]   --->   Operation 11 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:296]   --->   Operation 12 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:296]   --->   Operation 13 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:296]   --->   Operation 14 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:304]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp, 0" [test.cpp:304]   --->   Operation 16 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:308]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%tmp_3 = icmp ugt i11 %new_exp_V_1, 2" [test.cpp:311]   --->   Operation 18 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)" [test.cpp:313]   --->   Operation 19 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%shift_V_cast = xor i2 %tmp_5, -1" [test.cpp:313]   --->   Operation 20 'xor' 'shift_V_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%p_shift_V = select i1 %tmp_2, i2 -2, i2 0" [test.cpp:308]   --->   Operation 21 'select' 'p_shift_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_3" [test.cpp:308]   --->   Operation 22 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0272_2 = select i1 %tmp_6, i2 %p_shift_V, i2 %shift_V_cast" [test.cpp:308]   --->   Operation 23 'select' 'p_0272_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %p_Val2_s, i32 54, i32 62)" [test.cpp:318]   --->   Operation 24 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.25ns)   --->   "%icmp4 = icmp eq i9 %tmp_8, 0" [test.cpp:318]   --->   Operation 25 'icmp' 'icmp4' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%xf_V_cast2 = zext i52 %new_mant_V_1 to i55" [test.cpp:301]   --->   Operation 26 'zext' 'xf_V_cast2' <Predicate = (!icmp4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8_cast1 = zext i2 %p_0272_2 to i55" [test.cpp:319]   --->   Operation 27 'zext' 'tmp_8_cast1' <Predicate = (!icmp4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i2 %p_0272_2 to i52" [test.cpp:319]   --->   Operation 28 'zext' 'tmp_8_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_2 : Operation 29 [7/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 29 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [7/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 30 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 31 [6/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 31 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [6/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 32 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 33 [5/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 33 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [5/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 34 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 35 [4/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 35 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [4/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 36 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 37 [3/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 37 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [3/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 38 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 39 [2/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 39 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 40 [2/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 40 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 41 [1/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_8_cast" [test.cpp:319]   --->   Operation 41 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/7] (2.29ns)   --->   "%r_V_1 = shl i55 %xf_V_cast2, %tmp_8_cast1" [test.cpp:321]   --->   Operation 42 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.06>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div4_1) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.42ns)   --->   "%new_exp_V = add i11 -2, %new_exp_V_1" [test.cpp:307]   --->   Operation 46 'add' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_9 = trunc i55 %r_V_1 to i52" [test.cpp:321]   --->   Operation 47 'trunc' 'tmp_9' <Predicate = (!icmp4)> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%xf_V = select i1 %icmp4, i52 %r_V, i52 %tmp_9" [test.cpp:318]   --->   Operation 48 'select' 'xf_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:326]   --->   Operation 49 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:326]   --->   Operation 50 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_4 = or i1 %tmp_1, %icmp" [test.cpp:326]   --->   Operation 51 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_4, i11 %p_s, i11 %new_exp_V" [test.cpp:326]   --->   Operation 52 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_1, i52 %new_mant_V_1, i52 %xf_V" [test.cpp:326]   --->   Operation 53 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:330]   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:97->test.cpp:330]   --->   Operation 55 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:331]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read      (read          ) [ 0000000000]
p_Val2_s     (bitcast       ) [ 0000000000]
p_Repl2_2    (bitselect     ) [ 0011111111]
new_exp_V_1  (partselect    ) [ 0011111111]
new_mant_V_1 (trunc         ) [ 0011111111]
tmp          (partselect    ) [ 0000000000]
icmp         (icmp          ) [ 0011111111]
tmp_2        (icmp          ) [ 0000000000]
tmp_3        (icmp          ) [ 0000000000]
tmp_5        (partselect    ) [ 0000000000]
shift_V_cast (xor           ) [ 0000000000]
p_shift_V    (select        ) [ 0000000000]
tmp_6        (or            ) [ 0000000000]
p_0272_2     (select        ) [ 0010000000]
tmp_8        (partselect    ) [ 0000000000]
icmp4        (icmp          ) [ 0011111111]
xf_V_cast2   (zext          ) [ 0001111110]
tmp_8_cast1  (zext          ) [ 0001111110]
tmp_8_cast   (zext          ) [ 0001111110]
r_V          (lshr          ) [ 0000000001]
r_V_1        (shl           ) [ 0000000001]
StgValue_43  (specbitsmap   ) [ 0000000000]
StgValue_44  (specbitsmap   ) [ 0000000000]
StgValue_45  (spectopmodule ) [ 0000000000]
new_exp_V    (add           ) [ 0000000000]
tmp_9        (trunc         ) [ 0000000000]
xf_V         (select        ) [ 0000000000]
tmp_1        (icmp          ) [ 0000000000]
p_s          (select        ) [ 0000000000]
tmp_4        (or            ) [ 0000000000]
p_Repl2_1    (select        ) [ 0000000000]
p_Repl2_s    (select        ) [ 0000000000]
p_Result_s   (bitconcatenate) [ 0000000000]
out          (bitcast       ) [ 0000000000]
StgValue_56  (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div4_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_Val2_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_Repl2_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="new_exp_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="0" index="3" bw="7" slack="0"/>
<pin id="75" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="new_mant_V_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="0" index="3" bw="7" slack="0"/>
<pin id="89" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="0" index="3" bw="7" slack="0"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shift_V_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="shift_V_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_shift_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shift_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_0272_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0272_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="0" index="3" bw="7" slack="0"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xf_V_cast2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="52" slack="1"/>
<pin id="168" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_cast2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_8_cast1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_8_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="52" slack="1"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="52" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="new_exp_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="8"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_exp_V/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_9_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="55" slack="1"/>
<pin id="193" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xf_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="8"/>
<pin id="196" dir="0" index="1" bw="52" slack="1"/>
<pin id="197" dir="0" index="2" bw="52" slack="0"/>
<pin id="198" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="8"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="0" index="2" bw="11" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="8"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Repl2_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Repl2_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="52" slack="8"/>
<pin id="229" dir="0" index="2" bw="52" slack="0"/>
<pin id="230" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="8"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="0" index="3" bw="52" slack="0"/>
<pin id="238" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/9 "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_Repl2_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="8"/>
<pin id="248" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="new_exp_V_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="8"/>
<pin id="253" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="new_mant_V_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="52" slack="1"/>
<pin id="259" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="8"/>
<pin id="266" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_0272_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0272_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp4_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="xf_V_cast2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="55" slack="1"/>
<pin id="282" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_cast2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_8_cast1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="55" slack="1"/>
<pin id="287" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_8_cast_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="52" slack="1"/>
<pin id="292" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="295" class="1005" name="r_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="52" slack="1"/>
<pin id="297" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="r_V_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="55" slack="1"/>
<pin id="302" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="58" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="58" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="58" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="98"><net_src comp="84" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="70" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="70" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="58" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="112" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="100" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="100" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="106" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="128" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="122" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="169" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="200" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="205" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="186" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="200" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="194" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="218" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="226" pin="3"/><net_sink comp="233" pin=3"/></net>

<net id="245"><net_src comp="233" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="62" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="254"><net_src comp="70" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="260"><net_src comp="80" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="267"><net_src comp="94" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="272"><net_src comp="142" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="278"><net_src comp="160" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="283"><net_src comp="166" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="288"><net_src comp="169" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="293"><net_src comp="172" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="298"><net_src comp="175" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="303"><net_src comp="180" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div4 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
		tmp_2 : 2
		tmp_3 : 2
		tmp_5 : 1
		shift_V_cast : 2
		p_shift_V : 3
		tmp_6 : 3
		p_0272_2 : 3
		tmp_8 : 1
		icmp4 : 2
	State 2
		r_V : 1
		r_V_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		xf_V : 1
		p_s : 1
		tmp_4 : 1
		p_Repl2_1 : 1
		p_Repl2_s : 2
		p_Result_s : 2
		out : 3
		StgValue_56 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   lshr   |      grp_fu_175     |   522   |   437   |
|----------|---------------------|---------|---------|
|    shl   |      grp_fu_180     |   522   |   437   |
|----------|---------------------|---------|---------|
|          |   p_shift_V_fu_128  |    0    |    2    |
|          |   p_0272_2_fu_142   |    0    |    2    |
|  select  |     xf_V_fu_194     |    0    |    52   |
|          |      p_s_fu_205     |    0    |    11   |
|          |   p_Repl2_1_fu_218  |    0    |    11   |
|          |   p_Repl2_s_fu_226  |    0    |    52   |
|----------|---------------------|---------|---------|
|          |      icmp_fu_94     |    0    |    13   |
|          |     tmp_2_fu_100    |    0    |    13   |
|   icmp   |     tmp_3_fu_106    |    0    |    13   |
|          |     icmp4_fu_160    |    0    |    13   |
|          |     tmp_1_fu_200    |    0    |    13   |
|----------|---------------------|---------|---------|
|    add   |   new_exp_V_fu_186  |    0    |    18   |
|----------|---------------------|---------|---------|
|    or    |     tmp_6_fu_136    |    0    |    6    |
|          |     tmp_4_fu_213    |    0    |    6    |
|----------|---------------------|---------|---------|
|    xor   | shift_V_cast_fu_122 |    0    |    6    |
|----------|---------------------|---------|---------|
|   read   |  in_read_read_fu_52 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|   p_Repl2_2_fu_62   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  new_exp_V_1_fu_70  |    0    |    0    |
|partselect|      tmp_fu_84      |    0    |    0    |
|          |     tmp_5_fu_112    |    0    |    0    |
|          |     tmp_8_fu_150    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  new_mant_V_1_fu_80 |    0    |    0    |
|          |     tmp_9_fu_191    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  xf_V_cast2_fu_166  |    0    |    0    |
|   zext   |  tmp_8_cast1_fu_169 |    0    |    0    |
|          |  tmp_8_cast_fu_172  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_233  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   1044  |   1105  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    icmp4_reg_275   |    1   |
|    icmp_reg_264    |    1   |
| new_exp_V_1_reg_251|   11   |
|new_mant_V_1_reg_257|   52   |
|  p_0272_2_reg_269  |    2   |
|  p_Repl2_2_reg_246 |    1   |
|    r_V_1_reg_300   |   55   |
|     r_V_reg_295    |   52   |
| tmp_8_cast1_reg_285|   55   |
| tmp_8_cast_reg_290 |   52   |
| xf_V_cast2_reg_280 |   55   |
+--------------------+--------+
|        Total       |   337  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_175 |  p1  |   2  |   2  |    4   ||    9    |
| grp_fu_180 |  p0  |   2  |  52  |   104  ||    9    |
| grp_fu_180 |  p1  |   2  |   2  |    4   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   112  ||  3.183  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1044  |  1105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   337  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1381  |  1132  |
+-----------+--------+--------+--------+
