// Seed: 2706987975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output tri id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9 = -1'h0;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_3 = 32'd32,
    parameter id_6 = 32'd55
) (
    input  tri   id_0,
    input  uwire _id_1,
    output uwire id_2,
    input  wor   _id_3,
    output uwire id_4,
    output wor   id_5,
    input  tri   _id_6
);
  wire id_8;
  xor primCall (id_4, id_0, id_9, id_12, id_14, id_11, id_13, id_10);
  wire [-1 : id_3] id_9, id_10[id_1 : id_6], id_11[id_3 : -1], id_12;
  supply1 id_13 = 1'b0, id_14;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_10,
      id_9,
      id_9,
      id_10,
      id_11,
      id_8
  );
endmodule
