ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.le16,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	le16:
  27              	.LVL0:
  28              	.LFB134:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : TR-808 demo sequencer (SD folders -> I2S2 PCM5102)
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   */
   8:Core/Src/main.c **** /* USER CODE END Header */
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** #include "main.h"
  11:Core/Src/main.c **** #include <string.h>
  12:Core/Src/main.c **** #include <math.h>
  13:Core/Src/main.c **** 
  14:Core/Src/main.c **** I2S_HandleTypeDef hi2s2;
  15:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  16:Core/Src/main.c **** SD_HandleTypeDef hsd;
  17:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** #define AUDIO_TX_WORDS       4096U   /* frames per half-buffer (46 ms @ 44100 Hz) */
  20:Core/Src/main.c **** #define AUDIO_TX_WORDS_FULL  8192U   /* double buffer for circular DMA */
  21:Core/Src/main.c **** #define SD_READ_BYTES        4096U
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** #define DEBUG_LED_PORT       GPIOE
  24:Core/Src/main.c **** #define DEBUG_LED_PIN        GPIO_PIN_0
  25:Core/Src/main.c **** #define DEBUG_LED2_PORT      GPIOA
  26:Core/Src/main.c **** #define DEBUG_LED2_PIN       GPIO_PIN_6
  27:Core/Src/main.c **** #define DEBUG_LED3_PORT      GPIOD
  28:Core/Src/main.c **** #define DEBUG_LED3_PIN       GPIO_PIN_13
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #define NUM_INSTRUMENTS      16U
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 2


  31:Core/Src/main.c **** #define MAX_SAMPLE_FRAMES    3000U
  32:Core/Src/main.c **** #define MAX_VOICES           10U
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** #define DEMO_SAMPLE_RATE     44100U
  35:Core/Src/main.c **** #define DEMO_BPM             92U
  36:Core/Src/main.c **** #define TOTAL_STEPS          64U
  37:Core/Src/main.c **** #define ARR_SECTIONS         8U
  38:Core/Src/main.c **** #define ARR_STEPS            (TOTAL_STEPS * ARR_SECTIONS)
  39:Core/Src/main.c **** #define DELAY_SAMPLES        6000U
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** #define SPI_MAGIC_CMD        0xA5U
  42:Core/Src/main.c **** #define SPI_MAGIC_RESP       0x5AU
  43:Core/Src/main.c **** #define SPI_MAGIC_SAMPLE     0xDAU
  44:Core/Src/main.c **** #define SPI_MAGIC_BULK       0xBBU
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** #define CMD_TRIGGER_SEQ      0x01U
  47:Core/Src/main.c **** #define CMD_TRIGGER_LIVE     0x02U
  48:Core/Src/main.c **** #define CMD_TRIGGER_STOP     0x03U
  49:Core/Src/main.c **** #define CMD_TRIGGER_STOP_ALL 0x04U
  50:Core/Src/main.c **** #define CMD_TRIGGER_SIDECHAIN 0x05U
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** #define CMD_MASTER_VOLUME    0x10U
  53:Core/Src/main.c **** #define CMD_SEQ_VOLUME       0x11U
  54:Core/Src/main.c **** #define CMD_LIVE_VOLUME      0x12U
  55:Core/Src/main.c **** #define CMD_TRACK_VOLUME     0x13U
  56:Core/Src/main.c **** #define CMD_LIVE_PITCH       0x14U
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** #define CMD_FILTER_TYPE       0x20U
  59:Core/Src/main.c **** #define CMD_FILTER_CUTOFF     0x21U
  60:Core/Src/main.c **** #define CMD_FILTER_RESONANCE  0x22U
  61:Core/Src/main.c **** #define CMD_FILTER_BITDEPTH   0x23U
  62:Core/Src/main.c **** #define CMD_FILTER_DISTORTION 0x24U
  63:Core/Src/main.c **** #define CMD_FILTER_DIST_MODE  0x25U
  64:Core/Src/main.c **** #define CMD_FILTER_SR_REDUCE  0x26U
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** #define CMD_DELAY_ACTIVE     0x30U
  67:Core/Src/main.c **** #define CMD_DELAY_TIME       0x31U
  68:Core/Src/main.c **** #define CMD_DELAY_FEEDBACK   0x32U
  69:Core/Src/main.c **** #define CMD_DELAY_MIX        0x33U
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** #define CMD_PHASER_ACTIVE    0x34U
  72:Core/Src/main.c **** #define CMD_PHASER_RATE      0x35U
  73:Core/Src/main.c **** #define CMD_PHASER_DEPTH     0x36U
  74:Core/Src/main.c **** #define CMD_PHASER_FEEDBACK  0x37U
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** #define CMD_FLANGER_ACTIVE   0x38U
  77:Core/Src/main.c **** #define CMD_FLANGER_RATE     0x39U
  78:Core/Src/main.c **** #define CMD_FLANGER_DEPTH    0x3AU
  79:Core/Src/main.c **** #define CMD_FLANGER_FEEDBACK 0x3BU
  80:Core/Src/main.c **** #define CMD_FLANGER_MIX      0x3CU
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** #define CMD_COMP_ACTIVE      0x3DU
  83:Core/Src/main.c **** #define CMD_COMP_THRESHOLD   0x3EU
  84:Core/Src/main.c **** #define CMD_COMP_RATIO       0x3FU
  85:Core/Src/main.c **** #define CMD_COMP_ATTACK      0x40U
  86:Core/Src/main.c **** #define CMD_COMP_RELEASE     0x41U
  87:Core/Src/main.c **** #define CMD_COMP_MAKEUP      0x42U
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** #define CMD_TRACK_FILTER     0x50U
  90:Core/Src/main.c **** #define CMD_TRACK_CLEAR_FILTER 0x51U
  91:Core/Src/main.c **** #define CMD_TRACK_DISTORTION 0x52U
  92:Core/Src/main.c **** #define CMD_TRACK_BITCRUSH   0x53U
  93:Core/Src/main.c **** #define CMD_TRACK_ECHO       0x54U
  94:Core/Src/main.c **** #define CMD_TRACK_FLANGER_FX 0x55U
  95:Core/Src/main.c **** #define CMD_TRACK_COMPRESSOR 0x56U
  96:Core/Src/main.c **** #define CMD_TRACK_CLEAR_LIVE 0x57U
  97:Core/Src/main.c **** #define CMD_TRACK_CLEAR_FX   0x58U
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** #define CMD_SIDECHAIN_SET    0x90U
 100:Core/Src/main.c **** #define CMD_SIDECHAIN_CLEAR  0x91U
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** #define CMD_SAMPLE_BEGIN      0xA0U
 103:Core/Src/main.c **** #define CMD_SAMPLE_DATA       0xA1U
 104:Core/Src/main.c **** #define CMD_SAMPLE_END        0xA2U
 105:Core/Src/main.c **** #define CMD_SAMPLE_UNLOAD     0xA3U
 106:Core/Src/main.c **** #define CMD_SAMPLE_UNLOAD_ALL 0xA4U
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** #define CMD_PAD_FILTER       0x70U
 109:Core/Src/main.c **** #define CMD_PAD_CLEAR_FILTER 0x71U
 110:Core/Src/main.c **** #define CMD_PAD_DISTORTION   0x72U
 111:Core/Src/main.c **** #define CMD_PAD_BITCRUSH     0x73U
 112:Core/Src/main.c **** #define CMD_PAD_LOOP         0x74U
 113:Core/Src/main.c **** #define CMD_PAD_REVERSE      0x75U
 114:Core/Src/main.c **** #define CMD_PAD_PITCH        0x76U
 115:Core/Src/main.c **** #define CMD_PAD_STUTTER      0x77U
 116:Core/Src/main.c **** #define CMD_PAD_SCRATCH      0x78U
 117:Core/Src/main.c **** #define CMD_PAD_TURNTABLISM  0x79U
 118:Core/Src/main.c **** #define CMD_PAD_CLEAR_FX     0x7AU
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** #define CMD_BULK_TRIGGERS    0xF0U
 121:Core/Src/main.c **** #define CMD_BULK_FX          0xF1U
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** #define CMD_GET_STATUS       0xE0U
 124:Core/Src/main.c **** #define CMD_GET_PEAKS        0xE1U
 125:Core/Src/main.c **** #define CMD_GET_CPU_LOAD     0xE2U
 126:Core/Src/main.c **** #define CMD_GET_VOICES       0xE3U
 127:Core/Src/main.c **** #define CMD_PING             0xEEU
 128:Core/Src/main.c **** #define CMD_RESET            0xEFU
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** #define SPI_TRIG_Q_LEN       16U
 131:Core/Src/main.c **** #define SPI_MAX_PAYLOAD      600U
 132:Core/Src/main.c **** #define SPI_TX_Q_LEN         768U
 133:Core/Src/main.c **** #define TRACK_FX_BUF_SAMPLES 512U
 134:Core/Src/main.c **** #define TRACK_PEAK_COUNT     16U
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** static uint8_t  sdReadBuf[SD_READ_BYTES];
 137:Core/Src/main.c **** static uint16_t i2sBuf[AUDIO_TX_WORDS_FULL]; /* double buffer circular I2S DMA */
 138:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;             /* DMA2 Stream0 Ch3 para SPI1 RX */
 139:Core/Src/main.c **** static volatile uint8_t g_audioFillHalf = 0xFFU; /* 0 = llenar 1ª mitad, 1 = 2ª mitad */
 140:Core/Src/main.c **** static volatile uint32_t g_audioLastCbTick = 0U;
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** typedef struct {
 143:Core/Src/main.c ****   uint32_t part_lba;
 144:Core/Src/main.c ****   uint32_t fat_lba;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 4


 145:Core/Src/main.c ****   uint32_t data_lba;
 146:Core/Src/main.c ****   uint32_t root_cluster;
 147:Core/Src/main.c ****   uint32_t sectors_per_fat;
 148:Core/Src/main.c ****   uint8_t sectors_per_cluster;
 149:Core/Src/main.c **** } Fat32Info;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** typedef struct {
 152:Core/Src/main.c ****   Fat32Info fs;
 153:Core/Src/main.c ****   uint32_t first_cluster;
 154:Core/Src/main.c ****   uint32_t current_cluster;
 155:Core/Src/main.c ****   uint32_t file_size;
 156:Core/Src/main.c ****   uint32_t pos;
 157:Core/Src/main.c ****   uint32_t sector_in_cluster;
 158:Core/Src/main.c ****   uint16_t sector_offset;
 159:Core/Src/main.c ****   uint8_t sector_buf[512];
 160:Core/Src/main.c ****   uint8_t sector_valid;
 161:Core/Src/main.c **** } FileCtx;
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** typedef struct {
 164:Core/Src/main.c ****   uint16_t channels;
 165:Core/Src/main.c ****   uint32_t sample_rate;
 166:Core/Src/main.c ****   uint16_t bits_per_sample;
 167:Core/Src/main.c ****   uint32_t data_size;
 168:Core/Src/main.c **** } WavInfo;
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** typedef struct {
 171:Core/Src/main.c ****   int16_t data[MAX_SAMPLE_FRAMES];
 172:Core/Src/main.c ****   uint32_t length;
 173:Core/Src/main.c ****   uint8_t loaded;
 174:Core/Src/main.c **** } InstrumentSample;
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** typedef struct {
 177:Core/Src/main.c ****   uint8_t active;
 178:Core/Src/main.c ****   uint8_t inst;
 179:Core/Src/main.c ****   uint32_t pos;
 180:Core/Src/main.c ****   uint16_t frac_q12;
 181:Core/Src/main.c ****   uint16_t step_q12;
 182:Core/Src/main.c ****   int16_t gain_q15;
 183:Core/Src/main.c ****   int8_t pan;
 184:Core/Src/main.c **** } Voice;
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** static InstrumentSample g_samples[NUM_INSTRUMENTS];
 187:Core/Src/main.c **** static Voice g_voices[MAX_VOICES];
 188:Core/Src/main.c **** static int16_t g_delayL[DELAY_SAMPLES] __attribute__((section(".ccmram")));
 189:Core/Src/main.c **** static int16_t g_delayR[DELAY_SAMPLES] __attribute__((section(".ccmram")));
 190:Core/Src/main.c **** static uint32_t g_delayIdx = 0;
 191:Core/Src/main.c **** static int32_t g_lpL = 0;
 192:Core/Src/main.c **** static int32_t g_lpR = 0;
 193:Core/Src/main.c **** static uint32_t g_step = 0;
 194:Core/Src/main.c **** static uint32_t g_songStep = 0;
 195:Core/Src/main.c **** static uint32_t g_samplesPerStep = 0;
 196:Core/Src/main.c **** static uint32_t g_samplesToNextStep = 1;
 197:Core/Src/main.c **** static volatile uint8_t g_demoSeqEnabled = 0;
 198:Core/Src/main.c **** static uint16_t g_flangerPhase = 0;
 199:Core/Src/main.c **** static uint8_t g_fxFlangerOn = 0;
 200:Core/Src/main.c **** static uint8_t g_fxReverbBoost = 0;
 201:Core/Src/main.c **** static uint8_t g_fxSparkleOn = 0;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 5


 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** typedef struct {
 204:Core/Src/main.c ****   uint8_t pad;
 205:Core/Src/main.c ****   uint8_t vel;
 206:Core/Src/main.c **** } SpiTrigger;
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** typedef struct __attribute__((packed)) {
 209:Core/Src/main.c ****   uint8_t magic;
 210:Core/Src/main.c ****   uint8_t cmd;
 211:Core/Src/main.c ****   uint16_t length;
 212:Core/Src/main.c ****   uint16_t sequence;
 213:Core/Src/main.c ****   uint16_t checksum;
 214:Core/Src/main.c **** } SpiPacketHeader;
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /* ── SPI slave: buffers para dos transacciones CS separadas ── */
 217:Core/Src/main.c **** #define SPI_RX_BUF_SIZE  536U   /* 8 header + 528 max payload */
 218:Core/Src/main.c **** #define SPI_TX_BUF_SIZE  76U    /* 8 header + 68 max response */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** static uint8_t g_spiRxBuf[SPI_RX_BUF_SIZE];
 221:Core/Src/main.c **** static uint8_t g_spiTxBuf[SPI_TX_BUF_SIZE];
 222:Core/Src/main.c **** static volatile uint8_t g_spiWaitingPayload = 0;
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** static volatile SpiTrigger g_spiTrigQ[SPI_TRIG_Q_LEN];
 225:Core/Src/main.c **** static volatile uint8_t g_spiTrigHead = 0;
 226:Core/Src/main.c **** static volatile uint8_t g_spiTrigTail = 0;
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** static volatile uint8_t g_masterVolume = 100;
 229:Core/Src/main.c **** static volatile uint8_t g_seqVolume = 100;
 230:Core/Src/main.c **** static volatile uint8_t g_liveVolume = 100;
 231:Core/Src/main.c **** static volatile uint8_t g_trackVolume[NUM_INSTRUMENTS] = {[0 ... 15] = 100};
 232:Core/Src/main.c **** static volatile uint8_t g_globalFilterType = 0;
 233:Core/Src/main.c **** static volatile uint8_t g_globalFilterCutQ8 = 200;
 234:Core/Src/main.c **** static volatile uint8_t g_globalFilterResQ8 = 32;
 235:Core/Src/main.c **** static volatile uint8_t g_globalBitDepth = 16;
 236:Core/Src/main.c **** static volatile uint8_t g_globalDistQ8 = 0;
 237:Core/Src/main.c **** static volatile uint8_t g_globalDistMode = 0;
 238:Core/Src/main.c **** static volatile uint8_t g_globalSrReduce = 1;
 239:Core/Src/main.c **** static int32_t g_globalFilterStateL = 0;
 240:Core/Src/main.c **** static int32_t g_globalFilterStateR = 0;
 241:Core/Src/main.c **** static uint8_t g_globalSrPhase = 0;
 242:Core/Src/main.c **** static int32_t g_globalSrHoldL = 0;
 243:Core/Src/main.c **** static int32_t g_globalSrHoldR = 0;
 244:Core/Src/main.c **** static volatile uint8_t g_delayActive = 1;
 245:Core/Src/main.c **** static volatile uint8_t g_delayMixQ8 = 128;
 246:Core/Src/main.c **** static volatile uint8_t g_delayFbQ8 = 96;
 247:Core/Src/main.c **** static volatile uint8_t g_flangerEnabled = 1;
 248:Core/Src/main.c **** static volatile uint8_t g_flangerDepth = 120;
 249:Core/Src/main.c **** static volatile uint8_t g_flangerMixQ8 = 64;
 250:Core/Src/main.c **** static volatile uint8_t g_flangerFeedbackQ8 = 64;
 251:Core/Src/main.c **** static volatile uint8_t g_flangerRateStep = 3;
 252:Core/Src/main.c **** static volatile uint8_t g_phaserEnabled = 0;
 253:Core/Src/main.c **** static volatile uint8_t g_phaserDepthQ8 = 96;
 254:Core/Src/main.c **** static volatile uint8_t g_phaserFeedbackQ8 = 48;
 255:Core/Src/main.c **** static volatile uint8_t g_phaserRateStep = 2;
 256:Core/Src/main.c **** static volatile int16_t g_phaserLast = 0;
 257:Core/Src/main.c **** static volatile uint16_t g_phaserPhase = 0;
 258:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 6


 259:Core/Src/main.c **** static volatile uint8_t g_masterCompEnabled = 0;
 260:Core/Src/main.c **** static volatile uint16_t g_masterCompThresholdQ15 = 20000;
 261:Core/Src/main.c **** static volatile uint8_t g_masterCompRatioQ8 = 64;
 262:Core/Src/main.c **** static volatile uint8_t g_masterCompAttackK = 64;
 263:Core/Src/main.c **** static volatile uint8_t g_masterCompReleaseK = 8;
 264:Core/Src/main.c **** static volatile uint16_t g_masterCompEnvQ15 = 0;
 265:Core/Src/main.c **** static volatile uint8_t g_masterCompMakeupQ8 = 255;
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** static volatile uint8_t g_cpuLoadPercent = 14;
 268:Core/Src/main.c **** static volatile uint16_t g_masterPeakQ15 = 0;
 269:Core/Src/main.c **** static volatile uint16_t g_trackPeakQ15[TRACK_PEAK_COUNT] = {0};
 270:Core/Src/main.c **** static volatile uint16_t g_spiErrorCount = 0;
 271:Core/Src/main.c **** static volatile uint32_t g_spiPacketCount = 0;
 272:Core/Src/main.c **** static volatile uint16_t g_spiCrcErrorCount = 0;
 273:Core/Src/main.c **** static volatile uint32_t g_samplesLoadedMask = 0;
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** static volatile uint16_t g_instPitchQ12[NUM_INSTRUMENTS] = {[0 ... 15] = 4096};
 276:Core/Src/main.c **** static volatile uint8_t g_padLoopEnabled[NUM_INSTRUMENTS] = {0};
 277:Core/Src/main.c **** static volatile uint8_t g_padStutterEnabled[NUM_INSTRUMENTS] = {0};
 278:Core/Src/main.c **** static volatile uint16_t g_padStutterInterval[NUM_INSTRUMENTS] = {[0 ... 15] = 220};
 279:Core/Src/main.c **** static volatile uint16_t g_padStutterCount[NUM_INSTRUMENTS] = {0};
 280:Core/Src/main.c **** static volatile uint8_t g_trackFilterType[NUM_INSTRUMENTS] = {0};
 281:Core/Src/main.c **** static volatile uint8_t g_trackFilterCutQ8[NUM_INSTRUMENTS] = {[0 ... 15] = 200};
 282:Core/Src/main.c **** static volatile uint8_t g_trackFilterResQ8[NUM_INSTRUMENTS] = {[0 ... 15] = 32};
 283:Core/Src/main.c **** static int32_t g_trackFilterState[NUM_INSTRUMENTS] = {0};
 284:Core/Src/main.c **** static volatile uint8_t g_padFilterType[NUM_INSTRUMENTS] = {0};
 285:Core/Src/main.c **** static volatile uint8_t g_padFilterCutQ8[NUM_INSTRUMENTS] = {[0 ... 15] = 200};
 286:Core/Src/main.c **** static volatile uint8_t g_padFilterResQ8[NUM_INSTRUMENTS] = {[0 ... 15] = 32};
 287:Core/Src/main.c **** static int32_t g_padFilterState[NUM_INSTRUMENTS] = {0};
 288:Core/Src/main.c **** static volatile uint8_t g_trackDistQ8[NUM_INSTRUMENTS] = {0};
 289:Core/Src/main.c **** static volatile uint8_t g_trackBitDepth[NUM_INSTRUMENTS] = {[0 ... 15] = 16};
 290:Core/Src/main.c **** static volatile uint8_t g_padDistQ8[NUM_INSTRUMENTS] = {0};
 291:Core/Src/main.c **** static volatile uint8_t g_padBitDepth[NUM_INSTRUMENTS] = {[0 ... 15] = 16};
 292:Core/Src/main.c **** static volatile uint8_t g_padScratchActive[NUM_INSTRUMENTS] = {0};
 293:Core/Src/main.c **** static volatile uint16_t g_padScratchRateQ8[NUM_INSTRUMENTS] = {0};
 294:Core/Src/main.c **** static volatile uint8_t g_padScratchDepthQ8[NUM_INSTRUMENTS] = {0};
 295:Core/Src/main.c **** static volatile uint8_t g_padScratchCutQ8[NUM_INSTRUMENTS] = {[0 ... 15] = 128};
 296:Core/Src/main.c **** static volatile uint8_t g_padScratchCrackleQ8[NUM_INSTRUMENTS] = {0};
 297:Core/Src/main.c **** static uint16_t g_padScratchPhase[NUM_INSTRUMENTS] = {0};
 298:Core/Src/main.c **** static int32_t g_padScratchState[NUM_INSTRUMENTS] = {0};
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** static volatile uint8_t g_padTurnActive[NUM_INSTRUMENTS] = {0};
 301:Core/Src/main.c **** static volatile uint8_t g_padTurnAuto[NUM_INSTRUMENTS] = {0};
 302:Core/Src/main.c **** static volatile int8_t g_padTurnMode[NUM_INSTRUMENTS] = {0};
 303:Core/Src/main.c **** static volatile uint16_t g_padTurnBrakeMs[NUM_INSTRUMENTS] = {[0 ... 15] = 150};
 304:Core/Src/main.c **** static volatile uint16_t g_padTurnBackspinMs[NUM_INSTRUMENTS] = {[0 ... 15] = 120};
 305:Core/Src/main.c **** static volatile uint16_t g_padTurnRateQ8[NUM_INSTRUMENTS] = {0};
 306:Core/Src/main.c **** static volatile uint8_t g_padTurnNoiseQ8[NUM_INSTRUMENTS] = {0};
 307:Core/Src/main.c **** static uint16_t g_padTurnPhase[NUM_INSTRUMENTS] = {0};
 308:Core/Src/main.c **** static uint16_t g_padTurnCounter[NUM_INSTRUMENTS] = {0};
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** static volatile uint8_t g_abSeqTrimQ8 = 242U;
 311:Core/Src/main.c **** static volatile uint8_t g_abLiveTrimQ8 = 236U;
 312:Core/Src/main.c **** static volatile uint8_t g_abMasterTrimQ8 = 232U;
 313:Core/Src/main.c **** static uint32_t g_noiseState = 0x12345678U;
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** typedef struct {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 7


 316:Core/Src/main.c ****   uint8_t active;
 317:Core/Src/main.c ****   uint8_t inst;
 318:Core/Src/main.c ****   uint32_t totalBytes;
 319:Core/Src/main.c ****   uint32_t receivedBytes;
 320:Core/Src/main.c **** } SampleUploadState;
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** static volatile SampleUploadState g_sampleUpload = {0};
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** typedef struct {
 325:Core/Src/main.c ****   uint8_t active;
 326:Core/Src/main.c ****   uint16_t delaySamples;
 327:Core/Src/main.c ****   uint8_t feedbackQ8;
 328:Core/Src/main.c ****   uint8_t mixQ8;
 329:Core/Src/main.c ****   uint16_t writePos;
 330:Core/Src/main.c **** } TrackEchoState;
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** typedef struct {
 333:Core/Src/main.c ****   uint8_t active;
 334:Core/Src/main.c ****   uint8_t depthQ8;
 335:Core/Src/main.c ****   uint8_t feedbackQ8;
 336:Core/Src/main.c ****   uint8_t mixQ8;
 337:Core/Src/main.c ****   uint8_t rateStep;
 338:Core/Src/main.c ****   uint16_t writePos;
 339:Core/Src/main.c ****   uint16_t phase;
 340:Core/Src/main.c **** } TrackFlangerState;
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** typedef struct {
 343:Core/Src/main.c ****   uint8_t active;
 344:Core/Src/main.c ****   uint16_t thresholdQ15;
 345:Core/Src/main.c ****   uint8_t ratioQ8;
 346:Core/Src/main.c ****   uint16_t envQ15;
 347:Core/Src/main.c **** } TrackCompState;
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** typedef struct {
 350:Core/Src/main.c ****   uint8_t active;
 351:Core/Src/main.c ****   uint8_t sourceTrack;
 352:Core/Src/main.c ****   uint16_t destinationMask;
 353:Core/Src/main.c ****   uint8_t amountQ8;
 354:Core/Src/main.c ****   uint8_t attackK;
 355:Core/Src/main.c ****   uint8_t releaseK;
 356:Core/Src/main.c ****   uint16_t envQ15;
 357:Core/Src/main.c **** } SidechainState;
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** static TrackEchoState g_trackEcho[NUM_INSTRUMENTS];
 360:Core/Src/main.c **** static TrackFlangerState g_trackFlanger[NUM_INSTRUMENTS];
 361:Core/Src/main.c **** static TrackCompState g_trackComp[NUM_INSTRUMENTS];
 362:Core/Src/main.c **** static SidechainState g_sidechain = {0};
 363:Core/Src/main.c **** static int16_t g_trackEchoBuf[NUM_INSTRUMENTS][TRACK_FX_BUF_SAMPLES] __attribute__((section(".ccmra
 364:Core/Src/main.c **** static int16_t g_trackFlangerBuf[NUM_INSTRUMENTS][TRACK_FX_BUF_SAMPLES] __attribute__((section(".cc
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** void SystemClock_Config(void);
 367:Core/Src/main.c **** static void MX_GPIO_Init(void);
 368:Core/Src/main.c **** static void MX_DMA_Init(void);
 369:Core/Src/main.c **** static void MX_I2S2_Init(void);
 370:Core/Src/main.c **** static void MX_SPI1_Init(void);
 371:Core/Src/main.c **** static void MX_SDIO_SD_Init(void);
 372:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 8


 373:Core/Src/main.c **** static void Debug_LED_Init(void);
 374:Core/Src/main.c **** static void Debug_LED_Blink(int times);
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** static int SD_ReadSectors(uint32_t lba, uint8_t *buf, uint32_t count);
 377:Core/Src/main.c **** static int FAT32_Init(Fat32Info *fs);
 378:Core/Src/main.c **** static uint32_t FAT32_ClusterToLba(const Fat32Info *fs, uint32_t cluster);
 379:Core/Src/main.c **** static int FAT32_NextCluster(const Fat32Info *fs, uint32_t cluster, uint32_t *next_cluster);
 380:Core/Src/main.c **** static int FAT32_FindRootDirCluster(const Fat32Info *fs, const char *dirName, uint32_t *cluster_out
 381:Core/Src/main.c **** static int FAT32_OpenWavInDirByIndex(const Fat32Info *fs, uint32_t dir_cluster, uint32_t wav_index,
 382:Core/Src/main.c **** static int FAT32_OpenWavByName(const Fat32Info *fs, uint32_t dir_cluster, const char *target, FileC
 383:Core/Src/main.c **** static int LoadInstrumentFromFile(const char *dirName, const char *fileName, InstrumentSample *out)
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** static int File_Read(FileCtx *file, uint8_t *dst, uint32_t bytes, uint32_t *read_bytes);
 386:Core/Src/main.c **** static int File_Skip(FileCtx *file, uint32_t bytes);
 387:Core/Src/main.c **** static int WAV_ReadHeader(FileCtx *file, WavInfo *wav);
 388:Core/Src/main.c **** static int LoadInstrumentFromFolder(const char *folderName, InstrumentSample *out);
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** static int16_t ClipS16(int32_t x);
 391:Core/Src/main.c **** static void TriggerVoice(uint8_t inst, int16_t gain_q15, int8_t pan);
 392:Core/Src/main.c **** static void ProcessSpiTriggers(void);
 393:Core/Src/main.c **** static uint16_t SpiCrc16(const uint8_t *data, uint16_t len);
 394:Core/Src/main.c **** static void SpiQueueTrigger(uint8_t pad, uint8_t vel);
 395:Core/Src/main.c **** static void SpiEnqueueResponse(uint8_t cmd, uint16_t sequence, const uint8_t *payload, uint16_t len
 396:Core/Src/main.c **** static void SpiHandleCommand(uint8_t cmd, const uint8_t *payload, uint16_t len, uint16_t seq);
 397:Core/Src/main.c **** static void SpiRearmReceive(void);
 398:Core/Src/main.c **** static void ProcessSequencerStep(void);
 399:Core/Src/main.c **** static void RenderDemoBuffer(uint16_t *dst, uint32_t words);
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** static uint16_t le16(const uint8_t *p) { return (uint16_t)(p[0] | (p[1] << 8)); }
  29              		.loc 1 401 40 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 401 42 view .LVU1
  35              		.loc 1 401 61 is_stmt 0 view .LVU2
  36 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  37              		.loc 1 401 69 view .LVU3
  38 0002 4078     		ldrb	r0, [r0, #1]	@ zero_extendqisi2
  39              	.LVL1:
  40              		.loc 1 401 81 view .LVU4
  41 0004 43EA0020 		orr	r0, r3, r0, lsl #8
  42 0008 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE134:
  46              		.section	.text.le32,"ax",%progbits
  47              		.align	1
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  52              	le32:
  53              	.LVL2:
  54              	.LFB135:
 402:Core/Src/main.c **** static uint32_t le32(const uint8_t *p) { return (uint32_t)(p[0] | (p[1] << 8) | (p[2] << 16) | (p[3
  55              		.loc 1 402 40 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 9


  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60              		.loc 1 402 42 view .LVU6
  61              		.loc 1 402 61 is_stmt 0 view .LVU7
  62 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  63              		.loc 1 402 69 view .LVU8
  64 0002 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
  65              		.loc 1 402 65 view .LVU9
  66 0004 43EA0223 		orr	r3, r3, r2, lsl #8
  67              		.loc 1 402 83 view .LVU10
  68 0008 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
  69              		.loc 1 402 79 view .LVU11
  70 000a 43EA0243 		orr	r3, r3, r2, lsl #16
  71              		.loc 1 402 98 view .LVU12
  72 000e C078     		ldrb	r0, [r0, #3]	@ zero_extendqisi2
  73              	.LVL3:
  74              		.loc 1 402 111 view .LVU13
  75 0010 43EA0060 		orr	r0, r3, r0, lsl #24
  76 0014 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE135:
  80              		.section	.text.ApplySoftDist,"ax",%progbits
  81              		.align	1
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	ApplySoftDist:
  87              	.LVL4:
  88              	.LFB136:
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** static int32_t ApplySoftDist(int32_t sample, uint8_t amountQ8)
 405:Core/Src/main.c **** {
  89              		.loc 1 405 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 406:Core/Src/main.c ****   if (amountQ8 == 0U) return sample;
  94              		.loc 1 406 3 view .LVU15
  95              		.loc 1 406 6 is_stmt 0 view .LVU16
  96 0000 89B1     		cbz	r1, .L3
 407:Core/Src/main.c ****   int32_t driveQ8 = 256 + ((int32_t)amountQ8 * 3);
  97              		.loc 1 407 3 is_stmt 1 view .LVU17
  98              		.loc 1 407 46 is_stmt 0 view .LVU18
  99 0002 01EB4103 		add	r3, r1, r1, lsl #1
 100              		.loc 1 407 11 view .LVU19
 101 0006 03F58073 		add	r3, r3, #256
 102              	.LVL5:
 408:Core/Src/main.c ****   int32_t x = (sample * driveQ8) >> 8;
 103              		.loc 1 408 3 is_stmt 1 view .LVU20
 104              		.loc 1 408 23 is_stmt 0 view .LVU21
 105 000a 03FB00F0 		mul	r0, r3, r0
 106              	.LVL6:
 107              		.loc 1 408 11 view .LVU22
 108 000e 0012     		asrs	r0, r0, #8
 109              	.LVL7:
 409:Core/Src/main.c ****   int32_t absx = (x < 0) ? -x : x;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 10


 110              		.loc 1 409 3 is_stmt 1 view .LVU23
 111              		.loc 1 409 11 is_stmt 0 view .LVU24
 112 0010 80EAE073 		eor	r3, r0, r0, asr #31
 113              	.LVL8:
 114              		.loc 1 409 11 view .LVU25
 115 0014 A3EBE073 		sub	r3, r3, r0, asr #31
 116              	.LVL9:
 410:Core/Src/main.c ****   int32_t y = (x * 32767) / (32767 + absx);
 117              		.loc 1 410 3 is_stmt 1 view .LVU26
 118              		.loc 1 410 18 is_stmt 0 view .LVU27
 119 0018 C0EBC030 		rsb	r0, r0, r0, lsl #15
 120              	.LVL10:
 121              		.loc 1 410 36 view .LVU28
 122 001c 03F5FF43 		add	r3, r3, #32640
 123              	.LVL11:
 124              		.loc 1 410 36 view .LVU29
 125 0020 7F33     		adds	r3, r3, #127
 126              	.LVL12:
 127              		.loc 1 410 11 view .LVU30
 128 0022 90FBF3F0 		sdiv	r0, r0, r3
 129              	.LVL13:
 411:Core/Src/main.c ****   return y;
 130              		.loc 1 411 3 is_stmt 1 view .LVU31
 131              	.L3:
 412:Core/Src/main.c **** }
 132              		.loc 1 412 1 is_stmt 0 view .LVU32
 133 0026 7047     		bx	lr
 134              		.cfi_endproc
 135              	.LFE136:
 137              		.section	.text.CutoffHzToQ8,"ax",%progbits
 138              		.align	1
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	CutoffHzToQ8:
 144              	.LVL14:
 145              	.LFB138:
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** static int32_t ApplyBitCrush(int32_t sample, uint8_t bits)
 415:Core/Src/main.c **** {
 416:Core/Src/main.c ****   if (bits >= 16U) return sample;
 417:Core/Src/main.c ****   if (bits < 4U) bits = 4U;
 418:Core/Src/main.c ****   int32_t shift = 16 - bits;
 419:Core/Src/main.c ****   int32_t s = ClipS16(sample);
 420:Core/Src/main.c ****   s = (s >> shift) << shift;
 421:Core/Src/main.c ****   return s;
 422:Core/Src/main.c **** }
 423:Core/Src/main.c **** 
 424:Core/Src/main.c **** static uint8_t CutoffHzToQ8(float cutoffHz)
 425:Core/Src/main.c **** {
 146              		.loc 1 425 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 426:Core/Src/main.c ****   if (cutoffHz < 20.0f) cutoffHz = 20.0f;
 151              		.loc 1 426 3 view .LVU34
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 11


 152              		.loc 1 426 6 is_stmt 0 view .LVU35
 153 0000 F3EE047A 		vmov.f32	s15, #2.0e+1
 154 0004 B4EEE70A 		vcmpe.f32	s0, s15
 155 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 156 000c 09D4     		bmi	.L9
 427:Core/Src/main.c ****   if (cutoffHz > 20000.0f) cutoffHz = 20000.0f;
 157              		.loc 1 427 3 is_stmt 1 view .LVU36
 158              		.loc 1 427 6 is_stmt 0 view .LVU37
 159 000e DFED107A 		vldr.32	s15, .L12
 160 0012 B4EEE70A 		vcmpe.f32	s0, s15
 161 0016 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 162 001a 04DD     		ble	.L7
 163              		.loc 1 427 37 discriminator 1 view .LVU38
 164 001c 9FED0C0A 		vldr.32	s0, .L12
 165              	.LVL15:
 166              		.loc 1 427 37 discriminator 1 view .LVU39
 167 0020 01E0     		b	.L7
 168              	.LVL16:
 169              	.L9:
 426:Core/Src/main.c ****   if (cutoffHz < 20.0f) cutoffHz = 20.0f;
 170              		.loc 1 426 34 discriminator 1 view .LVU40
 171 0022 B3EE040A 		vmov.f32	s0, #2.0e+1
 172              	.LVL17:
 173              	.L7:
 428:Core/Src/main.c ****   float norm = (cutoffHz - 20.0f) / (20000.0f - 20.0f);
 174              		.loc 1 428 3 is_stmt 1 view .LVU41
 175              		.loc 1 428 26 is_stmt 0 view .LVU42
 176 0026 F3EE047A 		vmov.f32	s15, #2.0e+1
 177 002a 30EE670A 		vsub.f32	s0, s0, s15
 178              	.LVL18:
 179              		.loc 1 428 9 view .LVU43
 180 002e 9FED097A 		vldr.32	s14, .L12+4
 181 0032 C0EE077A 		vdiv.f32	s15, s0, s14
 182              	.LVL19:
 429:Core/Src/main.c ****   uint32_t q = (uint32_t)(norm * 255.0f);
 183              		.loc 1 429 3 is_stmt 1 view .LVU44
 184              		.loc 1 429 32 is_stmt 0 view .LVU45
 185 0036 9FED087A 		vldr.32	s14, .L12+8
 186 003a 67EE877A 		vmul.f32	s15, s15, s14
 187              	.LVL20:
 188              		.loc 1 429 12 view .LVU46
 189 003e FCEEE77A 		vcvt.u32.f32	s15, s15
 190 0042 17EE900A 		vmov	r0, s15	@ int
 191              	.LVL21:
 430:Core/Src/main.c ****   if (q > 255U) q = 255U;
 192              		.loc 1 430 3 is_stmt 1 view .LVU47
 193              		.loc 1 430 6 is_stmt 0 view .LVU48
 194 0046 FF28     		cmp	r0, #255
 195 0048 00D9     		bls	.L8
 196              		.loc 1 430 19 discriminator 1 view .LVU49
 197 004a FF20     		movs	r0, #255
 198              	.LVL22:
 199              	.L8:
 431:Core/Src/main.c ****   return (uint8_t)q;
 200              		.loc 1 431 3 is_stmt 1 view .LVU50
 432:Core/Src/main.c **** }
 201              		.loc 1 432 1 is_stmt 0 view .LVU51
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 12


 202 004c C0B2     		uxtb	r0, r0
 203              	.LVL23:
 204              		.loc 1 432 1 view .LVU52
 205 004e 7047     		bx	lr
 206              	.L13:
 207              		.align	2
 208              	.L12:
 209 0050 00409C46 		.word	1184645120
 210 0054 00189C46 		.word	1184634880
 211 0058 00007F43 		.word	1132396544
 212              		.cfi_endproc
 213              	.LFE138:
 215              		.section	.text.ResonanceToQ8,"ax",%progbits
 216              		.align	1
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	ResonanceToQ8:
 222              	.LVL24:
 223              	.LFB139:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c **** static uint8_t ResonanceToQ8(float resonance)
 435:Core/Src/main.c **** {
 224              		.loc 1 435 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 436:Core/Src/main.c ****   if (resonance < 0.1f) resonance = 0.1f;
 229              		.loc 1 436 3 view .LVU54
 230              		.loc 1 436 6 is_stmt 0 view .LVU55
 231 0000 DFED137A 		vldr.32	s15, .L20
 232 0004 B4EEE70A 		vcmpe.f32	s0, s15
 233 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 234 000c 09D4     		bmi	.L17
 437:Core/Src/main.c ****   if (resonance > 30.0f) resonance = 30.0f;
 235              		.loc 1 437 3 is_stmt 1 view .LVU56
 236              		.loc 1 437 6 is_stmt 0 view .LVU57
 237 000e F3EE0E7A 		vmov.f32	s15, #3.0e+1
 238 0012 B4EEE70A 		vcmpe.f32	s0, s15
 239 0016 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 240 001a 04DD     		ble	.L15
 241              		.loc 1 437 36 discriminator 1 view .LVU58
 242 001c B3EE0E0A 		vmov.f32	s0, #3.0e+1
 243              	.LVL25:
 244              		.loc 1 437 36 discriminator 1 view .LVU59
 245 0020 01E0     		b	.L15
 246              	.LVL26:
 247              	.L17:
 436:Core/Src/main.c ****   if (resonance < 0.1f) resonance = 0.1f;
 248              		.loc 1 436 35 discriminator 1 view .LVU60
 249 0022 9FED0B0A 		vldr.32	s0, .L20
 250              	.LVL27:
 251              	.L15:
 438:Core/Src/main.c ****   float norm = (resonance - 0.1f) / (30.0f - 0.1f);
 252              		.loc 1 438 3 is_stmt 1 view .LVU61
 253              		.loc 1 438 27 is_stmt 0 view .LVU62
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 13


 254 0026 DFED0A7A 		vldr.32	s15, .L20
 255 002a 30EE670A 		vsub.f32	s0, s0, s15
 256              	.LVL28:
 257              		.loc 1 438 9 view .LVU63
 258 002e 9FED097A 		vldr.32	s14, .L20+4
 259 0032 C0EE077A 		vdiv.f32	s15, s0, s14
 260              	.LVL29:
 439:Core/Src/main.c ****   uint32_t q = (uint32_t)(norm * 255.0f);
 261              		.loc 1 439 3 is_stmt 1 view .LVU64
 262              		.loc 1 439 32 is_stmt 0 view .LVU65
 263 0036 9FED087A 		vldr.32	s14, .L20+8
 264 003a 67EE877A 		vmul.f32	s15, s15, s14
 265              	.LVL30:
 266              		.loc 1 439 12 view .LVU66
 267 003e FCEEE77A 		vcvt.u32.f32	s15, s15
 268 0042 17EE900A 		vmov	r0, s15	@ int
 269              	.LVL31:
 440:Core/Src/main.c ****   if (q > 255U) q = 255U;
 270              		.loc 1 440 3 is_stmt 1 view .LVU67
 271              		.loc 1 440 6 is_stmt 0 view .LVU68
 272 0046 FF28     		cmp	r0, #255
 273 0048 00D9     		bls	.L16
 274              		.loc 1 440 19 discriminator 1 view .LVU69
 275 004a FF20     		movs	r0, #255
 276              	.LVL32:
 277              	.L16:
 441:Core/Src/main.c ****   return (uint8_t)q;
 278              		.loc 1 441 3 is_stmt 1 view .LVU70
 442:Core/Src/main.c **** }
 279              		.loc 1 442 1 is_stmt 0 view .LVU71
 280 004c C0B2     		uxtb	r0, r0
 281              	.LVL33:
 282              		.loc 1 442 1 view .LVU72
 283 004e 7047     		bx	lr
 284              	.L21:
 285              		.align	2
 286              	.L20:
 287 0050 CDCCCC3D 		.word	1036831949
 288 0054 3333EF41 		.word	1106195251
 289 0058 00007F43 		.word	1132396544
 290              		.cfi_endproc
 291              	.LFE139:
 293              		.section	.text.ApplyGlobalDistMode,"ax",%progbits
 294              		.align	1
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	ApplyGlobalDistMode:
 300              	.LVL34:
 301              	.LFB141:
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** static int32_t ApplyOnePoleFilter(int32_t sample, uint8_t type, uint8_t cutQ8, uint8_t resQ8, int32
 445:Core/Src/main.c **** {
 446:Core/Src/main.c ****   if (type == 0U) return sample;
 447:Core/Src/main.c ****   int32_t alpha = 8 + ((int32_t)cutQ8 * 120);
 448:Core/Src/main.c ****   int32_t lp = *state + (((sample - *state) * alpha) >> 15);
 449:Core/Src/main.c ****   *state = lp;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 14


 450:Core/Src/main.c ****   int32_t out = (type == 2U) ? (sample - lp) : lp;
 451:Core/Src/main.c ****   int32_t makeUp = 256 + ((int32_t)resQ8 >> 2);
 452:Core/Src/main.c ****   out = (out * makeUp) >> 8;
 453:Core/Src/main.c ****   return ClipS16(out);
 454:Core/Src/main.c **** }
 455:Core/Src/main.c **** 
 456:Core/Src/main.c **** static int32_t ApplyGlobalDistMode(int32_t sample)
 457:Core/Src/main.c **** {
 302              		.loc 1 457 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		.loc 1 457 1 is_stmt 0 view .LVU74
 307 0000 08B5     		push	{r3, lr}
 308              	.LCFI0:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 3, -8
 311              		.cfi_offset 14, -4
 458:Core/Src/main.c ****   if (g_globalDistQ8 == 0U) return sample;
 312              		.loc 1 458 3 is_stmt 1 view .LVU75
 313              		.loc 1 458 22 is_stmt 0 view .LVU76
 314 0002 1C4B     		ldr	r3, .L32
 315 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 316              		.loc 1 458 6 view .LVU77
 317 0006 FBB1     		cbz	r3, .L22
 459:Core/Src/main.c ****   switch (g_globalDistMode)
 318              		.loc 1 459 3 is_stmt 1 view .LVU78
 319 0008 1B4B     		ldr	r3, .L32+4
 320 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 321 000c DAB2     		uxtb	r2, r3
 322 000e 022B     		cmp	r3, #2
 323 0010 13D0     		beq	.L24
 324 0012 032A     		cmp	r2, #3
 325 0014 19D0     		beq	.L25
 326 0016 012A     		cmp	r2, #1
 327 0018 24D1     		bne	.L26
 328              	.LBB11:
 460:Core/Src/main.c ****   {
 461:Core/Src/main.c ****     case 1U:
 462:Core/Src/main.c ****     {
 463:Core/Src/main.c ****       int32_t drive = 256 + ((int32_t)g_globalDistQ8 * 4);
 329              		.loc 1 463 7 view .LVU79
 330              		.loc 1 463 30 is_stmt 0 view .LVU80
 331 001a 164B     		ldr	r3, .L32
 332 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 333              		.loc 1 463 27 view .LVU81
 334 001e 4033     		adds	r3, r3, #64
 335              	.LVL35:
 464:Core/Src/main.c ****       int32_t x = (sample * drive) >> 8;
 336              		.loc 1 464 7 is_stmt 1 view .LVU82
 337              		.loc 1 464 27 is_stmt 0 view .LVU83
 338 0020 00FB03F3 		mul	r3, r0, r3
 339              	.LVL36:
 340              		.loc 1 464 15 view .LVU84
 341 0024 43F39710 		sbfx	r0, r3, #6, #24
 342              	.LVL37:
 465:Core/Src/main.c ****       if (x > 22000) x = 22000;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 15


 343              		.loc 1 465 7 is_stmt 1 view .LVU85
 344              		.loc 1 465 10 is_stmt 0 view .LVU86
 345 0028 45F2F053 		movw	r3, #22000
 346 002c 9842     		cmp	r0, r3
 347 002e 1EDC     		bgt	.L28
 466:Core/Src/main.c ****       if (x < -22000) x = -22000;
 348              		.loc 1 466 7 is_stmt 1 view .LVU87
 349              		.loc 1 466 10 is_stmt 0 view .LVU88
 350 0030 124B     		ldr	r3, .L32+8
 351 0032 9842     		cmp	r0, r3
 352 0034 08DA     		bge	.L22
 353              		.loc 1 466 25 discriminator 1 view .LVU89
 354 0036 1148     		ldr	r0, .L32+8
 355              	.LVL38:
 356              		.loc 1 466 25 discriminator 1 view .LVU90
 357 0038 06E0     		b	.L22
 358              	.LVL39:
 359              	.L24:
 360              		.loc 1 466 25 discriminator 1 view .LVU91
 361              	.LBE11:
 467:Core/Src/main.c ****       return x;
 468:Core/Src/main.c ****     }
 469:Core/Src/main.c ****     case 2U:
 470:Core/Src/main.c ****       return (sample * (256 + (int32_t)g_globalDistQ8)) >> 8;
 362              		.loc 1 470 7 is_stmt 1 view .LVU92
 363              		.loc 1 470 31 is_stmt 0 view .LVU93
 364 003a 0E4B     		ldr	r3, .L32
 365 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 366              		.loc 1 470 29 view .LVU94
 367 003e 03F58073 		add	r3, r3, #256
 368              		.loc 1 470 22 view .LVU95
 369 0042 00FB03F3 		mul	r3, r0, r3
 370              		.loc 1 470 57 view .LVU96
 371 0046 1812     		asrs	r0, r3, #8
 372              	.LVL40:
 373              	.L22:
 471:Core/Src/main.c ****     case 3U:
 472:Core/Src/main.c ****     {
 473:Core/Src/main.c ****       int32_t x = ApplySoftDist(sample, g_globalDistQ8);
 474:Core/Src/main.c ****       int32_t a = (x < 0) ? -x : x;
 475:Core/Src/main.c ****       if (a < 600) x = 0;
 476:Core/Src/main.c ****       return x;
 477:Core/Src/main.c ****     }
 478:Core/Src/main.c ****     default:
 479:Core/Src/main.c ****       return ApplySoftDist(sample, g_globalDistQ8);
 480:Core/Src/main.c ****   }
 481:Core/Src/main.c **** }
 374              		.loc 1 481 1 view .LVU97
 375 0048 08BD     		pop	{r3, pc}
 376              	.LVL41:
 377              	.L25:
 378              	.LBB12:
 473:Core/Src/main.c ****       int32_t a = (x < 0) ? -x : x;
 379              		.loc 1 473 7 is_stmt 1 view .LVU98
 473:Core/Src/main.c ****       int32_t a = (x < 0) ? -x : x;
 380              		.loc 1 473 19 is_stmt 0 view .LVU99
 381 004a 0A4B     		ldr	r3, .L32
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 16


 382 004c 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 383 004e FFF7FEFF 		bl	ApplySoftDist
 384              	.LVL42:
 474:Core/Src/main.c ****       if (a < 600) x = 0;
 385              		.loc 1 474 7 is_stmt 1 view .LVU100
 474:Core/Src/main.c ****       if (a < 600) x = 0;
 386              		.loc 1 474 15 is_stmt 0 view .LVU101
 387 0052 80EAE073 		eor	r3, r0, r0, asr #31
 388 0056 A3EBE073 		sub	r3, r3, r0, asr #31
 389              	.LVL43:
 475:Core/Src/main.c ****       return x;
 390              		.loc 1 475 7 is_stmt 1 view .LVU102
 475:Core/Src/main.c ****       return x;
 391              		.loc 1 475 10 is_stmt 0 view .LVU103
 392 005a B3F5167F 		cmp	r3, #600
 393 005e F3DA     		bge	.L22
 475:Core/Src/main.c ****       return x;
 394              		.loc 1 475 22 discriminator 1 view .LVU104
 395 0060 0020     		movs	r0, #0
 396              	.LVL44:
 475:Core/Src/main.c ****       return x;
 397              		.loc 1 475 22 discriminator 1 view .LVU105
 398 0062 F1E7     		b	.L22
 399              	.LVL45:
 400              	.L26:
 475:Core/Src/main.c ****       return x;
 401              		.loc 1 475 22 discriminator 1 view .LVU106
 402              	.LBE12:
 479:Core/Src/main.c ****   }
 403              		.loc 1 479 7 is_stmt 1 view .LVU107
 479:Core/Src/main.c ****   }
 404              		.loc 1 479 14 is_stmt 0 view .LVU108
 405 0064 034B     		ldr	r3, .L32
 406 0066 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 407 0068 FFF7FEFF 		bl	ApplySoftDist
 408              	.LVL46:
 479:Core/Src/main.c ****   }
 409              		.loc 1 479 14 view .LVU109
 410 006c ECE7     		b	.L22
 411              	.LVL47:
 412              	.L28:
 413              	.LBB13:
 465:Core/Src/main.c ****       if (x < -22000) x = -22000;
 414              		.loc 1 465 24 discriminator 1 view .LVU110
 415 006e 45F2F050 		movw	r0, #22000
 416              	.LVL48:
 465:Core/Src/main.c ****       if (x < -22000) x = -22000;
 417              		.loc 1 465 24 discriminator 1 view .LVU111
 418 0072 E9E7     		b	.L22
 419              	.L33:
 420              		.align	2
 421              	.L32:
 422 0074 00000000 		.word	g_globalDistQ8
 423 0078 00000000 		.word	g_globalDistMode
 424 007c 10AAFFFF 		.word	-22000
 425              	.LBE13:
 426              		.cfi_endproc
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 17


 427              	.LFE141:
 429              		.section	.text.FastRandU32,"ax",%progbits
 430              		.align	1
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	FastRandU32:
 436              	.LFB142:
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** static uint32_t FastRandU32(void)
 484:Core/Src/main.c **** {
 437              		.loc 1 484 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 485:Core/Src/main.c ****   g_noiseState = (g_noiseState * 1664525U) + 1013904223U;
 442              		.loc 1 485 3 view .LVU113
 443              		.loc 1 485 32 is_stmt 0 view .LVU114
 444 0000 034B     		ldr	r3, .L35
 445 0002 1A68     		ldr	r2, [r3]
 446              		.loc 1 485 44 view .LVU115
 447 0004 0349     		ldr	r1, .L35+4
 448 0006 0448     		ldr	r0, .L35+8
 449 0008 01FB0200 		mla	r0, r1, r2, r0
 450              		.loc 1 485 16 view .LVU116
 451 000c 1860     		str	r0, [r3]
 486:Core/Src/main.c ****   return g_noiseState;
 452              		.loc 1 486 3 is_stmt 1 view .LVU117
 487:Core/Src/main.c **** }
 453              		.loc 1 487 1 is_stmt 0 view .LVU118
 454 000e 7047     		bx	lr
 455              	.L36:
 456              		.align	2
 457              	.L35:
 458 0010 00000000 		.word	g_noiseState
 459 0014 0D661900 		.word	1664525
 460 0018 5FF36E3C 		.word	1013904223
 461              		.cfi_endproc
 462              	.LFE142:
 464              		.section	.text.FAT32_ClusterToLba,"ax",%progbits
 465              		.align	1
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	FAT32_ClusterToLba:
 471              	.LVL49:
 472              	.LFB147:
 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** static void Debug_LED_Init(void)
 490:Core/Src/main.c **** {
 491:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 492:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 493:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   GPIO_InitTypeDef gi = {0};
 496:Core/Src/main.c ****   gi.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 18


 497:Core/Src/main.c ****   gi.Pull = GPIO_NOPULL;
 498:Core/Src/main.c ****   gi.Speed = GPIO_SPEED_FREQ_LOW;
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   gi.Pin = DEBUG_LED_PIN;
 501:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED_PORT, &gi);
 502:Core/Src/main.c ****   gi.Pin = DEBUG_LED2_PIN;
 503:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED2_PORT, &gi);
 504:Core/Src/main.c ****   gi.Pin = DEBUG_LED3_PIN;
 505:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED3_PORT, &gi);
 506:Core/Src/main.c **** }
 507:Core/Src/main.c **** 
 508:Core/Src/main.c **** static void Debug_LED_Blink(int times)
 509:Core/Src/main.c **** {
 510:Core/Src/main.c ****   for (int i = 0; i < times; i++)
 511:Core/Src/main.c ****   {
 512:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED_PORT, DEBUG_LED_PIN, GPIO_PIN_SET);
 513:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED2_PORT, DEBUG_LED2_PIN, GPIO_PIN_SET);
 514:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED3_PORT, DEBUG_LED3_PIN, GPIO_PIN_SET);
 515:Core/Src/main.c ****     HAL_Delay(120);
 516:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED_PORT, DEBUG_LED_PIN, GPIO_PIN_RESET);
 517:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED2_PORT, DEBUG_LED2_PIN, GPIO_PIN_RESET);
 518:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED3_PORT, DEBUG_LED3_PIN, GPIO_PIN_RESET);
 519:Core/Src/main.c ****     HAL_Delay(120);
 520:Core/Src/main.c ****   }
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** static int SD_ReadSectors(uint32_t lba, uint8_t *buf, uint32_t count)
 524:Core/Src/main.c **** {
 525:Core/Src/main.c ****   if (HAL_SD_ReadBlocks(&hsd, buf, lba, count, HAL_MAX_DELAY) != HAL_OK) return -1;
 526:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 527:Core/Src/main.c ****   return 0;
 528:Core/Src/main.c **** }
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** static int FAT32_Init(Fat32Info *fs)
 531:Core/Src/main.c **** {
 532:Core/Src/main.c ****   uint8_t sec[512];
 533:Core/Src/main.c ****   uint32_t part_lba = 0;
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   if (SD_ReadSectors(0, sec, 1) != 0) return -1;
 536:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   if (!(sec[0] == 0xEB || sec[0] == 0xE9))
 539:Core/Src/main.c ****   {
 540:Core/Src/main.c ****     part_lba = le32(&sec[446 + 8]);
 541:Core/Src/main.c ****     if (part_lba == 0) return -3;
 542:Core/Src/main.c ****     if (SD_ReadSectors(part_lba, sec, 1) != 0) return -4;
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   if (le16(&sec[11]) != 512) return -5;
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   uint16_t reserved = le16(&sec[14]);
 548:Core/Src/main.c ****   uint8_t fats = sec[16];
 549:Core/Src/main.c ****   uint32_t sectors_per_fat = le32(&sec[36]);
 550:Core/Src/main.c ****   uint32_t root_cluster = le32(&sec[44]);
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   fs->part_lba = part_lba;
 553:Core/Src/main.c ****   fs->sectors_per_cluster = sec[13];
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 19


 554:Core/Src/main.c ****   fs->sectors_per_fat = sectors_per_fat;
 555:Core/Src/main.c ****   fs->fat_lba = part_lba + reserved;
 556:Core/Src/main.c ****   fs->data_lba = part_lba + reserved + (fats * sectors_per_fat);
 557:Core/Src/main.c ****   fs->root_cluster = root_cluster;
 558:Core/Src/main.c ****   return 0;
 559:Core/Src/main.c **** }
 560:Core/Src/main.c **** 
 561:Core/Src/main.c **** static uint32_t FAT32_ClusterToLba(const Fat32Info *fs, uint32_t cluster)
 562:Core/Src/main.c **** {
 473              		.loc 1 562 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 563:Core/Src/main.c ****   return fs->data_lba + (cluster - 2U) * fs->sectors_per_cluster;
 478              		.loc 1 563 3 view .LVU120
 479              		.loc 1 563 12 is_stmt 0 view .LVU121
 480 0000 8368     		ldr	r3, [r0, #8]
 481              		.loc 1 563 34 view .LVU122
 482 0002 0239     		subs	r1, r1, #2
 483              	.LVL50:
 484              		.loc 1 563 44 view .LVU123
 485 0004 007D     		ldrb	r0, [r0, #20]	@ zero_extendqisi2
 486              	.LVL51:
 564:Core/Src/main.c **** }
 487              		.loc 1 564 1 view .LVU124
 488 0006 00FB0130 		mla	r0, r0, r1, r3
 489 000a 7047     		bx	lr
 490              		.cfi_endproc
 491              	.LFE147:
 493              		.section	.text.EntryCluster,"ax",%progbits
 494              		.align	1
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 499              	EntryCluster:
 500              	.LVL52:
 501              	.LFB149:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** static int FAT32_NextCluster(const Fat32Info *fs, uint32_t cluster, uint32_t *next_cluster)
 567:Core/Src/main.c **** {
 568:Core/Src/main.c ****   uint8_t sec[512];
 569:Core/Src/main.c ****   uint32_t fat_offset = cluster * 4U;
 570:Core/Src/main.c ****   uint32_t fat_sector = fs->fat_lba + (fat_offset / 512U);
 571:Core/Src/main.c ****   uint32_t ent_offset = fat_offset % 512U;
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   if (SD_ReadSectors(fat_sector, sec, 1) != 0) return -1;
 574:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 575:Core/Src/main.c ****   return 0;
 576:Core/Src/main.c **** }
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** static uint32_t EntryCluster(const uint8_t *entry)
 579:Core/Src/main.c **** {
 502              		.loc 1 579 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 20


 506              		.loc 1 579 1 is_stmt 0 view .LVU126
 507 0000 38B5     		push	{r3, r4, r5, lr}
 508              	.LCFI1:
 509              		.cfi_def_cfa_offset 16
 510              		.cfi_offset 3, -16
 511              		.cfi_offset 4, -12
 512              		.cfi_offset 5, -8
 513              		.cfi_offset 14, -4
 514 0002 0446     		mov	r4, r0
 580:Core/Src/main.c ****   uint32_t cl_hi = le16(&entry[20]);
 515              		.loc 1 580 3 is_stmt 1 view .LVU127
 516              		.loc 1 580 20 is_stmt 0 view .LVU128
 517 0004 1430     		adds	r0, r0, #20
 518              	.LVL53:
 519              		.loc 1 580 20 view .LVU129
 520 0006 FFF7FEFF 		bl	le16
 521              	.LVL54:
 522 000a 0546     		mov	r5, r0
 523              	.LVL55:
 581:Core/Src/main.c ****   uint32_t cl_lo = le16(&entry[26]);
 524              		.loc 1 581 3 is_stmt 1 view .LVU130
 525              		.loc 1 581 20 is_stmt 0 view .LVU131
 526 000c 04F11A00 		add	r0, r4, #26
 527              	.LVL56:
 528              		.loc 1 581 20 view .LVU132
 529 0010 FFF7FEFF 		bl	le16
 530              	.LVL57:
 582:Core/Src/main.c ****   return (cl_hi << 16) | cl_lo;
 531              		.loc 1 582 3 is_stmt 1 view .LVU133
 583:Core/Src/main.c **** }
 532              		.loc 1 583 1 is_stmt 0 view .LVU134
 533 0014 40EA0540 		orr	r0, r0, r5, lsl #16
 534              	.LVL58:
 535              		.loc 1 583 1 view .LVU135
 536 0018 38BD     		pop	{r3, r4, r5, pc}
 537              		.loc 1 583 1 view .LVU136
 538              		.cfi_endproc
 539              	.LFE149:
 541              		.section	.text.IsWavEntry,"ax",%progbits
 542              		.align	1
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 547              	IsWavEntry:
 548              	.LVL59:
 549              	.LFB150:
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** static int IsWavEntry(const uint8_t *entry)
 586:Core/Src/main.c **** {
 550              		.loc 1 586 1 is_stmt 1 view -0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554              		@ link register save eliminated.
 587:Core/Src/main.c ****   uint8_t e0 = entry[8], e1 = entry[9], e2 = entry[10];
 555              		.loc 1 587 3 view .LVU138
 556              		.loc 1 587 11 is_stmt 0 view .LVU139
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 21


 557 0000 037A     		ldrb	r3, [r0, #8]	@ zero_extendqisi2
 558              	.LVL60:
 559              		.loc 1 587 26 view .LVU140
 560 0002 427A     		ldrb	r2, [r0, #9]	@ zero_extendqisi2
 561              	.LVL61:
 562              		.loc 1 587 41 view .LVU141
 563 0004 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 564              	.LVL62:
 588:Core/Src/main.c ****   if (e0 >= 'a' && e0 <= 'z') e0 -= 32;
 565              		.loc 1 588 3 is_stmt 1 view .LVU142
 566              		.loc 1 588 17 is_stmt 0 view .LVU143
 567 0006 A3F16100 		sub	r0, r3, #97
 568              	.LVL63:
 569              		.loc 1 588 17 view .LVU144
 570 000a C0B2     		uxtb	r0, r0
 571              		.loc 1 588 6 view .LVU145
 572 000c 1928     		cmp	r0, #25
 573 000e 01D8     		bhi	.L41
 574              		.loc 1 588 31 is_stmt 1 discriminator 1 view .LVU146
 575              		.loc 1 588 34 is_stmt 0 discriminator 1 view .LVU147
 576 0010 203B     		subs	r3, r3, #32
 577              	.LVL64:
 578              		.loc 1 588 34 discriminator 1 view .LVU148
 579 0012 DBB2     		uxtb	r3, r3
 580              	.LVL65:
 581              	.L41:
 589:Core/Src/main.c ****   if (e1 >= 'a' && e1 <= 'z') e1 -= 32;
 582              		.loc 1 589 3 is_stmt 1 view .LVU149
 583              		.loc 1 589 17 is_stmt 0 view .LVU150
 584 0014 A2F16100 		sub	r0, r2, #97
 585 0018 C0B2     		uxtb	r0, r0
 586              		.loc 1 589 6 view .LVU151
 587 001a 1928     		cmp	r0, #25
 588 001c 01D8     		bhi	.L42
 589              		.loc 1 589 31 is_stmt 1 discriminator 1 view .LVU152
 590              		.loc 1 589 34 is_stmt 0 discriminator 1 view .LVU153
 591 001e 203A     		subs	r2, r2, #32
 592              	.LVL66:
 593              		.loc 1 589 34 discriminator 1 view .LVU154
 594 0020 D2B2     		uxtb	r2, r2
 595              	.LVL67:
 596              	.L42:
 590:Core/Src/main.c ****   if (e2 >= 'a' && e2 <= 'z') e2 -= 32;
 597              		.loc 1 590 3 is_stmt 1 view .LVU155
 598              		.loc 1 590 17 is_stmt 0 view .LVU156
 599 0022 A1F16100 		sub	r0, r1, #97
 600 0026 C0B2     		uxtb	r0, r0
 601              		.loc 1 590 6 view .LVU157
 602 0028 1928     		cmp	r0, #25
 603 002a 01D8     		bhi	.L43
 604              		.loc 1 590 31 is_stmt 1 discriminator 1 view .LVU158
 605              		.loc 1 590 34 is_stmt 0 discriminator 1 view .LVU159
 606 002c 2039     		subs	r1, r1, #32
 607              	.LVL68:
 608              		.loc 1 590 34 discriminator 1 view .LVU160
 609 002e C9B2     		uxtb	r1, r1
 610              	.LVL69:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 22


 611              	.L43:
 591:Core/Src/main.c ****   return (e0 == 'W' && e1 == 'A' && e2 == 'V');
 612              		.loc 1 591 3 is_stmt 1 view .LVU161
 613              		.loc 1 591 34 is_stmt 0 view .LVU162
 614 0030 572B     		cmp	r3, #87
 615 0032 01D0     		beq	.L48
 616              		.loc 1 591 34 discriminator 6 view .LVU163
 617 0034 0020     		movs	r0, #0
 618 0036 7047     		bx	lr
 619              	.L48:
 620              		.loc 1 591 21 discriminator 1 view .LVU164
 621 0038 412A     		cmp	r2, #65
 622 003a 01D0     		beq	.L49
 623              		.loc 1 591 34 discriminator 6 view .LVU165
 624 003c 0020     		movs	r0, #0
 625 003e 7047     		bx	lr
 626              	.L49:
 627              		.loc 1 591 34 discriminator 3 view .LVU166
 628 0040 5629     		cmp	r1, #86
 629 0042 01D0     		beq	.L47
 630              		.loc 1 591 34 discriminator 6 view .LVU167
 631 0044 0020     		movs	r0, #0
 632 0046 7047     		bx	lr
 633              	.L47:
 634              		.loc 1 591 34 discriminator 5 view .LVU168
 635 0048 0120     		movs	r0, #1
 592:Core/Src/main.c **** }
 636              		.loc 1 592 1 view .LVU169
 637 004a 7047     		bx	lr
 638              		.cfi_endproc
 639              	.LFE150:
 641              		.section	.text.ClipS16,"ax",%progbits
 642              		.align	1
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 647              	ClipS16:
 648              	.LVL70:
 649              	.LFB157:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** static int FAT32_FindRootDirCluster(const Fat32Info *fs, const char *dirName, uint32_t *cluster_out
 595:Core/Src/main.c **** {
 596:Core/Src/main.c ****   uint8_t sec[512];
 597:Core/Src/main.c ****   uint32_t cluster = fs->root_cluster;
 598:Core/Src/main.c ****   char name83[8] = {' ',' ',' ',' ',' ',' ',' ',' '};
 599:Core/Src/main.c ****   for (int i = 0; i < 8 && dirName[i] != '\0'; i++)
 600:Core/Src/main.c ****   {
 601:Core/Src/main.c ****     char c = dirName[i];
 602:Core/Src/main.c ****     if (c >= 'a' && c <= 'z') c -= 32;
 603:Core/Src/main.c ****     name83[i] = c;
 604:Core/Src/main.c ****   }
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   while (cluster >= 2U && cluster < 0x0FFFFFF8U)
 607:Core/Src/main.c ****   {
 608:Core/Src/main.c ****     for (uint32_t s = 0; s < fs->sectors_per_cluster; s++)
 609:Core/Src/main.c ****     {
 610:Core/Src/main.c ****       uint32_t lba = FAT32_ClusterToLba(fs, cluster) + s;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 23


 611:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****       for (int off = 0; off < 512; off += 32)
 614:Core/Src/main.c ****       {
 615:Core/Src/main.c ****         uint8_t *entry = &sec[off];
 616:Core/Src/main.c ****         uint8_t first = entry[0];
 617:Core/Src/main.c ****         if (first == 0x00) return -2;
 618:Core/Src/main.c ****         if (first == 0xE5) continue;
 619:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
 620:Core/Src/main.c ****         if ((entry[11] & 0x10) == 0) continue;
 621:Core/Src/main.c ****         if (entry[0] == '.') continue;
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****         if (memcmp(entry, name83, 8) == 0)
 624:Core/Src/main.c ****         {
 625:Core/Src/main.c ****           uint32_t cl = EntryCluster(entry);
 626:Core/Src/main.c ****           if (cl < 2) return -3;
 627:Core/Src/main.c ****           *cluster_out = cl;
 628:Core/Src/main.c ****           return 0;
 629:Core/Src/main.c ****         }
 630:Core/Src/main.c ****       }
 631:Core/Src/main.c ****     }
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****     uint32_t next;
 634:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -4;
 635:Core/Src/main.c ****     cluster = next;
 636:Core/Src/main.c ****   }
 637:Core/Src/main.c ****   return -5;
 638:Core/Src/main.c **** }
 639:Core/Src/main.c **** 
 640:Core/Src/main.c **** static int FAT32_OpenWavInDirByIndex(const Fat32Info *fs, uint32_t dir_cluster, uint32_t wav_index,
 641:Core/Src/main.c **** {
 642:Core/Src/main.c ****   uint8_t sec[512];
 643:Core/Src/main.c ****   uint32_t cluster = dir_cluster;
 644:Core/Src/main.c ****   uint32_t found = 0;
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   while (cluster >= 2U && cluster < 0x0FFFFFF8U)
 647:Core/Src/main.c ****   {
 648:Core/Src/main.c ****     for (uint32_t s = 0; s < fs->sectors_per_cluster; s++)
 649:Core/Src/main.c ****     {
 650:Core/Src/main.c ****       uint32_t lba = FAT32_ClusterToLba(fs, cluster) + s;
 651:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****       for (int off = 0; off < 512; off += 32)
 654:Core/Src/main.c ****       {
 655:Core/Src/main.c ****         uint8_t *entry = &sec[off];
 656:Core/Src/main.c ****         uint8_t first = entry[0];
 657:Core/Src/main.c ****         if (first == 0x00) return -2;
 658:Core/Src/main.c ****         if (first == 0xE5) continue;
 659:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****         uint8_t attr = entry[11];
 662:Core/Src/main.c ****         if (attr & 0x08) continue;
 663:Core/Src/main.c ****         if (attr & 0x10) continue;
 664:Core/Src/main.c ****         if (!IsWavEntry(entry)) continue;
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****         if (found == wav_index)
 667:Core/Src/main.c ****         {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 24


 668:Core/Src/main.c ****           memset(file, 0, sizeof(*file));
 669:Core/Src/main.c ****           file->fs = *fs;
 670:Core/Src/main.c ****           file->first_cluster = EntryCluster(entry);
 671:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 672:Core/Src/main.c ****           file->file_size = le32(&entry[28]);
 673:Core/Src/main.c ****           return 0;
 674:Core/Src/main.c ****         }
 675:Core/Src/main.c ****         found++;
 676:Core/Src/main.c ****       }
 677:Core/Src/main.c ****     }
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****     uint32_t next;
 680:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -3;
 681:Core/Src/main.c ****     cluster = next;
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c ****   return -4;
 684:Core/Src/main.c **** }
 685:Core/Src/main.c **** 
 686:Core/Src/main.c **** static int File_AdvanceSector(FileCtx *file)
 687:Core/Src/main.c **** {
 688:Core/Src/main.c ****   file->sector_in_cluster++;
 689:Core/Src/main.c ****   if (file->sector_in_cluster >= file->fs.sectors_per_cluster)
 690:Core/Src/main.c ****   {
 691:Core/Src/main.c ****     uint32_t next;
 692:Core/Src/main.c ****     if (FAT32_NextCluster(&file->fs, file->current_cluster, &next) != 0) return -1;
 693:Core/Src/main.c ****     if (next >= 0x0FFFFFF8U) return -2;
 694:Core/Src/main.c ****     file->current_cluster = next;
 695:Core/Src/main.c ****     file->sector_in_cluster = 0;
 696:Core/Src/main.c ****   }
 697:Core/Src/main.c ****   file->sector_valid = 0;
 698:Core/Src/main.c ****   file->sector_offset = 0;
 699:Core/Src/main.c ****   return 0;
 700:Core/Src/main.c **** }
 701:Core/Src/main.c **** 
 702:Core/Src/main.c **** static int File_Read(FileCtx *file, uint8_t *dst, uint32_t bytes, uint32_t *read_bytes)
 703:Core/Src/main.c **** {
 704:Core/Src/main.c ****   *read_bytes = 0;
 705:Core/Src/main.c ****   while (bytes > 0 && file->pos < file->file_size)
 706:Core/Src/main.c ****   {
 707:Core/Src/main.c ****     if (!file->sector_valid)
 708:Core/Src/main.c ****     {
 709:Core/Src/main.c ****       uint32_t lba = FAT32_ClusterToLba(&file->fs, file->current_cluster) + file->sector_in_cluster
 710:Core/Src/main.c ****       if (SD_ReadSectors(lba, file->sector_buf, 1) != 0) return -1;
 711:Core/Src/main.c ****       file->sector_valid = 1;
 712:Core/Src/main.c ****       file->sector_offset = 0;
 713:Core/Src/main.c ****     }
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****     uint32_t remain_sector = 512U - file->sector_offset;
 716:Core/Src/main.c ****     uint32_t remain_file = file->file_size - file->pos;
 717:Core/Src/main.c ****     uint32_t n = bytes;
 718:Core/Src/main.c ****     if (n > remain_sector) n = remain_sector;
 719:Core/Src/main.c ****     if (n > remain_file) n = remain_file;
 720:Core/Src/main.c **** 
 721:Core/Src/main.c ****     memcpy(dst, &file->sector_buf[file->sector_offset], n);
 722:Core/Src/main.c ****     dst += n;
 723:Core/Src/main.c ****     bytes -= n;
 724:Core/Src/main.c ****     file->pos += n;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 25


 725:Core/Src/main.c ****     file->sector_offset += (uint16_t)n;
 726:Core/Src/main.c ****     *read_bytes += n;
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****     if (file->sector_offset >= 512U)
 729:Core/Src/main.c ****     {
 730:Core/Src/main.c ****       if (File_AdvanceSector(file) != 0 && file->pos < file->file_size) return -2;
 731:Core/Src/main.c ****     }
 732:Core/Src/main.c ****   }
 733:Core/Src/main.c ****   return 0;
 734:Core/Src/main.c **** }
 735:Core/Src/main.c **** 
 736:Core/Src/main.c **** static int File_Skip(FileCtx *file, uint32_t bytes)
 737:Core/Src/main.c **** {
 738:Core/Src/main.c ****   uint8_t tmp[64];
 739:Core/Src/main.c ****   while (bytes > 0)
 740:Core/Src/main.c ****   {
 741:Core/Src/main.c ****     uint32_t chunk = (bytes > sizeof(tmp)) ? sizeof(tmp) : bytes;
 742:Core/Src/main.c ****     uint32_t got = 0;
 743:Core/Src/main.c ****     if (File_Read(file, tmp, chunk, &got) != 0) return -1;
 744:Core/Src/main.c ****     if (got == 0) break;
 745:Core/Src/main.c ****     bytes -= got;
 746:Core/Src/main.c ****   }
 747:Core/Src/main.c ****   return 0;
 748:Core/Src/main.c **** }
 749:Core/Src/main.c **** 
 750:Core/Src/main.c **** static int WAV_ReadHeader(FileCtx *file, WavInfo *wav)
 751:Core/Src/main.c **** {
 752:Core/Src/main.c ****   uint8_t hdr[12];
 753:Core/Src/main.c ****   uint32_t got = 0;
 754:Core/Src/main.c ****   if (File_Read(file, hdr, sizeof(hdr), &got) != 0 || got != sizeof(hdr)) return -1;
 755:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****   memset(wav, 0, sizeof(*wav));
 758:Core/Src/main.c ****   while (1)
 759:Core/Src/main.c ****   {
 760:Core/Src/main.c ****     uint8_t ch[8];
 761:Core/Src/main.c ****     if (File_Read(file, ch, sizeof(ch), &got) != 0 || got != sizeof(ch)) return -3;
 762:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 763:Core/Src/main.c **** 
 764:Core/Src/main.c ****     if (memcmp(&ch[0], "fmt ", 4) == 0)
 765:Core/Src/main.c ****     {
 766:Core/Src/main.c ****       uint8_t fmt[40];
 767:Core/Src/main.c ****       uint32_t take = (chunk_size > sizeof(fmt)) ? sizeof(fmt) : chunk_size;
 768:Core/Src/main.c ****       if (File_Read(file, fmt, take, &got) != 0 || got != take) return -4;
 769:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****       uint16_t audio_fmt = le16(&fmt[0]);
 772:Core/Src/main.c ****       wav->channels = le16(&fmt[2]);
 773:Core/Src/main.c ****       wav->sample_rate = le32(&fmt[4]);
 774:Core/Src/main.c ****       wav->bits_per_sample = le16(&fmt[14]);
 775:Core/Src/main.c ****       if (audio_fmt != 1) return -6;
 776:Core/Src/main.c ****     }
 777:Core/Src/main.c ****     else if (memcmp(&ch[0], "data", 4) == 0)
 778:Core/Src/main.c ****     {
 779:Core/Src/main.c ****       wav->data_size = chunk_size;
 780:Core/Src/main.c ****       break;
 781:Core/Src/main.c ****     }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 26


 782:Core/Src/main.c ****     else
 783:Core/Src/main.c ****     {
 784:Core/Src/main.c ****       if (File_Skip(file, chunk_size) != 0) return -7;
 785:Core/Src/main.c ****     }
 786:Core/Src/main.c ****   }
 787:Core/Src/main.c **** 
 788:Core/Src/main.c ****   if (wav->bits_per_sample != 16) return -8;
 789:Core/Src/main.c ****   if (!(wav->channels == 1 || wav->channels == 2)) return -9;
 790:Core/Src/main.c ****   return 0;
 791:Core/Src/main.c **** }
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** static int16_t ClipS16(int32_t x)
 794:Core/Src/main.c **** {
 650              		.loc 1 794 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		@ link register save eliminated.
 795:Core/Src/main.c ****   if (x > 32767) return 32767;
 655              		.loc 1 795 3 view .LVU171
 656              		.loc 1 795 6 is_stmt 0 view .LVU172
 657 0000 B0F5004F 		cmp	r0, #32768
 658 0004 04DA     		bge	.L52
 796:Core/Src/main.c ****   if (x < -32768) return -32768;
 659              		.loc 1 796 3 is_stmt 1 view .LVU173
 660              		.loc 1 796 6 is_stmt 0 view .LVU174
 661 0006 10F5004F 		cmn	r0, #32768
 662 000a 04DB     		blt	.L53
 797:Core/Src/main.c ****   return (int16_t)x;
 663              		.loc 1 797 3 is_stmt 1 view .LVU175
 664              		.loc 1 797 10 is_stmt 0 view .LVU176
 665 000c 00B2     		sxth	r0, r0
 666              	.LVL71:
 667              		.loc 1 797 10 view .LVU177
 668 000e 7047     		bx	lr
 669              	.LVL72:
 670              	.L52:
 795:Core/Src/main.c ****   if (x > 32767) return 32767;
 671              		.loc 1 795 25 discriminator 1 view .LVU178
 672 0010 47F6FF70 		movw	r0, #32767
 673              	.LVL73:
 795:Core/Src/main.c ****   if (x > 32767) return 32767;
 674              		.loc 1 795 25 discriminator 1 view .LVU179
 675 0014 7047     		bx	lr
 676              	.LVL74:
 677              	.L53:
 796:Core/Src/main.c ****   if (x < -32768) return -32768;
 678              		.loc 1 796 26 discriminator 1 view .LVU180
 679 0016 0148     		ldr	r0, .L54
 680              	.LVL75:
 798:Core/Src/main.c **** }
 681              		.loc 1 798 1 view .LVU181
 682 0018 7047     		bx	lr
 683              	.L55:
 684 001a 00BF     		.align	2
 685              	.L54:
 686 001c 0080FFFF 		.word	-32768
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 27


 687              		.cfi_endproc
 688              	.LFE157:
 690              		.section	.text.ApplyBitCrush,"ax",%progbits
 691              		.align	1
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 696              	ApplyBitCrush:
 697              	.LVL76:
 698              	.LFB137:
 415:Core/Src/main.c ****   if (bits >= 16U) return sample;
 699              		.loc 1 415 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 416:Core/Src/main.c ****   if (bits < 4U) bits = 4U;
 703              		.loc 1 416 3 view .LVU183
 416:Core/Src/main.c ****   if (bits < 4U) bits = 4U;
 704              		.loc 1 416 6 is_stmt 0 view .LVU184
 705 0000 0F29     		cmp	r1, #15
 706 0002 0AD8     		bhi	.L62
 415:Core/Src/main.c ****   if (bits >= 16U) return sample;
 707              		.loc 1 415 1 view .LVU185
 708 0004 10B5     		push	{r4, lr}
 709              	.LCFI2:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 417:Core/Src/main.c ****   int32_t shift = 16 - bits;
 713              		.loc 1 417 3 is_stmt 1 view .LVU186
 417:Core/Src/main.c ****   int32_t shift = 16 - bits;
 714              		.loc 1 417 6 is_stmt 0 view .LVU187
 715 0006 0329     		cmp	r1, #3
 716 0008 00D8     		bhi	.L58
 417:Core/Src/main.c ****   int32_t shift = 16 - bits;
 717              		.loc 1 417 23 discriminator 1 view .LVU188
 718 000a 0421     		movs	r1, #4
 719              	.LVL77:
 720              	.L58:
 418:Core/Src/main.c ****   int32_t s = ClipS16(sample);
 721              		.loc 1 418 3 is_stmt 1 view .LVU189
 418:Core/Src/main.c ****   int32_t s = ClipS16(sample);
 722              		.loc 1 418 11 is_stmt 0 view .LVU190
 723 000c C1F11004 		rsb	r4, r1, #16
 724              	.LVL78:
 419:Core/Src/main.c ****   s = (s >> shift) << shift;
 725              		.loc 1 419 3 is_stmt 1 view .LVU191
 419:Core/Src/main.c ****   s = (s >> shift) << shift;
 726              		.loc 1 419 15 is_stmt 0 view .LVU192
 727 0010 FFF7FEFF 		bl	ClipS16
 728              	.LVL79:
 420:Core/Src/main.c ****   return s;
 729              		.loc 1 420 3 is_stmt 1 view .LVU193
 420:Core/Src/main.c ****   return s;
 730              		.loc 1 420 10 is_stmt 0 view .LVU194
 731 0014 2041     		asrs	r0, r0, r4
 732              	.LVL80:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 28


 420:Core/Src/main.c ****   return s;
 733              		.loc 1 420 5 view .LVU195
 734 0016 A040     		lsls	r0, r0, r4
 735              	.LVL81:
 421:Core/Src/main.c **** }
 736              		.loc 1 421 3 is_stmt 1 view .LVU196
 422:Core/Src/main.c **** 
 737              		.loc 1 422 1 is_stmt 0 view .LVU197
 738 0018 10BD     		pop	{r4, pc}
 739              	.LVL82:
 740              	.L62:
 741              	.LCFI3:
 742              		.cfi_def_cfa_offset 0
 743              		.cfi_restore 4
 744              		.cfi_restore 14
 422:Core/Src/main.c **** 
 745              		.loc 1 422 1 view .LVU198
 746 001a 7047     		bx	lr
 747              		.cfi_endproc
 748              	.LFE137:
 750              		.section	.text.ApplyOnePoleFilter,"ax",%progbits
 751              		.align	1
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 756              	ApplyOnePoleFilter:
 757              	.LVL83:
 758              	.LFB140:
 445:Core/Src/main.c ****   if (type == 0U) return sample;
 759              		.loc 1 445 1 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 4, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 445:Core/Src/main.c ****   if (type == 0U) return sample;
 763              		.loc 1 445 1 is_stmt 0 view .LVU200
 764 0000 10B5     		push	{r4, lr}
 765              	.LCFI4:
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 4, -8
 768              		.cfi_offset 14, -4
 769 0002 029C     		ldr	r4, [sp, #8]
 446:Core/Src/main.c ****   int32_t alpha = 8 + ((int32_t)cutQ8 * 120);
 770              		.loc 1 446 3 is_stmt 1 view .LVU201
 446:Core/Src/main.c ****   int32_t alpha = 8 + ((int32_t)cutQ8 * 120);
 771              		.loc 1 446 6 is_stmt 0 view .LVU202
 772 0004 B9B1     		cbz	r1, .L65
 773 0006 8E46     		mov	lr, r1
 447:Core/Src/main.c ****   int32_t lp = *state + (((sample - *state) * alpha) >> 15);
 774              		.loc 1 447 3 is_stmt 1 view .LVU203
 447:Core/Src/main.c ****   int32_t lp = *state + (((sample - *state) * alpha) >> 15);
 775              		.loc 1 447 39 is_stmt 0 view .LVU204
 776 0008 C2EB0212 		rsb	r2, r2, r2, lsl #4
 777              	.LVL84:
 447:Core/Src/main.c ****   int32_t lp = *state + (((sample - *state) * alpha) >> 15);
 778              		.loc 1 447 39 view .LVU205
 779 000c D200     		lsls	r2, r2, #3
 447:Core/Src/main.c ****   int32_t lp = *state + (((sample - *state) * alpha) >> 15);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 29


 780              		.loc 1 447 11 view .LVU206
 781 000e 0832     		adds	r2, r2, #8
 782              	.LVL85:
 448:Core/Src/main.c ****   *state = lp;
 783              		.loc 1 448 3 is_stmt 1 view .LVU207
 448:Core/Src/main.c ****   *state = lp;
 784              		.loc 1 448 16 is_stmt 0 view .LVU208
 785 0010 2168     		ldr	r1, [r4]
 786              	.LVL86:
 448:Core/Src/main.c ****   *state = lp;
 787              		.loc 1 448 35 view .LVU209
 788 0012 A0EB010C 		sub	ip, r0, r1
 448:Core/Src/main.c ****   *state = lp;
 789              		.loc 1 448 45 view .LVU210
 790 0016 02FB0CF2 		mul	r2, r2, ip
 791              	.LVL87:
 448:Core/Src/main.c ****   *state = lp;
 792              		.loc 1 448 11 view .LVU211
 793 001a 01EBE232 		add	r2, r1, r2, asr #15
 794              	.LVL88:
 449:Core/Src/main.c ****   int32_t out = (type == 2U) ? (sample - lp) : lp;
 795              		.loc 1 449 3 is_stmt 1 view .LVU212
 449:Core/Src/main.c ****   int32_t out = (type == 2U) ? (sample - lp) : lp;
 796              		.loc 1 449 10 is_stmt 0 view .LVU213
 797 001e 2260     		str	r2, [r4]
 450:Core/Src/main.c ****   int32_t makeUp = 256 + ((int32_t)resQ8 >> 2);
 798              		.loc 1 450 3 is_stmt 1 view .LVU214
 450:Core/Src/main.c ****   int32_t makeUp = 256 + ((int32_t)resQ8 >> 2);
 799              		.loc 1 450 46 is_stmt 0 view .LVU215
 800 0020 BEF1020F 		cmp	lr, #2
 801 0024 08D0     		beq	.L70
 802              	.LVL89:
 803              	.L67:
 451:Core/Src/main.c ****   out = (out * makeUp) >> 8;
 804              		.loc 1 451 3 is_stmt 1 view .LVU216
 451:Core/Src/main.c ****   out = (out * makeUp) >> 8;
 805              		.loc 1 451 42 is_stmt 0 view .LVU217
 806 0026 9B08     		lsrs	r3, r3, #2
 807              	.LVL90:
 451:Core/Src/main.c ****   out = (out * makeUp) >> 8;
 808              		.loc 1 451 11 view .LVU218
 809 0028 03F58073 		add	r3, r3, #256
 810              	.LVL91:
 452:Core/Src/main.c ****   return ClipS16(out);
 811              		.loc 1 452 3 is_stmt 1 view .LVU219
 452:Core/Src/main.c ****   return ClipS16(out);
 812              		.loc 1 452 14 is_stmt 0 view .LVU220
 813 002c 03FB02F0 		mul	r0, r3, r2
 814              	.LVL92:
 453:Core/Src/main.c **** }
 815              		.loc 1 453 3 is_stmt 1 view .LVU221
 453:Core/Src/main.c **** }
 816              		.loc 1 453 10 is_stmt 0 view .LVU222
 817 0030 0012     		asrs	r0, r0, #8
 818              	.LVL93:
 453:Core/Src/main.c **** }
 819              		.loc 1 453 10 view .LVU223
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 30


 820 0032 FFF7FEFF 		bl	ClipS16
 821              	.LVL94:
 822              	.L65:
 454:Core/Src/main.c **** 
 823              		.loc 1 454 1 view .LVU224
 824 0036 10BD     		pop	{r4, pc}
 825              	.LVL95:
 826              	.L70:
 450:Core/Src/main.c ****   int32_t makeUp = 256 + ((int32_t)resQ8 >> 2);
 827              		.loc 1 450 46 discriminator 1 view .LVU225
 828 0038 821A     		subs	r2, r0, r2
 829              	.LVL96:
 450:Core/Src/main.c ****   int32_t makeUp = 256 + ((int32_t)resQ8 >> 2);
 830              		.loc 1 450 46 discriminator 1 view .LVU226
 831 003a F4E7     		b	.L67
 832              		.cfi_endproc
 833              	.LFE140:
 835              		.section	.text.LFN_GetChar,"ax",%progbits
 836              		.align	1
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	LFN_GetChar:
 842              	.LVL97:
 843              	.LFB158:
 799:Core/Src/main.c **** 
 800:Core/Src/main.c **** /* Extrae el byte ASCII de la posición i (0-12) de una entrada LFN FAT32 */
 801:Core/Src/main.c **** static char LFN_GetChar(const uint8_t *entry, int i)
 802:Core/Src/main.c **** {
 844              		.loc 1 802 1 is_stmt 1 view -0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 0
 847              		@ frame_needed = 0, uses_anonymous_args = 0
 848              		@ link register save eliminated.
 803:Core/Src/main.c ****   static const uint8_t off[13] = {1,3,5,7,9,14,16,18,20,22,24,28,30};
 849              		.loc 1 803 3 view .LVU228
 804:Core/Src/main.c ****   return (char)entry[off[i]];
 850              		.loc 1 804 3 view .LVU229
 851              		.loc 1 804 25 is_stmt 0 view .LVU230
 852 0000 014B     		ldr	r3, .L72
 853 0002 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 805:Core/Src/main.c **** }
 854              		.loc 1 805 1 view .LVU231
 855 0004 C05C     		ldrb	r0, [r0, r3]	@ zero_extendqisi2
 856              	.LVL98:
 857              		.loc 1 805 1 view .LVU232
 858 0006 7047     		bx	lr
 859              	.L73:
 860              		.align	2
 861              	.L72:
 862 0008 00000000 		.word	off.0
 863              		.cfi_endproc
 864              	.LFE158:
 866              		.section	.text.GenerateFallbackSample,"ax",%progbits
 867              		.align	1
 868              		.syntax unified
 869              		.thumb
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 31


 870              		.thumb_func
 872              	GenerateFallbackSample:
 873              	.LVL99:
 874              	.LFB162:
 806:Core/Src/main.c **** 
 807:Core/Src/main.c **** /* Abre un WAV en dir_cluster por su nombre LFN (comparación case-insensitive) */
 808:Core/Src/main.c **** static int FAT32_OpenWavByName(const Fat32Info *fs, uint32_t dir_cluster,
 809:Core/Src/main.c ****                                const char *target, FileCtx *file)
 810:Core/Src/main.c **** {
 811:Core/Src/main.c ****   uint8_t sec[512];
 812:Core/Src/main.c ****   char lfn[256];
 813:Core/Src/main.c ****   int lfn_len = 0;
 814:Core/Src/main.c ****   uint32_t cluster = dir_cluster;
 815:Core/Src/main.c **** 
 816:Core/Src/main.c ****   while (cluster >= 2U && cluster < 0x0FFFFFF8U)
 817:Core/Src/main.c ****   {
 818:Core/Src/main.c ****     for (uint32_t s = 0; s < fs->sectors_per_cluster; s++)
 819:Core/Src/main.c ****     {
 820:Core/Src/main.c ****       uint32_t lba = FAT32_ClusterToLba(fs, cluster) + s;
 821:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 822:Core/Src/main.c **** 
 823:Core/Src/main.c ****       for (int off = 0; off < 512; off += 32)
 824:Core/Src/main.c ****       {
 825:Core/Src/main.c ****         uint8_t *e = &sec[off];
 826:Core/Src/main.c ****         if (e[0] == 0x00) return -2; /* fin de directorio */
 827:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 828:Core/Src/main.c **** 
 829:Core/Src/main.c ****         if (e[11] == 0x0F) /* entrada LFN */
 830:Core/Src/main.c ****         {
 831:Core/Src/main.c ****           uint8_t seq = e[0] & 0x1FU;
 832:Core/Src/main.c ****           int base = (int)(seq - 1U) * 13;
 833:Core/Src/main.c ****           for (int i = 0; i < 13; i++)
 834:Core/Src/main.c ****           {
 835:Core/Src/main.c ****             char c = LFN_GetChar(e, i);
 836:Core/Src/main.c ****             if ((base + i) < 255) lfn[base + i] = c;
 837:Core/Src/main.c ****           }
 838:Core/Src/main.c ****           if (e[0] & 0x40U) /* último fragmento LFN: calc longitud */
 839:Core/Src/main.c ****           {
 840:Core/Src/main.c ****             int n = 0;
 841:Core/Src/main.c ****             for (int i = 0; i < 13; i++) {
 842:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 843:Core/Src/main.c ****               if (c == '\0' || (uint8_t)c == 0xFFU) break;
 844:Core/Src/main.c ****               n++;
 845:Core/Src/main.c ****             }
 846:Core/Src/main.c ****             lfn_len = base + n;
 847:Core/Src/main.c ****             if (lfn_len < 255) lfn[lfn_len] = '\0';
 848:Core/Src/main.c ****           }
 849:Core/Src/main.c ****           continue;
 850:Core/Src/main.c ****         }
 851:Core/Src/main.c **** 
 852:Core/Src/main.c ****         /* Entrada normal */
 853:Core/Src/main.c ****         uint8_t attr = e[11];
 854:Core/Src/main.c ****         if (attr & 0x08U) { lfn_len = 0; continue; }
 855:Core/Src/main.c ****         if (attr & 0x10U) { lfn_len = 0; continue; }
 856:Core/Src/main.c ****         if (!IsWavEntry(e)) { lfn_len = 0; continue; }
 857:Core/Src/main.c **** 
 858:Core/Src/main.c ****         /* Comparar nombre LFN (case-insensitive) */
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 32


 859:Core/Src/main.c ****         int match = 0;
 860:Core/Src/main.c ****         if (lfn_len > 0)
 861:Core/Src/main.c ****         {
 862:Core/Src/main.c ****           int tlen = 0;
 863:Core/Src/main.c ****           while (target[tlen]) tlen++;
 864:Core/Src/main.c ****           if (tlen == lfn_len)
 865:Core/Src/main.c ****           {
 866:Core/Src/main.c ****             match = 1;
 867:Core/Src/main.c ****             for (int i = 0; i < tlen; i++) {
 868:Core/Src/main.c ****               char a = lfn[i], b = target[i];
 869:Core/Src/main.c ****               if (a >= 'a' && a <= 'z') a = (char)(a - 32);
 870:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 871:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 872:Core/Src/main.c ****             }
 873:Core/Src/main.c ****           }
 874:Core/Src/main.c ****         }
 875:Core/Src/main.c ****         lfn_len = 0;
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****         if (match)
 878:Core/Src/main.c ****         {
 879:Core/Src/main.c ****           memset(file, 0, sizeof(*file));
 880:Core/Src/main.c ****           file->fs = *fs;
 881:Core/Src/main.c ****           file->first_cluster = EntryCluster(e);
 882:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 883:Core/Src/main.c ****           file->file_size = le32(&e[28]);
 884:Core/Src/main.c ****           return 0;
 885:Core/Src/main.c ****         }
 886:Core/Src/main.c ****       }
 887:Core/Src/main.c ****     }
 888:Core/Src/main.c ****     uint32_t next;
 889:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -3;
 890:Core/Src/main.c ****     cluster = next;
 891:Core/Src/main.c ****   }
 892:Core/Src/main.c ****   return -4;
 893:Core/Src/main.c **** }
 894:Core/Src/main.c **** 
 895:Core/Src/main.c **** /* Carga un WAV por nombre de fichero LFN desde una carpeta en raíz */
 896:Core/Src/main.c **** static int LoadInstrumentFromFile(const char *dirName, const char *fileName,
 897:Core/Src/main.c ****                                   InstrumentSample *out)
 898:Core/Src/main.c **** {
 899:Core/Src/main.c ****   Fat32Info fs;
 900:Core/Src/main.c ****   if (FAT32_Init(&fs) != 0) return -1;
 901:Core/Src/main.c **** 
 902:Core/Src/main.c ****   uint32_t dir_cluster = 0;
 903:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, dirName, &dir_cluster) != 0) return -2;
 904:Core/Src/main.c **** 
 905:Core/Src/main.c ****   FileCtx file;
 906:Core/Src/main.c ****   if (FAT32_OpenWavByName(&fs, dir_cluster, fileName, &file) != 0) return -3;
 907:Core/Src/main.c **** 
 908:Core/Src/main.c ****   WavInfo wav;
 909:Core/Src/main.c ****   if (WAV_ReadHeader(&file, &wav) != 0) return -4;
 910:Core/Src/main.c **** 
 911:Core/Src/main.c ****   uint32_t frames = 0;
 912:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 913:Core/Src/main.c ****   {
 914:Core/Src/main.c ****     uint32_t remain = MAX_SAMPLE_FRAMES - frames;
 915:Core/Src/main.c ****     uint32_t want = (wav.channels == 2U) ? (remain * 4U) : (remain * 2U);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 33


 916:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 917:Core/Src/main.c ****     uint32_t got = 0;
 918:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want, &got) != 0 || got == 0) break;
 919:Core/Src/main.c ****     if (wav.channels == 2U)
 920:Core/Src/main.c ****     {
 921:Core/Src/main.c ****       uint32_t sframes = got / 4U;
 922:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 923:Core/Src/main.c ****       for (uint32_t i = 0; i < sframes && frames < MAX_SAMPLE_FRAMES; i++)
 924:Core/Src/main.c ****       {
 925:Core/Src/main.c ****         int32_t m = ((int32_t)src[i*2] + (int32_t)src[i*2+1]) / 2;
 926:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 927:Core/Src/main.c ****       }
 928:Core/Src/main.c ****     }
 929:Core/Src/main.c ****     else
 930:Core/Src/main.c ****     {
 931:Core/Src/main.c ****       uint32_t mframes = got / 2U;
 932:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 933:Core/Src/main.c ****       for (uint32_t i = 0; i < mframes && frames < MAX_SAMPLE_FRAMES; i++)
 934:Core/Src/main.c ****         out->data[frames++] = src[i];
 935:Core/Src/main.c ****     }
 936:Core/Src/main.c ****   }
 937:Core/Src/main.c ****   out->length = frames;
 938:Core/Src/main.c ****   out->loaded = (frames > 0U) ? 1U : 0U;
 939:Core/Src/main.c ****   if (out->loaded)
 940:Core/Src/main.c ****   {
 941:Core/Src/main.c ****     for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++)
 942:Core/Src/main.c ****     {
 943:Core/Src/main.c ****       if (out == &g_samples[i]) { g_samplesLoadedMask |= (1U << i); break; }
 944:Core/Src/main.c ****     }
 945:Core/Src/main.c ****   }
 946:Core/Src/main.c ****   return out->loaded ? 0 : -5;
 947:Core/Src/main.c **** }
 948:Core/Src/main.c **** 
 949:Core/Src/main.c **** static int LoadInstrumentFromFolder(const char *folderName, InstrumentSample *out)
 950:Core/Src/main.c **** {
 951:Core/Src/main.c ****   Fat32Info fs;
 952:Core/Src/main.c ****   if (FAT32_Init(&fs) != 0) return -1;
 953:Core/Src/main.c **** 
 954:Core/Src/main.c ****   uint32_t dir_cluster = 0;
 955:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, folderName, &dir_cluster) != 0) return -2;
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   FileCtx file;
 958:Core/Src/main.c ****   if (FAT32_OpenWavInDirByIndex(&fs, dir_cluster, 0, &file) != 0) return -3;
 959:Core/Src/main.c **** 
 960:Core/Src/main.c ****   WavInfo wav;
 961:Core/Src/main.c ****   if (WAV_ReadHeader(&file, &wav) != 0) return -4;
 962:Core/Src/main.c **** 
 963:Core/Src/main.c ****   uint32_t frames = 0;
 964:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 965:Core/Src/main.c ****   {
 966:Core/Src/main.c ****     uint32_t remain_frames = MAX_SAMPLE_FRAMES - frames;
 967:Core/Src/main.c ****     uint32_t want_bytes = (wav.channels == 2) ? (remain_frames * 4U) : (remain_frames * 2U);
 968:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 969:Core/Src/main.c **** 
 970:Core/Src/main.c ****     uint32_t got = 0;
 971:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want_bytes, &got) != 0 || got == 0) break;
 972:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 34


 973:Core/Src/main.c ****     if (wav.channels == 2)
 974:Core/Src/main.c ****     {
 975:Core/Src/main.c ****       uint32_t stereo_frames = got / 4U;
 976:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 977:Core/Src/main.c ****       for (uint32_t i = 0; i < stereo_frames && frames < MAX_SAMPLE_FRAMES; i++)
 978:Core/Src/main.c ****       {
 979:Core/Src/main.c ****         int32_t m = ((int32_t)src[i * 2] + (int32_t)src[i * 2 + 1]) / 2;
 980:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 981:Core/Src/main.c ****       }
 982:Core/Src/main.c ****     }
 983:Core/Src/main.c ****     else
 984:Core/Src/main.c ****     {
 985:Core/Src/main.c ****       uint32_t mono_frames = got / 2U;
 986:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 987:Core/Src/main.c ****       for (uint32_t i = 0; i < mono_frames && frames < MAX_SAMPLE_FRAMES; i++)
 988:Core/Src/main.c ****         out->data[frames++] = src[i];
 989:Core/Src/main.c ****     }
 990:Core/Src/main.c ****   }
 991:Core/Src/main.c **** 
 992:Core/Src/main.c ****   out->length = frames;
 993:Core/Src/main.c ****   out->loaded = (frames > 0) ? 1U : 0U;
 994:Core/Src/main.c ****   if (out->loaded)
 995:Core/Src/main.c ****   {
 996:Core/Src/main.c ****     for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++)
 997:Core/Src/main.c ****     {
 998:Core/Src/main.c ****       if (out == &g_samples[i])
 999:Core/Src/main.c ****       {
1000:Core/Src/main.c ****         g_samplesLoadedMask |= (1U << i);
1001:Core/Src/main.c ****         break;
1002:Core/Src/main.c ****       }
1003:Core/Src/main.c ****     }
1004:Core/Src/main.c ****   }
1005:Core/Src/main.c ****   return out->loaded ? 0 : -5;
1006:Core/Src/main.c **** }
1007:Core/Src/main.c **** 
1008:Core/Src/main.c **** static void GenerateFallbackSample(uint8_t inst, InstrumentSample *out)
1009:Core/Src/main.c **** {
 875              		.loc 1 1009 1 is_stmt 1 view -0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		.loc 1 1009 1 is_stmt 0 view .LVU234
 880 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 881              	.LCFI5:
 882              		.cfi_def_cfa_offset 24
 883              		.cfi_offset 4, -24
 884              		.cfi_offset 5, -20
 885              		.cfi_offset 6, -16
 886              		.cfi_offset 7, -12
 887              		.cfi_offset 8, -8
 888              		.cfi_offset 14, -4
 889 0004 0646     		mov	r6, r0
 890 0006 0F46     		mov	r7, r1
1010:Core/Src/main.c ****   uint32_t n = 1200U;
 891              		.loc 1 1010 3 is_stmt 1 view .LVU235
 892              	.LVL100:
1011:Core/Src/main.c ****   if (n > MAX_SAMPLE_FRAMES) n = MAX_SAMPLE_FRAMES;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 35


 893              		.loc 1 1011 3 view .LVU236
1012:Core/Src/main.c ****   out->length = n;
 894              		.loc 1 1012 3 view .LVU237
 895              		.loc 1 1012 15 is_stmt 0 view .LVU238
 896 0008 01F58053 		add	r3, r1, #4096
 897 000c 4FF49662 		mov	r2, #1200
 898 0010 C3F87027 		str	r2, [r3, #1904]
1013:Core/Src/main.c ****   out->loaded = 1U;
 899              		.loc 1 1013 3 is_stmt 1 view .LVU239
 900              		.loc 1 1013 15 is_stmt 0 view .LVU240
 901 0014 0122     		movs	r2, #1
 902 0016 83F87427 		strb	r2, [r3, #1908]
1014:Core/Src/main.c **** 
1015:Core/Src/main.c ****   for (uint32_t i = 0; i < n; i++)
 903              		.loc 1 1015 3 is_stmt 1 view .LVU241
 904              	.LBB14:
 905              		.loc 1 1015 8 view .LVU242
 906              	.LVL101:
 907              		.loc 1 1015 17 is_stmt 0 view .LVU243
 908 001a 0025     		movs	r5, #0
 909              		.loc 1 1015 3 view .LVU244
 910 001c 20E0     		b	.L75
 911              	.LVL102:
 912              	.L81:
 913              	.LBB15:
 914              	.LBB16:
1016:Core/Src/main.c ****   {
1017:Core/Src/main.c ****     int32_t env = (int32_t)((n - i) * 32767U / n);
1018:Core/Src/main.c ****     int32_t s = 0;
1019:Core/Src/main.c ****     switch (inst)
1020:Core/Src/main.c ****     {
1021:Core/Src/main.c ****       case 0: // kick
1022:Core/Src/main.c ****       {
1023:Core/Src/main.c ****         uint32_t period = 18U + ((i * 80U) / n);
 915              		.loc 1 1023 9 is_stmt 1 view .LVU245
 916              		.loc 1 1023 37 is_stmt 0 view .LVU246
 917 001e 05EB8503 		add	r3, r5, r5, lsl #2
 918 0022 1B01     		lsls	r3, r3, #4
 919              		.loc 1 1023 44 view .LVU247
 920 0024 3D4A     		ldr	r2, .L93
 921 0026 A2FB0323 		umull	r2, r3, r2, r3
 922 002a DB09     		lsrs	r3, r3, #7
 923              		.loc 1 1023 18 view .LVU248
 924 002c 1233     		adds	r3, r3, #18
 925              	.LVL103:
1024:Core/Src/main.c ****         uint32_t ph = i % period;
 926              		.loc 1 1024 9 is_stmt 1 view .LVU249
 927              		.loc 1 1024 18 is_stmt 0 view .LVU250
 928 002e B5FBF3F2 		udiv	r2, r5, r3
 929 0032 03FB1252 		mls	r2, r3, r2, r5
 930              	.LVL104:
1025:Core/Src/main.c ****         s = (ph < (period / 2U)) ? 22000 : -22000;
 931              		.loc 1 1025 9 is_stmt 1 view .LVU251
 932              		.loc 1 1025 42 is_stmt 0 view .LVU252
 933 0036 B2EB530F 		cmp	r2, r3, lsr #1
 934 003a 63D2     		bcs	.L86
 935              		.loc 1 1025 42 discriminator 1 view .LVU253
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 36


 936 003c 45F2F050 		movw	r0, #22000
 937 0040 06E0     		b	.L82
 938              	.LVL105:
 939              	.L80:
 940              		.loc 1 1025 42 discriminator 1 view .LVU254
 941              	.LBE16:
 942              	.LBB17:
1026:Core/Src/main.c ****         break;
1027:Core/Src/main.c ****       }
1028:Core/Src/main.c ****       case 1: // snare
1029:Core/Src/main.c ****       {
1030:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 943              		.loc 1 1030 9 is_stmt 1 view .LVU255
 944              		.loc 1 1030 34 is_stmt 0 view .LVU256
 945 0042 FFF7FEFF 		bl	FastRandU32
 946              	.LVL106:
 947              		.loc 1 1030 23 discriminator 1 view .LVU257
 948 0046 C0F30E43 		ubfx	r3, r0, #16, #15
 949              		.loc 1 1030 17 discriminator 1 view .LVU258
 950 004a A3F58043 		sub	r3, r3, #16384
 951              	.LVL107:
1031:Core/Src/main.c ****         s = rnd * 2;
 952              		.loc 1 1031 9 is_stmt 1 view .LVU259
 953              		.loc 1 1031 11 is_stmt 0 view .LVU260
 954 004e 5800     		lsls	r0, r3, #1
 955              	.LVL108:
1032:Core/Src/main.c ****         break;
 956              		.loc 1 1032 9 is_stmt 1 view .LVU261
 957              	.L82:
 958              		.loc 1 1032 9 is_stmt 0 view .LVU262
 959              	.LBE17:
1033:Core/Src/main.c ****       }
1034:Core/Src/main.c ****       case 2: // closed hat
1035:Core/Src/main.c ****       {
1036:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
1037:Core/Src/main.c ****         s = rnd * 3;
1038:Core/Src/main.c ****         env = (int32_t)((n - i) * 32767U / (n / 2U));
1039:Core/Src/main.c ****         if (env < 0) env = 0;
1040:Core/Src/main.c ****         break;
1041:Core/Src/main.c ****       }
1042:Core/Src/main.c ****       case 3: // open hat
1043:Core/Src/main.c ****       {
1044:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
1045:Core/Src/main.c ****         s = rnd * 2;
1046:Core/Src/main.c ****         break;
1047:Core/Src/main.c ****       }
1048:Core/Src/main.c ****       default: // clap
1049:Core/Src/main.c ****       {
1050:Core/Src/main.c ****         int32_t pulse = ((i % 120U) < 25U || (i > 200U && (i % 140U) < 30U)) ? 18000 : 0;
1051:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
1052:Core/Src/main.c ****         s = pulse + rnd;
1053:Core/Src/main.c ****         break;
1054:Core/Src/main.c ****       }
1055:Core/Src/main.c ****     }
1056:Core/Src/main.c ****     s = (s * env) >> 15;
 960              		.loc 1 1056 5 is_stmt 1 view .LVU263
 961              		.loc 1 1056 12 is_stmt 0 view .LVU264
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 37


 962 0050 04FB00F0 		mul	r0, r4, r0
 963              	.LVL109:
1057:Core/Src/main.c ****     out->data[i] = ClipS16(s);
 964              		.loc 1 1057 5 is_stmt 1 view .LVU265
 965              		.loc 1 1057 20 is_stmt 0 view .LVU266
 966 0054 C013     		asrs	r0, r0, #15
 967              	.LVL110:
 968              		.loc 1 1057 20 view .LVU267
 969 0056 FFF7FEFF 		bl	ClipS16
 970              	.LVL111:
 971              		.loc 1 1057 18 discriminator 1 view .LVU268
 972 005a 27F81500 		strh	r0, [r7, r5, lsl #1]	@ movhi
 973              	.LBE15:
1015:Core/Src/main.c ****   {
 974              		.loc 1 1015 32 is_stmt 1 discriminator 2 view .LVU269
 975 005e 0135     		adds	r5, r5, #1
 976              	.LVL112:
 977              	.L75:
1015:Core/Src/main.c ****   {
 978              		.loc 1 1015 26 discriminator 1 view .LVU270
 979 0060 B5F5966F 		cmp	r5, #1200
 980 0064 50D2     		bcs	.L92
 981              	.LBB22:
1017:Core/Src/main.c ****     int32_t s = 0;
 982              		.loc 1 1017 5 view .LVU271
1017:Core/Src/main.c ****     int32_t s = 0;
 983              		.loc 1 1017 32 is_stmt 0 view .LVU272
 984 0066 C5F59668 		rsb	r8, r5, #1200
1017:Core/Src/main.c ****     int32_t s = 0;
 985              		.loc 1 1017 37 view .LVU273
 986 006a C8EBC838 		rsb	r8, r8, r8, lsl #15
1017:Core/Src/main.c ****     int32_t s = 0;
 987              		.loc 1 1017 46 view .LVU274
 988 006e 2B4C     		ldr	r4, .L93
 989 0070 A4FB0834 		umull	r3, r4, r4, r8
 990 0074 E409     		lsrs	r4, r4, #7
 991              	.LVL113:
1018:Core/Src/main.c ****     switch (inst)
 992              		.loc 1 1018 5 is_stmt 1 view .LVU275
1019:Core/Src/main.c ****     {
 993              		.loc 1 1019 5 view .LVU276
 994 0076 032E     		cmp	r6, #3
 995 0078 20D8     		bhi	.L76
 996 007a 01A3     		adr	r3, .L78
 997 007c 53F826F0 		ldr	pc, [r3, r6, lsl #2]
 998              		.p2align 2
 999              	.L78:
 1000 0080 1F000000 		.word	.L81+1
 1001 0084 43000000 		.word	.L80+1
 1002 0088 91000000 		.word	.L79+1
 1003 008c AD000000 		.word	.L77+1
 1004              		.p2align 1
 1005              	.L79:
 1006              	.LBB18:
1036:Core/Src/main.c ****         s = rnd * 3;
 1007              		.loc 1 1036 9 view .LVU277
1036:Core/Src/main.c ****         s = rnd * 3;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 38


 1008              		.loc 1 1036 34 is_stmt 0 view .LVU278
 1009 0090 FFF7FEFF 		bl	FastRandU32
 1010              	.LVL114:
1036:Core/Src/main.c ****         s = rnd * 3;
 1011              		.loc 1 1036 23 discriminator 1 view .LVU279
 1012 0094 C0F30E43 		ubfx	r3, r0, #16, #15
1036:Core/Src/main.c ****         s = rnd * 3;
 1013              		.loc 1 1036 17 discriminator 1 view .LVU280
 1014 0098 A3F58043 		sub	r3, r3, #16384
 1015              	.LVL115:
1037:Core/Src/main.c ****         env = (int32_t)((n - i) * 32767U / (n / 2U));
 1016              		.loc 1 1037 9 is_stmt 1 view .LVU281
1037:Core/Src/main.c ****         env = (int32_t)((n - i) * 32767U / (n / 2U));
 1017              		.loc 1 1037 11 is_stmt 0 view .LVU282
 1018 009c 03EB4300 		add	r0, r3, r3, lsl #1
 1019              	.LVL116:
1038:Core/Src/main.c ****         if (env < 0) env = 0;
 1020              		.loc 1 1038 9 is_stmt 1 view .LVU283
1038:Core/Src/main.c ****         if (env < 0) env = 0;
 1021              		.loc 1 1038 42 is_stmt 0 view .LVU284
 1022 00a0 1E4A     		ldr	r2, .L93
 1023 00a2 A2FB0828 		umull	r2, r8, r2, r8
 1024 00a6 4FEA9814 		lsr	r4, r8, #6
 1025              	.LVL117:
1039:Core/Src/main.c ****         break;
 1026              		.loc 1 1039 9 is_stmt 1 view .LVU285
 1027 00aa D1E7     		b	.L82
 1028              	.LVL118:
 1029              	.L77:
1039:Core/Src/main.c ****         break;
 1030              		.loc 1 1039 9 is_stmt 0 view .LVU286
 1031              	.LBE18:
 1032              	.LBB19:
1044:Core/Src/main.c ****         s = rnd * 2;
 1033              		.loc 1 1044 9 is_stmt 1 view .LVU287
1044:Core/Src/main.c ****         s = rnd * 2;
 1034              		.loc 1 1044 34 is_stmt 0 view .LVU288
 1035 00ac FFF7FEFF 		bl	FastRandU32
 1036              	.LVL119:
1044:Core/Src/main.c ****         s = rnd * 2;
 1037              		.loc 1 1044 23 discriminator 1 view .LVU289
 1038 00b0 C0F30E43 		ubfx	r3, r0, #16, #15
1044:Core/Src/main.c ****         s = rnd * 2;
 1039              		.loc 1 1044 17 discriminator 1 view .LVU290
 1040 00b4 A3F58043 		sub	r3, r3, #16384
 1041              	.LVL120:
1045:Core/Src/main.c ****         break;
 1042              		.loc 1 1045 9 is_stmt 1 view .LVU291
1045:Core/Src/main.c ****         break;
 1043              		.loc 1 1045 11 is_stmt 0 view .LVU292
 1044 00b8 5800     		lsls	r0, r3, #1
 1045              	.LVL121:
1046:Core/Src/main.c ****       }
 1046              		.loc 1 1046 9 is_stmt 1 view .LVU293
 1047 00ba C9E7     		b	.L82
 1048              	.LVL122:
 1049              	.L76:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 39


1046:Core/Src/main.c ****       }
 1050              		.loc 1 1046 9 is_stmt 0 view .LVU294
 1051              	.LBE19:
 1052              	.LBB20:
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1053              		.loc 1 1050 9 is_stmt 1 view .LVU295
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1054              		.loc 1 1050 29 is_stmt 0 view .LVU296
 1055 00bc 7822     		movs	r2, #120
 1056 00be B5FBF2F3 		udiv	r3, r5, r2
 1057 00c2 02FB1353 		mls	r3, r2, r3, r5
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1058              		.loc 1 1050 86 view .LVU297
 1059 00c6 182B     		cmp	r3, #24
 1060 00c8 13D9     		bls	.L88
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1061              		.loc 1 1050 43 discriminator 2 view .LVU298
 1062 00ca C82D     		cmp	r5, #200
 1063 00cc 14D9     		bls	.L89
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1064              		.loc 1 1050 62 discriminator 3 view .LVU299
 1065 00ce 8C22     		movs	r2, #140
 1066 00d0 B5FBF2F3 		udiv	r3, r5, r2
 1067 00d4 02FB1353 		mls	r3, r2, r3, r5
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1068              		.loc 1 1050 56 discriminator 3 view .LVU300
 1069 00d8 1D2B     		cmp	r3, #29
 1070 00da 10D9     		bls	.L90
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1071              		.loc 1 1050 86 discriminator 6 view .LVU301
 1072 00dc 4FF00008 		mov	r8, #0
 1073              	.L83:
 1074              	.LVL123:
1051:Core/Src/main.c ****         s = pulse + rnd;
 1075              		.loc 1 1051 9 is_stmt 1 view .LVU302
1051:Core/Src/main.c ****         s = pulse + rnd;
 1076              		.loc 1 1051 34 is_stmt 0 view .LVU303
 1077 00e0 FFF7FEFF 		bl	FastRandU32
 1078              	.LVL124:
1051:Core/Src/main.c ****         s = pulse + rnd;
 1079              		.loc 1 1051 23 discriminator 1 view .LVU304
 1080 00e4 C0F30E43 		ubfx	r3, r0, #16, #15
1051:Core/Src/main.c ****         s = pulse + rnd;
 1081              		.loc 1 1051 17 discriminator 1 view .LVU305
 1082 00e8 A3F58043 		sub	r3, r3, #16384
 1083              	.LVL125:
1052:Core/Src/main.c ****         break;
 1084              		.loc 1 1052 9 is_stmt 1 view .LVU306
1052:Core/Src/main.c ****         break;
 1085              		.loc 1 1052 11 is_stmt 0 view .LVU307
 1086 00ec 08EB0300 		add	r0, r8, r3
 1087              	.LVL126:
1053:Core/Src/main.c ****       }
 1088              		.loc 1 1053 9 is_stmt 1 view .LVU308
 1089 00f0 AEE7     		b	.L82
 1090              	.LVL127:
 1091              	.L88:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 40


1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1092              		.loc 1 1050 86 is_stmt 0 discriminator 5 view .LVU309
 1093 00f2 44F25068 		movw	r8, #18000
 1094 00f6 F3E7     		b	.L83
 1095              	.L89:
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1096              		.loc 1 1050 86 discriminator 6 view .LVU310
 1097 00f8 4FF00008 		mov	r8, #0
 1098 00fc F0E7     		b	.L83
 1099              	.L90:
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1100              		.loc 1 1050 86 discriminator 5 view .LVU311
 1101 00fe 44F25068 		movw	r8, #18000
 1102 0102 EDE7     		b	.L83
 1103              	.LVL128:
 1104              	.L86:
1050:Core/Src/main.c ****         int32_t rnd = (int32_t)((FastRandU32() >> 16) & 0x7FFF) - 16384;
 1105              		.loc 1 1050 86 discriminator 5 view .LVU312
 1106              	.LBE20:
 1107              	.LBB21:
1025:Core/Src/main.c ****         break;
 1108              		.loc 1 1025 42 discriminator 2 view .LVU313
 1109 0104 0648     		ldr	r0, .L93+4
 1110 0106 A3E7     		b	.L82
 1111              	.LVL129:
 1112              	.L92:
1025:Core/Src/main.c ****         break;
 1113              		.loc 1 1025 42 discriminator 2 view .LVU314
 1114              	.LBE21:
 1115              	.LBE22:
 1116              	.LBE14:
1058:Core/Src/main.c ****   }
1059:Core/Src/main.c **** 
1060:Core/Src/main.c ****   if (inst < NUM_INSTRUMENTS) g_samplesLoadedMask |= (1U << inst);
 1117              		.loc 1 1060 3 is_stmt 1 view .LVU315
 1118              		.loc 1 1060 6 is_stmt 0 view .LVU316
 1119 0108 0F2E     		cmp	r6, #15
 1120 010a 05D8     		bhi	.L74
 1121              		.loc 1 1060 31 is_stmt 1 discriminator 1 view .LVU317
 1122              		.loc 1 1060 58 is_stmt 0 discriminator 1 view .LVU318
 1123 010c 0123     		movs	r3, #1
 1124 010e B340     		lsls	r3, r3, r6
 1125              		.loc 1 1060 51 discriminator 1 view .LVU319
 1126 0110 044A     		ldr	r2, .L93+8
 1127 0112 1168     		ldr	r1, [r2]
 1128 0114 0B43     		orrs	r3, r3, r1
 1129 0116 1360     		str	r3, [r2]
 1130              	.L74:
1061:Core/Src/main.c **** }
 1131              		.loc 1 1061 1 view .LVU320
 1132 0118 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1133              	.LVL130:
 1134              	.L94:
 1135              		.loc 1 1061 1 view .LVU321
 1136              		.align	2
 1137              	.L93:
 1138 011c B5814E1B 		.word	458129845
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 41


 1139 0120 10AAFFFF 		.word	-22000
 1140 0124 00000000 		.word	g_samplesLoadedMask
 1141              		.cfi_endproc
 1142              	.LFE162:
 1144              		.section	.text.TriggerVoice,"ax",%progbits
 1145              		.align	1
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1150              	TriggerVoice:
 1151              	.LVL131:
 1152              	.LFB163:
1062:Core/Src/main.c **** 
1063:Core/Src/main.c **** static void TriggerVoice(uint8_t inst, int16_t gain_q15, int8_t pan)
1064:Core/Src/main.c **** {
 1153              		.loc 1 1064 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
1065:Core/Src/main.c ****   if (inst >= NUM_INSTRUMENTS || !g_samples[inst].loaded) return;
 1157              		.loc 1 1065 3 view .LVU323
 1158              		.loc 1 1065 6 is_stmt 0 view .LVU324
 1159 0000 0F28     		cmp	r0, #15
 1160 0002 39D8     		bhi	.L104
1064:Core/Src/main.c ****   if (inst >= NUM_INSTRUMENTS || !g_samples[inst].loaded) return;
 1161              		.loc 1 1064 1 view .LVU325
 1162 0004 30B5     		push	{r4, r5, lr}
 1163              	.LCFI6:
 1164              		.cfi_def_cfa_offset 12
 1165              		.cfi_offset 4, -12
 1166              		.cfi_offset 5, -8
 1167              		.cfi_offset 14, -4
 1168              		.loc 1 1065 50 discriminator 2 view .LVU326
 1169 0006 1D4B     		ldr	r3, .L109
 1170 0008 41F27874 		movw	r4, #6008
 1171 000c 04FB0033 		mla	r3, r4, r0, r3
 1172 0010 41F27474 		movw	r4, #6004
 1173 0014 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 1174              		.loc 1 1065 31 discriminator 2 view .LVU327
 1175 0016 63B3     		cbz	r3, .L95
 1176              	.LBB23:
1066:Core/Src/main.c **** 
1067:Core/Src/main.c ****   int slot = -1;
1068:Core/Src/main.c ****   for (int i = 0; i < (int)MAX_VOICES; i++)
 1177              		.loc 1 1068 12 view .LVU328
 1178 0018 0023     		movs	r3, #0
 1179              	.L97:
 1180              	.LVL132:
 1181              		.loc 1 1068 21 is_stmt 1 discriminator 1 view .LVU329
 1182 001a 092B     		cmp	r3, #9
 1183 001c 07DC     		bgt	.L107
1069:Core/Src/main.c ****   {
1070:Core/Src/main.c ****     if (!g_voices[i].active) { slot = i; break; }
 1184              		.loc 1 1070 5 view .LVU330
 1185              		.loc 1 1070 21 is_stmt 0 view .LVU331
 1186 001e 4FEA031C 		lsl	ip, r3, #4
 1187 0022 174C     		ldr	r4, .L109+4
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 42


 1188 0024 14F80C40 		ldrb	r4, [r4, ip]	@ zero_extendqisi2
 1189              		.loc 1 1070 8 view .LVU332
 1190 0028 1CB1     		cbz	r4, .L98
1068:Core/Src/main.c ****   {
 1191              		.loc 1 1068 41 is_stmt 1 discriminator 2 view .LVU333
 1192 002a 0133     		adds	r3, r3, #1
 1193              	.LVL133:
1068:Core/Src/main.c ****   {
 1194              		.loc 1 1068 41 is_stmt 0 discriminator 2 view .LVU334
 1195 002c F5E7     		b	.L97
 1196              	.LVL134:
 1197              	.L107:
1068:Core/Src/main.c ****   {
 1198              		.loc 1 1068 41 discriminator 2 view .LVU335
 1199              	.LBE23:
1067:Core/Src/main.c ****   for (int i = 0; i < (int)MAX_VOICES; i++)
 1200              		.loc 1 1067 7 view .LVU336
 1201 002e 4FF0FF33 		mov	r3, #-1
 1202              	.LVL135:
 1203              	.L98:
1071:Core/Src/main.c ****   }
1072:Core/Src/main.c ****   if (slot < 0) slot = 0;
 1204              		.loc 1 1072 3 is_stmt 1 view .LVU337
 1205              		.loc 1 1072 6 is_stmt 0 view .LVU338
 1206 0032 002B     		cmp	r3, #0
 1207 0034 1EDB     		blt	.L108
 1208              	.LVL136:
 1209              	.L100:
1073:Core/Src/main.c **** 
1074:Core/Src/main.c ****   g_voices[slot].active = 1;
 1210              		.loc 1 1074 3 is_stmt 1 view .LVU339
 1211              		.loc 1 1074 25 is_stmt 0 view .LVU340
 1212 0036 124D     		ldr	r5, .L109+4
 1213 0038 4FEA031C 		lsl	ip, r3, #4
 1214 003c 05EB0314 		add	r4, r5, r3, lsl #4
 1215 0040 4FF0010E 		mov	lr, #1
 1216 0044 05F80CE0 		strb	lr, [r5, ip]
1075:Core/Src/main.c ****   g_voices[slot].inst = inst;
 1217              		.loc 1 1075 3 is_stmt 1 view .LVU341
 1218              		.loc 1 1075 23 is_stmt 0 view .LVU342
 1219 0048 6070     		strb	r0, [r4, #1]
1076:Core/Src/main.c ****   g_voices[slot].pos = 0;
 1220              		.loc 1 1076 3 is_stmt 1 view .LVU343
 1221              		.loc 1 1076 22 is_stmt 0 view .LVU344
 1222 004a 0025     		movs	r5, #0
 1223 004c 6560     		str	r5, [r4, #4]
1077:Core/Src/main.c ****   g_voices[slot].frac_q12 = 0;
 1224              		.loc 1 1077 3 is_stmt 1 view .LVU345
 1225              		.loc 1 1077 27 is_stmt 0 view .LVU346
 1226 004e 2581     		strh	r5, [r4, #8]	@ movhi
1078:Core/Src/main.c ****   g_voices[slot].step_q12 = g_instPitchQ12[inst];
 1227              		.loc 1 1078 3 is_stmt 1 view .LVU347
 1228              		.loc 1 1078 43 is_stmt 0 view .LVU348
 1229 0050 0C4D     		ldr	r5, .L109+8
 1230 0052 35F81000 		ldrh	r0, [r5, r0, lsl #1]
 1231              	.LVL137:
 1232              		.loc 1 1078 43 view .LVU349
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 43


 1233 0056 80B2     		uxth	r0, r0
 1234              		.loc 1 1078 27 view .LVU350
 1235 0058 6081     		strh	r0, [r4, #10]	@ movhi
1079:Core/Src/main.c ****   if (g_voices[slot].step_q12 < 512U) g_voices[slot].step_q12 = 512U;
 1236              		.loc 1 1079 3 is_stmt 1 view .LVU351
 1237              		.loc 1 1079 6 is_stmt 0 view .LVU352
 1238 005a B0F5007F 		cmp	r0, #512
 1239 005e 03D2     		bcs	.L101
 1240              		.loc 1 1079 39 is_stmt 1 discriminator 1 view .LVU353
 1241              		.loc 1 1079 63 is_stmt 0 discriminator 1 view .LVU354
 1242 0060 2046     		mov	r0, r4
 1243 0062 4FF40074 		mov	r4, #512
 1244              	.LVL138:
 1245              		.loc 1 1079 63 discriminator 1 view .LVU355
 1246 0066 4481     		strh	r4, [r0, #10]	@ movhi
 1247              	.LVL139:
 1248              	.L101:
1080:Core/Src/main.c ****   g_voices[slot].gain_q15 = gain_q15;
 1249              		.loc 1 1080 3 is_stmt 1 view .LVU356
 1250              		.loc 1 1080 27 is_stmt 0 view .LVU357
 1251 0068 0548     		ldr	r0, .L109+4
 1252              	.LVL140:
 1253              		.loc 1 1080 27 view .LVU358
 1254 006a 00EB0313 		add	r3, r0, r3, lsl #4
 1255              	.LVL141:
 1256              		.loc 1 1080 27 view .LVU359
 1257 006e 9981     		strh	r1, [r3, #12]	@ movhi
1081:Core/Src/main.c ****   g_voices[slot].pan = pan;
 1258              		.loc 1 1081 3 is_stmt 1 view .LVU360
 1259              		.loc 1 1081 22 is_stmt 0 view .LVU361
 1260 0070 9A73     		strb	r2, [r3, #14]
 1261              	.LVL142:
 1262              	.L95:
1082:Core/Src/main.c **** }
 1263              		.loc 1 1082 1 view .LVU362
 1264 0072 30BD     		pop	{r4, r5, pc}
 1265              	.LVL143:
 1266              	.L108:
1072:Core/Src/main.c **** 
 1267              		.loc 1 1072 22 discriminator 1 view .LVU363
 1268 0074 0023     		movs	r3, #0
 1269              	.LVL144:
1072:Core/Src/main.c **** 
 1270              		.loc 1 1072 22 discriminator 1 view .LVU364
 1271 0076 DEE7     		b	.L100
 1272              	.LVL145:
 1273              	.L104:
 1274              	.LCFI7:
 1275              		.cfi_def_cfa_offset 0
 1276              		.cfi_restore 4
 1277              		.cfi_restore 5
 1278              		.cfi_restore 14
1072:Core/Src/main.c **** 
 1279              		.loc 1 1072 22 discriminator 1 view .LVU365
 1280 0078 7047     		bx	lr
 1281              	.L110:
 1282 007a 00BF     		.align	2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 44


 1283              	.L109:
 1284 007c 00000000 		.word	g_samples
 1285 0080 00000000 		.word	g_voices
 1286 0084 00000000 		.word	g_instPitchQ12
 1287              		.cfi_endproc
 1288              	.LFE163:
 1290              		.section	.text.ProcessSpiTriggers,"ax",%progbits
 1291              		.align	1
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	ProcessSpiTriggers:
 1297              	.LFB164:
1083:Core/Src/main.c **** 
1084:Core/Src/main.c **** static void ProcessSpiTriggers(void)
1085:Core/Src/main.c **** {
 1298              		.loc 1 1085 1 is_stmt 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302 0000 08B5     		push	{r3, lr}
 1303              	.LCFI8:
 1304              		.cfi_def_cfa_offset 8
 1305              		.cfi_offset 3, -8
 1306              		.cfi_offset 14, -4
 1307 0002 06E0     		b	.L115
 1308              	.L121:
 1309              	.LBB24:
1086:Core/Src/main.c ****   while (1)
1087:Core/Src/main.c ****   {
1088:Core/Src/main.c ****     uint8_t pad;
1089:Core/Src/main.c ****     uint8_t vel;
1090:Core/Src/main.c **** 
1091:Core/Src/main.c ****     __disable_irq();
1092:Core/Src/main.c ****     if (g_spiTrigTail == g_spiTrigHead)
1093:Core/Src/main.c ****     {
1094:Core/Src/main.c ****       __enable_irq();
 1310              		.loc 1 1094 7 view .LVU367
 1311              	.LBB25:
 1312              	.LBI25:
 1313              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 45


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 46


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 47


 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 48


 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 49


 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 50


 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 51


 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 52


 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 53


 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 54


 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 55


 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 56


 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 57


 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 58


 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 59


 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 60


 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 61


 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 1314              		.loc 2 949 27 view .LVU368
 1315              	.LBB26:
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 1316              		.loc 2 951 3 view .LVU369
 1317              		.syntax unified
 1318              	@ 951 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1319 0004 62B6     		cpsie i
 1320              	@ 0 "" 2
 1321              		.thumb
 1322              		.syntax unified
 1323              	.LBE26:
 1324              	.LBE25:
1095:Core/Src/main.c ****       break;
 1325              		.loc 1 1095 7 view .LVU370
 1326              	.LBE24:
1096:Core/Src/main.c ****     }
1097:Core/Src/main.c **** 
1098:Core/Src/main.c ****     pad = g_spiTrigQ[g_spiTrigTail].pad;
1099:Core/Src/main.c ****     vel = g_spiTrigQ[g_spiTrigTail].vel;
1100:Core/Src/main.c ****     g_spiTrigTail = (uint8_t)((g_spiTrigTail + 1U) % SPI_TRIG_Q_LEN);
1101:Core/Src/main.c ****     __enable_irq();
1102:Core/Src/main.c **** 
1103:Core/Src/main.c ****     uint8_t inst = (uint8_t)(pad % NUM_INSTRUMENTS);
1104:Core/Src/main.c ****     int32_t gain = 12000 + ((int32_t)vel * 140);
1105:Core/Src/main.c ****     gain = (gain * g_liveVolume) / 100;
1106:Core/Src/main.c ****     gain = (gain * g_trackVolume[inst]) / 100;
1107:Core/Src/main.c ****     gain = (gain * g_abLiveTrimQ8) >> 8;
1108:Core/Src/main.c ****     if (gain > 32000) gain = 32000;
1109:Core/Src/main.c ****     int8_t pan = 0;
1110:Core/Src/main.c **** 
1111:Core/Src/main.c ****     if (inst == 2) pan = -10;
1112:Core/Src/main.c ****     else if (inst == 3) pan = 12;
1113:Core/Src/main.c **** 
1114:Core/Src/main.c ****     TriggerVoice(inst, (int16_t)gain, pan);
1115:Core/Src/main.c ****   }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 62


1116:Core/Src/main.c **** }
 1327              		.loc 1 1116 1 is_stmt 0 view .LVU371
 1328 0006 08BD     		pop	{r3, pc}
 1329              	.LVL146:
 1330              	.L117:
 1331              	.LBB31:
1111:Core/Src/main.c ****     else if (inst == 3) pan = 12;
 1332              		.loc 1 1111 24 discriminator 1 view .LVU372
 1333 0008 6FF00902 		mvn	r2, #9
 1334              	.L114:
 1335              	.LVL147:
1114:Core/Src/main.c ****   }
 1336              		.loc 1 1114 5 is_stmt 1 view .LVU373
 1337 000c 09B2     		sxth	r1, r1
 1338              	.LVL148:
1114:Core/Src/main.c ****   }
 1339              		.loc 1 1114 5 is_stmt 0 view .LVU374
 1340 000e FFF7FEFF 		bl	TriggerVoice
 1341              	.LVL149:
1114:Core/Src/main.c ****   }
 1342              		.loc 1 1114 5 view .LVU375
 1343              	.LBE31:
1086:Core/Src/main.c ****   {
 1344              		.loc 1 1086 9 is_stmt 1 view .LVU376
 1345              	.L115:
1086:Core/Src/main.c ****   {
 1346              		.loc 1 1086 3 view .LVU377
 1347              	.LBB32:
1088:Core/Src/main.c ****     uint8_t vel;
 1348              		.loc 1 1088 5 view .LVU378
1089:Core/Src/main.c **** 
 1349              		.loc 1 1089 5 view .LVU379
1091:Core/Src/main.c ****     if (g_spiTrigTail == g_spiTrigHead)
 1350              		.loc 1 1091 5 view .LVU380
 1351              	.LBB27:
 1352              	.LBI27:
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1353              		.loc 2 960 27 view .LVU381
 1354              	.LBB28:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1355              		.loc 2 962 3 view .LVU382
 1356              		.syntax unified
 1357              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1358 0012 72B6     		cpsid i
 1359              	@ 0 "" 2
 1360              		.thumb
 1361              		.syntax unified
 1362              	.LBE28:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 63


 1363              	.LBE27:
1092:Core/Src/main.c ****     {
 1364              		.loc 1 1092 5 view .LVU383
1092:Core/Src/main.c ****     {
 1365              		.loc 1 1092 23 is_stmt 0 view .LVU384
 1366 0014 214B     		ldr	r3, .L122
 1367 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1368 0018 214A     		ldr	r2, .L122+4
 1369 001a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1092:Core/Src/main.c ****     {
 1370              		.loc 1 1092 8 view .LVU385
 1371 001c 9A42     		cmp	r2, r3
 1372 001e F1D0     		beq	.L121
1098:Core/Src/main.c ****     vel = g_spiTrigQ[g_spiTrigTail].vel;
 1373              		.loc 1 1098 5 is_stmt 1 view .LVU386
1098:Core/Src/main.c ****     vel = g_spiTrigQ[g_spiTrigTail].vel;
 1374              		.loc 1 1098 36 is_stmt 0 view .LVU387
 1375 0020 1E4A     		ldr	r2, .L122
 1376 0022 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1377 0024 C9B2     		uxtb	r1, r1
1098:Core/Src/main.c ****     vel = g_spiTrigQ[g_spiTrigTail].vel;
 1378              		.loc 1 1098 9 view .LVU388
 1379 0026 1F4B     		ldr	r3, .L122+8
 1380 0028 13F81100 		ldrb	r0, [r3, r1, lsl #1]	@ zero_extendqisi2
 1381 002c C0B2     		uxtb	r0, r0
 1382              	.LVL150:
1099:Core/Src/main.c ****     g_spiTrigTail = (uint8_t)((g_spiTrigTail + 1U) % SPI_TRIG_Q_LEN);
 1383              		.loc 1 1099 5 is_stmt 1 view .LVU389
1099:Core/Src/main.c ****     g_spiTrigTail = (uint8_t)((g_spiTrigTail + 1U) % SPI_TRIG_Q_LEN);
 1384              		.loc 1 1099 36 is_stmt 0 view .LVU390
 1385 002e 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
1099:Core/Src/main.c ****     g_spiTrigTail = (uint8_t)((g_spiTrigTail + 1U) % SPI_TRIG_Q_LEN);
 1386              		.loc 1 1099 9 view .LVU391
 1387 0030 03EB4103 		add	r3, r3, r1, lsl #1
 1388 0034 93F801C0 		ldrb	ip, [r3, #1]	@ zero_extendqisi2
 1389 0038 5FFA8CFC 		uxtb	ip, ip
 1390              	.LVL151:
1100:Core/Src/main.c ****     __enable_irq();
 1391              		.loc 1 1100 5 is_stmt 1 view .LVU392
1100:Core/Src/main.c ****     __enable_irq();
 1392              		.loc 1 1100 21 is_stmt 0 view .LVU393
 1393 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1394 003e 0133     		adds	r3, r3, #1
 1395 0040 03F00F03 		and	r3, r3, #15
1100:Core/Src/main.c ****     __enable_irq();
 1396              		.loc 1 1100 19 view .LVU394
 1397 0044 1370     		strb	r3, [r2]
1101:Core/Src/main.c **** 
 1398              		.loc 1 1101 5 is_stmt 1 view .LVU395
 1399              	.LBB29:
 1400              	.LBI29:
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1401              		.loc 2 949 27 view .LVU396
 1402              	.LBB30:
 951:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1403              		.loc 2 951 3 view .LVU397
 1404              		.syntax unified
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 64


 1405              	@ 951 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1406 0046 62B6     		cpsie i
 1407              	@ 0 "" 2
 1408              		.thumb
 1409              		.syntax unified
 1410              	.LBE30:
 1411              	.LBE29:
1103:Core/Src/main.c ****     int32_t gain = 12000 + ((int32_t)vel * 140);
 1412              		.loc 1 1103 5 view .LVU398
1103:Core/Src/main.c ****     int32_t gain = 12000 + ((int32_t)vel * 140);
 1413              		.loc 1 1103 13 is_stmt 0 view .LVU399
 1414 0048 00F00F00 		and	r0, r0, #15
 1415              	.LVL152:
1104:Core/Src/main.c ****     gain = (gain * g_liveVolume) / 100;
 1416              		.loc 1 1104 5 is_stmt 1 view .LVU400
1104:Core/Src/main.c ****     gain = (gain * g_liveVolume) / 100;
 1417              		.loc 1 1104 13 is_stmt 0 view .LVU401
 1418 004c 8C23     		movs	r3, #140
 1419 004e 42F6E061 		movw	r1, #12000
 1420 0052 03FB0C11 		mla	r1, r3, ip, r1
 1421              	.LVL153:
1105:Core/Src/main.c ****     gain = (gain * g_trackVolume[inst]) / 100;
 1422              		.loc 1 1105 5 is_stmt 1 view .LVU402
1105:Core/Src/main.c ****     gain = (gain * g_trackVolume[inst]) / 100;
 1423              		.loc 1 1105 18 is_stmt 0 view .LVU403
 1424 0056 144B     		ldr	r3, .L122+12
 1425 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1426 005a 03FB01F1 		mul	r1, r3, r1
 1427              	.LVL154:
1105:Core/Src/main.c ****     gain = (gain * g_trackVolume[inst]) / 100;
 1428              		.loc 1 1105 10 view .LVU404
 1429 005e 134B     		ldr	r3, .L122+16
 1430 0060 83FB0121 		smull	r2, r1, r3, r1
 1431 0064 4911     		asrs	r1, r1, #5
 1432              	.LVL155:
1106:Core/Src/main.c ****     gain = (gain * g_abLiveTrimQ8) >> 8;
 1433              		.loc 1 1106 5 is_stmt 1 view .LVU405
1106:Core/Src/main.c ****     gain = (gain * g_abLiveTrimQ8) >> 8;
 1434              		.loc 1 1106 33 is_stmt 0 view .LVU406
 1435 0066 124A     		ldr	r2, .L122+20
 1436 0068 125C     		ldrb	r2, [r2, r0]	@ zero_extendqisi2
1106:Core/Src/main.c ****     gain = (gain * g_abLiveTrimQ8) >> 8;
 1437              		.loc 1 1106 18 view .LVU407
 1438 006a 02FB01F1 		mul	r1, r2, r1
 1439              	.LVL156:
1106:Core/Src/main.c ****     gain = (gain * g_abLiveTrimQ8) >> 8;
 1440              		.loc 1 1106 10 view .LVU408
 1441 006e 83FB0123 		smull	r2, r3, r3, r1
 1442 0072 C917     		asrs	r1, r1, #31
 1443 0074 C1EB6311 		rsb	r1, r1, r3, asr #5
 1444              	.LVL157:
1107:Core/Src/main.c ****     if (gain > 32000) gain = 32000;
 1445              		.loc 1 1107 5 is_stmt 1 view .LVU409
1107:Core/Src/main.c ****     if (gain > 32000) gain = 32000;
 1446              		.loc 1 1107 18 is_stmt 0 view .LVU410
 1447 0078 0E4B     		ldr	r3, .L122+24
 1448 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 65


 1449 007c 03FB01F1 		mul	r1, r3, r1
 1450              	.LVL158:
1107:Core/Src/main.c ****     if (gain > 32000) gain = 32000;
 1451              		.loc 1 1107 10 view .LVU411
 1452 0080 0912     		asrs	r1, r1, #8
 1453              	.LVL159:
1108:Core/Src/main.c ****     int8_t pan = 0;
 1454              		.loc 1 1108 5 is_stmt 1 view .LVU412
1108:Core/Src/main.c ****     int8_t pan = 0;
 1455              		.loc 1 1108 8 is_stmt 0 view .LVU413
 1456 0082 B1F5FA4F 		cmp	r1, #32000
 1457 0086 01DD     		ble	.L113
1108:Core/Src/main.c ****     int8_t pan = 0;
 1458              		.loc 1 1108 28 discriminator 1 view .LVU414
 1459 0088 4FF4FA41 		mov	r1, #32000
 1460              	.LVL160:
 1461              	.L113:
1109:Core/Src/main.c **** 
 1462              		.loc 1 1109 5 is_stmt 1 view .LVU415
1111:Core/Src/main.c ****     else if (inst == 3) pan = 12;
 1463              		.loc 1 1111 5 view .LVU416
1111:Core/Src/main.c ****     else if (inst == 3) pan = 12;
 1464              		.loc 1 1111 8 is_stmt 0 view .LVU417
 1465 008c 0228     		cmp	r0, #2
 1466 008e BBD0     		beq	.L117
1112:Core/Src/main.c **** 
 1467              		.loc 1 1112 10 is_stmt 1 view .LVU418
1112:Core/Src/main.c **** 
 1468              		.loc 1 1112 13 is_stmt 0 view .LVU419
 1469 0090 0328     		cmp	r0, #3
 1470 0092 01D0     		beq	.L118
1109:Core/Src/main.c **** 
 1471              		.loc 1 1109 12 view .LVU420
 1472 0094 0022     		movs	r2, #0
 1473 0096 B9E7     		b	.L114
 1474              	.L118:
1112:Core/Src/main.c **** 
 1475              		.loc 1 1112 29 discriminator 1 view .LVU421
 1476 0098 0C22     		movs	r2, #12
 1477 009a B7E7     		b	.L114
 1478              	.L123:
 1479              		.align	2
 1480              	.L122:
 1481 009c 00000000 		.word	g_spiTrigTail
 1482 00a0 00000000 		.word	g_spiTrigHead
 1483 00a4 00000000 		.word	g_spiTrigQ
 1484 00a8 00000000 		.word	g_liveVolume
 1485 00ac 1F85EB51 		.word	1374389535
 1486 00b0 00000000 		.word	g_trackVolume
 1487 00b4 00000000 		.word	g_abLiveTrimQ8
 1488              	.LBE32:
 1489              		.cfi_endproc
 1490              	.LFE164:
 1492              		.section	.text.SpiCrc16,"ax",%progbits
 1493              		.align	1
 1494              		.syntax unified
 1495              		.thumb
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 66


 1496              		.thumb_func
 1498              	SpiCrc16:
 1499              	.LVL161:
 1500              	.LFB165:
1117:Core/Src/main.c **** 
1118:Core/Src/main.c **** static uint16_t SpiCrc16(const uint8_t *data, uint16_t len)
1119:Core/Src/main.c **** {
 1501              		.loc 1 1119 1 is_stmt 1 view -0
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 0, uses_anonymous_args = 0
 1505              		.loc 1 1119 1 is_stmt 0 view .LVU423
 1506 0000 00B5     		push	{lr}
 1507              	.LCFI9:
 1508              		.cfi_def_cfa_offset 4
 1509              		.cfi_offset 14, -4
 1510 0002 8646     		mov	lr, r0
1120:Core/Src/main.c ****   uint16_t crc = 0xFFFF;
 1511              		.loc 1 1120 3 is_stmt 1 view .LVU424
 1512              	.LVL162:
1121:Core/Src/main.c ****   for (uint16_t i = 0; i < len; i++)
 1513              		.loc 1 1121 3 view .LVU425
 1514              	.LBB33:
 1515              		.loc 1 1121 8 view .LVU426
 1516              		.loc 1 1121 17 is_stmt 0 view .LVU427
 1517 0004 4FF0000C 		mov	ip, #0
 1518              	.LBE33:
1120:Core/Src/main.c ****   uint16_t crc = 0xFFFF;
 1519              		.loc 1 1120 12 view .LVU428
 1520 0008 4FF6FF70 		movw	r0, #65535
 1521              	.LVL163:
 1522              	.LBB36:
 1523              		.loc 1 1121 3 view .LVU429
 1524 000c 10E0     		b	.L125
 1525              	.LVL164:
 1526              	.L127:
 1527              	.LBB34:
1122:Core/Src/main.c ****   {
1123:Core/Src/main.c ****     crc ^= data[i];
1124:Core/Src/main.c ****     for (uint8_t b = 0; b < 8; b++)
1125:Core/Src/main.c ****     {
1126:Core/Src/main.c ****       if (crc & 1U) crc = (uint16_t)((crc >> 1) ^ 0xA001U);
1127:Core/Src/main.c ****       else crc >>= 1;
 1528              		.loc 1 1127 12 is_stmt 1 view .LVU430
 1529              		.loc 1 1127 16 is_stmt 0 view .LVU431
 1530 000e 4008     		lsrs	r0, r0, #1
 1531              	.LVL165:
 1532              	.L128:
1124:Core/Src/main.c ****     {
 1533              		.loc 1 1124 33 is_stmt 1 discriminator 2 view .LVU432
 1534 0010 0133     		adds	r3, r3, #1
 1535              	.LVL166:
1124:Core/Src/main.c ****     {
 1536              		.loc 1 1124 33 is_stmt 0 discriminator 2 view .LVU433
 1537 0012 DBB2     		uxtb	r3, r3
 1538              	.LVL167:
 1539              	.L126:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 67


1124:Core/Src/main.c ****     {
 1540              		.loc 1 1124 27 is_stmt 1 discriminator 1 view .LVU434
 1541 0014 072B     		cmp	r3, #7
 1542 0016 07D8     		bhi	.L132
1126:Core/Src/main.c ****       else crc >>= 1;
 1543              		.loc 1 1126 7 view .LVU435
1126:Core/Src/main.c ****       else crc >>= 1;
 1544              		.loc 1 1126 10 is_stmt 0 view .LVU436
 1545 0018 10F0010F 		tst	r0, #1
 1546 001c F7D0     		beq	.L127
1126:Core/Src/main.c ****       else crc >>= 1;
 1547              		.loc 1 1126 21 is_stmt 1 discriminator 1 view .LVU437
1126:Core/Src/main.c ****       else crc >>= 1;
 1548              		.loc 1 1126 25 is_stmt 0 discriminator 1 view .LVU438
 1549 001e 4AF20102 		movw	r2, #40961
 1550 0022 82EA5000 		eor	r0, r2, r0, lsr #1
 1551              	.LVL168:
1126:Core/Src/main.c ****       else crc >>= 1;
 1552              		.loc 1 1126 25 discriminator 1 view .LVU439
 1553 0026 F3E7     		b	.L128
 1554              	.L132:
1126:Core/Src/main.c ****       else crc >>= 1;
 1555              		.loc 1 1126 25 discriminator 1 view .LVU440
 1556              	.LBE34:
1121:Core/Src/main.c ****   {
 1557              		.loc 1 1121 34 is_stmt 1 discriminator 2 view .LVU441
 1558 0028 0CF1010C 		add	ip, ip, #1
 1559              	.LVL169:
1121:Core/Src/main.c ****   {
 1560              		.loc 1 1121 34 is_stmt 0 discriminator 2 view .LVU442
 1561 002c 1FFA8CFC 		uxth	ip, ip
 1562              	.LVL170:
 1563              	.L125:
1121:Core/Src/main.c ****   {
 1564              		.loc 1 1121 26 is_stmt 1 discriminator 1 view .LVU443
 1565 0030 8C45     		cmp	ip, r1
 1566 0032 04D2     		bcs	.L133
1123:Core/Src/main.c ****     for (uint8_t b = 0; b < 8; b++)
 1567              		.loc 1 1123 5 view .LVU444
1123:Core/Src/main.c ****     for (uint8_t b = 0; b < 8; b++)
 1568              		.loc 1 1123 16 is_stmt 0 view .LVU445
 1569 0034 1EF80C30 		ldrb	r3, [lr, ip]	@ zero_extendqisi2
1123:Core/Src/main.c ****     for (uint8_t b = 0; b < 8; b++)
 1570              		.loc 1 1123 9 view .LVU446
 1571 0038 5840     		eors	r0, r0, r3
 1572              	.LVL171:
1124:Core/Src/main.c ****     {
 1573              		.loc 1 1124 5 is_stmt 1 view .LVU447
 1574              	.LBB35:
1124:Core/Src/main.c ****     {
 1575              		.loc 1 1124 10 view .LVU448
1124:Core/Src/main.c ****     {
 1576              		.loc 1 1124 18 is_stmt 0 view .LVU449
 1577 003a 0023     		movs	r3, #0
1124:Core/Src/main.c ****     {
 1578              		.loc 1 1124 5 view .LVU450
 1579 003c EAE7     		b	.L126
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 68


 1580              	.LVL172:
 1581              	.L133:
1124:Core/Src/main.c ****     {
 1582              		.loc 1 1124 5 view .LVU451
 1583              	.LBE35:
 1584              	.LBE36:
1128:Core/Src/main.c ****     }
1129:Core/Src/main.c ****   }
1130:Core/Src/main.c ****   return crc;
 1585              		.loc 1 1130 3 is_stmt 1 view .LVU452
1131:Core/Src/main.c **** }
 1586              		.loc 1 1131 1 is_stmt 0 view .LVU453
 1587 003e 5DF804FB 		ldr	pc, [sp], #4
 1588              		.cfi_endproc
 1589              	.LFE165:
 1591              		.section	.text.SpiQueueTrigger,"ax",%progbits
 1592              		.align	1
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1597              	SpiQueueTrigger:
 1598              	.LVL173:
 1599              	.LFB166:
1132:Core/Src/main.c **** 
1133:Core/Src/main.c **** static void SpiQueueTrigger(uint8_t pad, uint8_t vel)
1134:Core/Src/main.c **** {
 1600              		.loc 1 1134 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604              		@ link register save eliminated.
1135:Core/Src/main.c ****   uint8_t next = (uint8_t)((g_spiTrigHead + 1U) % SPI_TRIG_Q_LEN);
 1605              		.loc 1 1135 3 view .LVU455
 1606              		.loc 1 1135 18 is_stmt 0 view .LVU456
 1607 0000 0D4B     		ldr	r3, .L140
 1608 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1609 0004 0133     		adds	r3, r3, #1
 1610              		.loc 1 1135 11 view .LVU457
 1611 0006 03F00F03 		and	r3, r3, #15
 1612              	.LVL174:
1136:Core/Src/main.c ****   if (next == g_spiTrigTail) return;
 1613              		.loc 1 1136 3 is_stmt 1 view .LVU458
 1614              		.loc 1 1136 12 is_stmt 0 view .LVU459
 1615 000a 0C4A     		ldr	r2, .L140+4
 1616 000c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1617              		.loc 1 1136 6 view .LVU460
 1618 000e 9A42     		cmp	r2, r3
 1619 0010 10D0     		beq	.L137
1134:Core/Src/main.c ****   uint8_t next = (uint8_t)((g_spiTrigHead + 1U) % SPI_TRIG_Q_LEN);
 1620              		.loc 1 1134 1 view .LVU461
 1621 0012 10B4     		push	{r4}
 1622              	.LCFI10:
 1623              		.cfi_def_cfa_offset 4
 1624              		.cfi_offset 4, -4
1137:Core/Src/main.c ****   g_spiTrigQ[g_spiTrigHead].pad = pad;
 1625              		.loc 1 1137 3 is_stmt 1 view .LVU462
 1626              		.loc 1 1137 28 is_stmt 0 view .LVU463
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 69


 1627 0014 084C     		ldr	r4, .L140
 1628 0016 94F800C0 		ldrb	ip, [r4]	@ zero_extendqisi2
 1629 001a 5FFA8CFC 		uxtb	ip, ip
 1630              		.loc 1 1137 33 view .LVU464
 1631 001e 084A     		ldr	r2, .L140+8
 1632 0020 02F81C00 		strb	r0, [r2, ip, lsl #1]
1138:Core/Src/main.c ****   g_spiTrigQ[g_spiTrigHead].vel = vel;
 1633              		.loc 1 1138 3 is_stmt 1 view .LVU465
 1634              		.loc 1 1138 28 is_stmt 0 view .LVU466
 1635 0024 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1636              	.LVL175:
 1637              		.loc 1 1138 33 view .LVU467
 1638 0026 02EB4002 		add	r2, r2, r0, lsl #1
 1639              	.LVL176:
 1640              		.loc 1 1138 33 view .LVU468
 1641 002a 5170     		strb	r1, [r2, #1]
 1642              	.LVL177:
1139:Core/Src/main.c ****   g_spiTrigHead = next;
 1643              		.loc 1 1139 3 is_stmt 1 view .LVU469
 1644              		.loc 1 1139 17 is_stmt 0 view .LVU470
 1645 002c 2370     		strb	r3, [r4]
1140:Core/Src/main.c **** }
 1646              		.loc 1 1140 1 view .LVU471
 1647 002e 5DF8044B 		ldr	r4, [sp], #4
 1648              	.LCFI11:
 1649              		.cfi_restore 4
 1650              		.cfi_def_cfa_offset 0
 1651 0032 7047     		bx	lr
 1652              	.LVL178:
 1653              	.L137:
 1654              		.loc 1 1140 1 view .LVU472
 1655 0034 7047     		bx	lr
 1656              	.L141:
 1657 0036 00BF     		.align	2
 1658              	.L140:
 1659 0038 00000000 		.word	g_spiTrigHead
 1660 003c 00000000 		.word	g_spiTrigTail
 1661 0040 00000000 		.word	g_spiTrigQ
 1662              		.cfi_endproc
 1663              	.LFE166:
 1665              		.section	.text.ActiveVoicesCount,"ax",%progbits
 1666              		.align	1
 1667              		.syntax unified
 1668              		.thumb
 1669              		.thumb_func
 1671              	ActiveVoicesCount:
 1672              	.LFB169:
1141:Core/Src/main.c **** 
1142:Core/Src/main.c **** /* Re-arm SPI slave para recibir el siguiente header de 8 bytes (Txn 1) */
1143:Core/Src/main.c **** static void SpiRearmReceive(void)
1144:Core/Src/main.c **** {
1145:Core/Src/main.c ****   g_spiWaitingPayload = 0;
1146:Core/Src/main.c ****   HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf, 8);
1147:Core/Src/main.c **** }
1148:Core/Src/main.c **** 
1149:Core/Src/main.c **** static void SpiEnqueueResponse(uint8_t cmd, uint16_t sequence, const uint8_t *payload, uint16_t len
1150:Core/Src/main.c **** {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 70


1151:Core/Src/main.c ****   /* Comandos sin respuesta (TRIG_LIVE, SMPL_*, volumen, etc.): solo Txn 1.
1152:Core/Src/main.c ****    * El ESP32 NO espera Txn 2 → rearmar RX directamente. */
1153:Core/Src/main.c ****   if (len == 0U && payload == NULL)
1154:Core/Src/main.c ****   {
1155:Core/Src/main.c ****     SpiRearmReceive();
1156:Core/Src/main.c ****     return;
1157:Core/Src/main.c ****   }
1158:Core/Src/main.c **** 
1159:Core/Src/main.c ****   /* Comandos con respuesta (PING, GET_PEAKS, etc.): construir Txn 2 */
1160:Core/Src/main.c ****   uint16_t crc = SpiCrc16(payload, len);
1161:Core/Src/main.c ****   g_spiTxBuf[0] = SPI_MAGIC_RESP;
1162:Core/Src/main.c ****   g_spiTxBuf[1] = cmd;
1163:Core/Src/main.c ****   g_spiTxBuf[2] = (uint8_t)(len & 0xFFU);
1164:Core/Src/main.c ****   g_spiTxBuf[3] = (uint8_t)((len >> 8) & 0xFFU);
1165:Core/Src/main.c ****   g_spiTxBuf[4] = (uint8_t)(sequence & 0xFFU);
1166:Core/Src/main.c ****   g_spiTxBuf[5] = (uint8_t)((sequence >> 8) & 0xFFU);
1167:Core/Src/main.c ****   g_spiTxBuf[6] = (uint8_t)(crc & 0xFFU);
1168:Core/Src/main.c ****   g_spiTxBuf[7] = (uint8_t)((crc >> 8) & 0xFFU);
1169:Core/Src/main.c ****   if (len > 0U && payload != NULL)
1170:Core/Src/main.c ****     memcpy(g_spiTxBuf + 8U, payload, len);
1171:Core/Src/main.c **** 
1172:Core/Src/main.c ****   /* Txn 2: master clokea N bytes y STM32 transmite la respuesta */
1173:Core/Src/main.c ****   HAL_SPI_Transmit_IT(&hspi1, g_spiTxBuf, (uint16_t)(8U + len));
1174:Core/Src/main.c **** }
1175:Core/Src/main.c **** 
1176:Core/Src/main.c **** static uint8_t ActiveVoicesCount(void)
1177:Core/Src/main.c **** {
 1673              		.loc 1 1177 1 is_stmt 1 view -0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 0, uses_anonymous_args = 0
 1677              		@ link register save eliminated.
1178:Core/Src/main.c ****   uint8_t cnt = 0;
 1678              		.loc 1 1178 3 view .LVU474
 1679              	.LVL179:
1179:Core/Src/main.c ****   for (uint32_t i = 0; i < MAX_VOICES; i++) if (g_voices[i].active) cnt++;
 1680              		.loc 1 1179 3 view .LVU475
 1681              	.LBB37:
 1682              		.loc 1 1179 8 view .LVU476
 1683              		.loc 1 1179 17 is_stmt 0 view .LVU477
 1684 0000 0023     		movs	r3, #0
 1685              	.LBE37:
1178:Core/Src/main.c ****   uint8_t cnt = 0;
 1686              		.loc 1 1178 11 view .LVU478
 1687 0002 1846     		mov	r0, r3
 1688              	.LBB38:
 1689              		.loc 1 1179 3 view .LVU479
 1690 0004 00E0     		b	.L143
 1691              	.LVL180:
 1692              	.L144:
 1693              		.loc 1 1179 41 is_stmt 1 discriminator 4 view .LVU480
 1694 0006 0133     		adds	r3, r3, #1
 1695              	.LVL181:
 1696              	.L143:
 1697              		.loc 1 1179 26 discriminator 5 view .LVU481
 1698 0008 092B     		cmp	r3, #9
 1699 000a 07D8     		bhi	.L146
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 71


 1700              		.loc 1 1179 45 discriminator 6 view .LVU482
 1701              		.loc 1 1179 60 is_stmt 0 discriminator 6 view .LVU483
 1702 000c 1A01     		lsls	r2, r3, #4
 1703 000e 0449     		ldr	r1, .L147
 1704 0010 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1705              		.loc 1 1179 48 discriminator 6 view .LVU484
 1706 0012 002A     		cmp	r2, #0
 1707 0014 F7D0     		beq	.L144
 1708              		.loc 1 1179 69 is_stmt 1 discriminator 2 view .LVU485
 1709              		.loc 1 1179 72 is_stmt 0 discriminator 2 view .LVU486
 1710 0016 0130     		adds	r0, r0, #1
 1711              	.LVL182:
 1712              		.loc 1 1179 72 discriminator 2 view .LVU487
 1713 0018 C0B2     		uxtb	r0, r0
 1714              	.LVL183:
 1715              		.loc 1 1179 72 discriminator 2 view .LVU488
 1716 001a F4E7     		b	.L144
 1717              	.LVL184:
 1718              	.L146:
 1719              		.loc 1 1179 72 discriminator 2 view .LVU489
 1720              	.LBE38:
1180:Core/Src/main.c ****   return cnt;
 1721              		.loc 1 1180 3 is_stmt 1 view .LVU490
1181:Core/Src/main.c **** }
 1722              		.loc 1 1181 1 is_stmt 0 view .LVU491
 1723 001c 7047     		bx	lr
 1724              	.L148:
 1725 001e 00BF     		.align	2
 1726              	.L147:
 1727 0020 00000000 		.word	g_voices
 1728              		.cfi_endproc
 1729              	.LFE169:
 1731              		.section	.text.StopInstrumentVoices,"ax",%progbits
 1732              		.align	1
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1737              	StopInstrumentVoices:
 1738              	.LVL185:
 1739              	.LFB170:
1182:Core/Src/main.c **** 
1183:Core/Src/main.c **** 
1184:Core/Src/main.c **** static void StopInstrumentVoices(uint8_t inst)
1185:Core/Src/main.c **** {
 1740              		.loc 1 1185 1 is_stmt 1 view -0
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 0
 1743              		@ frame_needed = 0, uses_anonymous_args = 0
 1744              		@ link register save eliminated.
1186:Core/Src/main.c ****   for (uint32_t i = 0; i < MAX_VOICES; i++)
 1745              		.loc 1 1186 3 view .LVU493
 1746              	.LBB39:
 1747              		.loc 1 1186 8 view .LVU494
 1748              		.loc 1 1186 17 is_stmt 0 view .LVU495
 1749 0000 0023     		movs	r3, #0
 1750              		.loc 1 1186 3 view .LVU496
 1751 0002 00E0     		b	.L150
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 72


 1752              	.LVL186:
 1753              	.L151:
 1754              		.loc 1 1186 41 is_stmt 1 discriminator 2 view .LVU497
 1755 0004 0133     		adds	r3, r3, #1
 1756              	.LVL187:
 1757              	.L150:
 1758              		.loc 1 1186 26 discriminator 1 view .LVU498
 1759 0006 092B     		cmp	r3, #9
 1760 0008 0FD8     		bhi	.L153
1187:Core/Src/main.c ****   {
1188:Core/Src/main.c ****     if (g_voices[i].active && g_voices[i].inst == inst) g_voices[i].active = 0;
 1761              		.loc 1 1188 5 view .LVU499
 1762              		.loc 1 1188 20 is_stmt 0 view .LVU500
 1763 000a 1A01     		lsls	r2, r3, #4
 1764 000c 0749     		ldr	r1, .L154
 1765 000e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1766              		.loc 1 1188 8 view .LVU501
 1767 0010 002A     		cmp	r2, #0
 1768 0012 F7D0     		beq	.L151
 1769              		.loc 1 1188 42 discriminator 1 view .LVU502
 1770 0014 01EB0312 		add	r2, r1, r3, lsl #4
 1771 0018 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 1772              		.loc 1 1188 28 discriminator 1 view .LVU503
 1773 001a 8242     		cmp	r2, r0
 1774 001c F2D1     		bne	.L151
 1775              		.loc 1 1188 57 is_stmt 1 discriminator 2 view .LVU504
 1776              		.loc 1 1188 76 is_stmt 0 discriminator 2 view .LVU505
 1777 001e 1A01     		lsls	r2, r3, #4
 1778 0020 4FF0000C 		mov	ip, #0
 1779 0024 01F802C0 		strb	ip, [r1, r2]
 1780 0028 ECE7     		b	.L151
 1781              	.L153:
 1782              	.LBE39:
1189:Core/Src/main.c ****   }
1190:Core/Src/main.c **** }
 1783              		.loc 1 1190 1 view .LVU506
 1784 002a 7047     		bx	lr
 1785              	.L155:
 1786              		.align	2
 1787              	.L154:
 1788 002c 00000000 		.word	g_voices
 1789              		.cfi_endproc
 1790              	.LFE170:
 1792              		.section	.text.StopAllVoices,"ax",%progbits
 1793              		.align	1
 1794              		.syntax unified
 1795              		.thumb
 1796              		.thumb_func
 1798              	StopAllVoices:
 1799              	.LFB171:
1191:Core/Src/main.c **** 
1192:Core/Src/main.c **** static void StopAllVoices(void)
1193:Core/Src/main.c **** {
 1800              		.loc 1 1193 1 is_stmt 1 view -0
 1801              		.cfi_startproc
 1802              		@ args = 0, pretend = 0, frame = 0
 1803              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 73


 1804              		@ link register save eliminated.
1194:Core/Src/main.c ****   for (uint32_t i = 0; i < MAX_VOICES; i++) g_voices[i].active = 0;
 1805              		.loc 1 1194 3 view .LVU508
 1806              	.LBB40:
 1807              		.loc 1 1194 8 view .LVU509
 1808              	.LVL188:
 1809              		.loc 1 1194 17 is_stmt 0 view .LVU510
 1810 0000 0023     		movs	r3, #0
 1811              		.loc 1 1194 3 view .LVU511
 1812 0002 04E0     		b	.L157
 1813              	.LVL189:
 1814              	.L158:
 1815              		.loc 1 1194 45 is_stmt 1 discriminator 3 view .LVU512
 1816              		.loc 1 1194 64 is_stmt 0 discriminator 3 view .LVU513
 1817 0004 1A01     		lsls	r2, r3, #4
 1818 0006 0349     		ldr	r1, .L159
 1819 0008 0020     		movs	r0, #0
 1820 000a 8854     		strb	r0, [r1, r2]
 1821              		.loc 1 1194 41 is_stmt 1 discriminator 3 view .LVU514
 1822 000c 0133     		adds	r3, r3, #1
 1823              	.LVL190:
 1824              	.L157:
 1825              		.loc 1 1194 26 discriminator 1 view .LVU515
 1826 000e 092B     		cmp	r3, #9
 1827 0010 F8D9     		bls	.L158
 1828              	.LBE40:
1195:Core/Src/main.c **** }
 1829              		.loc 1 1195 1 is_stmt 0 view .LVU516
 1830 0012 7047     		bx	lr
 1831              	.L160:
 1832              		.align	2
 1833              	.L159:
 1834 0014 00000000 		.word	g_voices
 1835              		.cfi_endproc
 1836              	.LFE171:
 1838              		.section	.text.ClearPadAllFx,"ax",%progbits
 1839              		.align	1
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1844              	ClearPadAllFx:
 1845              	.LVL191:
 1846              	.LFB174:
1196:Core/Src/main.c **** 
1197:Core/Src/main.c **** static void ClearTrackLiveFx(uint8_t track)
1198:Core/Src/main.c **** {
1199:Core/Src/main.c ****   g_trackEcho[track].active = 0U;
1200:Core/Src/main.c ****   g_trackEcho[track].delaySamples = 0U;
1201:Core/Src/main.c ****   g_trackEcho[track].feedbackQ8 = 0U;
1202:Core/Src/main.c ****   g_trackEcho[track].mixQ8 = 0U;
1203:Core/Src/main.c ****   g_trackEcho[track].writePos = 0U;
1204:Core/Src/main.c **** 
1205:Core/Src/main.c ****   g_trackFlanger[track].active = 0U;
1206:Core/Src/main.c ****   g_trackFlanger[track].depthQ8 = 0U;
1207:Core/Src/main.c ****   g_trackFlanger[track].feedbackQ8 = 0U;
1208:Core/Src/main.c ****   g_trackFlanger[track].mixQ8 = 0U;
1209:Core/Src/main.c ****   g_trackFlanger[track].rateStep = 0U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 74


1210:Core/Src/main.c ****   g_trackFlanger[track].writePos = 0U;
1211:Core/Src/main.c ****   g_trackFlanger[track].phase = 0U;
1212:Core/Src/main.c **** 
1213:Core/Src/main.c ****   g_trackComp[track].active = 0U;
1214:Core/Src/main.c ****   g_trackComp[track].envQ15 = 0U;
1215:Core/Src/main.c **** 
1216:Core/Src/main.c ****   memset(g_trackEchoBuf[track], 0, sizeof(g_trackEchoBuf[track]));
1217:Core/Src/main.c ****   memset(g_trackFlangerBuf[track], 0, sizeof(g_trackFlangerBuf[track]));
1218:Core/Src/main.c **** }
1219:Core/Src/main.c **** 
1220:Core/Src/main.c **** static void ClearTrackAllFx(uint8_t track)
1221:Core/Src/main.c **** {
1222:Core/Src/main.c ****   g_trackFilterType[track] = 0U;
1223:Core/Src/main.c ****   g_trackFilterCutQ8[track] = 200U;
1224:Core/Src/main.c ****   g_trackFilterResQ8[track] = 32U;
1225:Core/Src/main.c ****   g_trackFilterState[track] = 0;
1226:Core/Src/main.c ****   g_trackDistQ8[track] = 0U;
1227:Core/Src/main.c ****   g_trackBitDepth[track] = 16U;
1228:Core/Src/main.c ****   ClearTrackLiveFx(track);
1229:Core/Src/main.c **** }
1230:Core/Src/main.c **** 
1231:Core/Src/main.c **** static void ClearPadAllFx(uint8_t pad)
1232:Core/Src/main.c **** {
 1847              		.loc 1 1232 1 is_stmt 1 view -0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851              		@ link register save eliminated.
1233:Core/Src/main.c ****   g_padFilterType[pad] = 0U;
 1852              		.loc 1 1233 3 view .LVU518
 1853              		.loc 1 1233 24 is_stmt 0 view .LVU519
 1854 0000 0023     		movs	r3, #0
 1855 0002 204A     		ldr	r2, .L162
 1856 0004 1354     		strb	r3, [r2, r0]
1234:Core/Src/main.c ****   g_padFilterCutQ8[pad] = 200U;
 1857              		.loc 1 1234 3 is_stmt 1 view .LVU520
 1858              		.loc 1 1234 25 is_stmt 0 view .LVU521
 1859 0006 204A     		ldr	r2, .L162+4
 1860 0008 C821     		movs	r1, #200
 1861 000a 1154     		strb	r1, [r2, r0]
1235:Core/Src/main.c ****   g_padFilterResQ8[pad] = 32U;
 1862              		.loc 1 1235 3 is_stmt 1 view .LVU522
 1863              		.loc 1 1235 25 is_stmt 0 view .LVU523
 1864 000c 1F4A     		ldr	r2, .L162+8
 1865 000e 2021     		movs	r1, #32
 1866 0010 1154     		strb	r1, [r2, r0]
1236:Core/Src/main.c ****   g_padFilterState[pad] = 0;
 1867              		.loc 1 1236 3 is_stmt 1 view .LVU524
 1868              		.loc 1 1236 25 is_stmt 0 view .LVU525
 1869 0012 1F4A     		ldr	r2, .L162+12
 1870 0014 42F82030 		str	r3, [r2, r0, lsl #2]
1237:Core/Src/main.c ****   g_padDistQ8[pad] = 0U;
 1871              		.loc 1 1237 3 is_stmt 1 view .LVU526
 1872              		.loc 1 1237 20 is_stmt 0 view .LVU527
 1873 0018 1E4A     		ldr	r2, .L162+16
 1874 001a 1354     		strb	r3, [r2, r0]
1238:Core/Src/main.c ****   g_padBitDepth[pad] = 16U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 75


 1875              		.loc 1 1238 3 is_stmt 1 view .LVU528
 1876              		.loc 1 1238 22 is_stmt 0 view .LVU529
 1877 001c 1E4A     		ldr	r2, .L162+20
 1878 001e 1021     		movs	r1, #16
 1879 0020 1154     		strb	r1, [r2, r0]
1239:Core/Src/main.c ****   g_padStutterEnabled[pad] = 0U;
 1880              		.loc 1 1239 3 is_stmt 1 view .LVU530
 1881              		.loc 1 1239 28 is_stmt 0 view .LVU531
 1882 0022 1E4A     		ldr	r2, .L162+24
 1883 0024 1354     		strb	r3, [r2, r0]
1240:Core/Src/main.c ****   g_padStutterCount[pad] = 0U;
 1884              		.loc 1 1240 3 is_stmt 1 view .LVU532
 1885              		.loc 1 1240 26 is_stmt 0 view .LVU533
 1886 0026 1E4A     		ldr	r2, .L162+28
 1887 0028 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1241:Core/Src/main.c **** 
1242:Core/Src/main.c ****   g_padScratchActive[pad] = 0U;
 1888              		.loc 1 1242 3 is_stmt 1 view .LVU534
 1889              		.loc 1 1242 27 is_stmt 0 view .LVU535
 1890 002c 1D4A     		ldr	r2, .L162+32
 1891 002e 1354     		strb	r3, [r2, r0]
1243:Core/Src/main.c ****   g_padScratchRateQ8[pad] = 0U;
 1892              		.loc 1 1243 3 is_stmt 1 view .LVU536
 1893              		.loc 1 1243 27 is_stmt 0 view .LVU537
 1894 0030 1D4A     		ldr	r2, .L162+36
 1895 0032 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1244:Core/Src/main.c ****   g_padScratchDepthQ8[pad] = 0U;
 1896              		.loc 1 1244 3 is_stmt 1 view .LVU538
 1897              		.loc 1 1244 28 is_stmt 0 view .LVU539
 1898 0036 1D4A     		ldr	r2, .L162+40
 1899 0038 1354     		strb	r3, [r2, r0]
1245:Core/Src/main.c ****   g_padScratchCutQ8[pad] = 128U;
 1900              		.loc 1 1245 3 is_stmt 1 view .LVU540
 1901              		.loc 1 1245 26 is_stmt 0 view .LVU541
 1902 003a 1D4A     		ldr	r2, .L162+44
 1903 003c 8021     		movs	r1, #128
 1904 003e 1154     		strb	r1, [r2, r0]
1246:Core/Src/main.c ****   g_padScratchCrackleQ8[pad] = 0U;
 1905              		.loc 1 1246 3 is_stmt 1 view .LVU542
 1906              		.loc 1 1246 30 is_stmt 0 view .LVU543
 1907 0040 1C4A     		ldr	r2, .L162+48
 1908 0042 1354     		strb	r3, [r2, r0]
1247:Core/Src/main.c ****   g_padScratchPhase[pad] = 0U;
 1909              		.loc 1 1247 3 is_stmt 1 view .LVU544
 1910              		.loc 1 1247 26 is_stmt 0 view .LVU545
 1911 0044 1C4A     		ldr	r2, .L162+52
 1912 0046 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1248:Core/Src/main.c ****   g_padScratchState[pad] = 0;
 1913              		.loc 1 1248 3 is_stmt 1 view .LVU546
 1914              		.loc 1 1248 26 is_stmt 0 view .LVU547
 1915 004a 1C4A     		ldr	r2, .L162+56
 1916 004c 42F82030 		str	r3, [r2, r0, lsl #2]
1249:Core/Src/main.c **** 
1250:Core/Src/main.c ****   g_padTurnActive[pad] = 0U;
 1917              		.loc 1 1250 3 is_stmt 1 view .LVU548
 1918              		.loc 1 1250 24 is_stmt 0 view .LVU549
 1919 0050 1B4A     		ldr	r2, .L162+60
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 76


 1920 0052 1354     		strb	r3, [r2, r0]
1251:Core/Src/main.c ****   g_padTurnAuto[pad] = 0U;
 1921              		.loc 1 1251 3 is_stmt 1 view .LVU550
 1922              		.loc 1 1251 22 is_stmt 0 view .LVU551
 1923 0054 1B4A     		ldr	r2, .L162+64
 1924 0056 1354     		strb	r3, [r2, r0]
1252:Core/Src/main.c ****   g_padTurnMode[pad] = 0;
 1925              		.loc 1 1252 3 is_stmt 1 view .LVU552
 1926              		.loc 1 1252 22 is_stmt 0 view .LVU553
 1927 0058 1B4A     		ldr	r2, .L162+68
 1928 005a 1354     		strb	r3, [r2, r0]
1253:Core/Src/main.c ****   g_padTurnBrakeMs[pad] = 150U;
 1929              		.loc 1 1253 3 is_stmt 1 view .LVU554
 1930              		.loc 1 1253 25 is_stmt 0 view .LVU555
 1931 005c 1B4A     		ldr	r2, .L162+72
 1932 005e 9621     		movs	r1, #150
 1933 0060 22F81010 		strh	r1, [r2, r0, lsl #1]	@ movhi
1254:Core/Src/main.c ****   g_padTurnBackspinMs[pad] = 120U;
 1934              		.loc 1 1254 3 is_stmt 1 view .LVU556
 1935              		.loc 1 1254 28 is_stmt 0 view .LVU557
 1936 0064 1A4A     		ldr	r2, .L162+76
 1937 0066 7821     		movs	r1, #120
 1938 0068 22F81010 		strh	r1, [r2, r0, lsl #1]	@ movhi
1255:Core/Src/main.c ****   g_padTurnRateQ8[pad] = 0U;
 1939              		.loc 1 1255 3 is_stmt 1 view .LVU558
 1940              		.loc 1 1255 24 is_stmt 0 view .LVU559
 1941 006c 194A     		ldr	r2, .L162+80
 1942 006e 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1256:Core/Src/main.c ****   g_padTurnNoiseQ8[pad] = 0U;
 1943              		.loc 1 1256 3 is_stmt 1 view .LVU560
 1944              		.loc 1 1256 25 is_stmt 0 view .LVU561
 1945 0072 194A     		ldr	r2, .L162+84
 1946 0074 1354     		strb	r3, [r2, r0]
1257:Core/Src/main.c ****   g_padTurnPhase[pad] = 0U;
 1947              		.loc 1 1257 3 is_stmt 1 view .LVU562
 1948              		.loc 1 1257 23 is_stmt 0 view .LVU563
 1949 0076 194A     		ldr	r2, .L162+88
 1950 0078 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1258:Core/Src/main.c ****   g_padTurnCounter[pad] = 0U;
 1951              		.loc 1 1258 3 is_stmt 1 view .LVU564
 1952              		.loc 1 1258 25 is_stmt 0 view .LVU565
 1953 007c 184A     		ldr	r2, .L162+92
 1954 007e 22F81030 		strh	r3, [r2, r0, lsl #1]	@ movhi
1259:Core/Src/main.c **** }
 1955              		.loc 1 1259 1 view .LVU566
 1956 0082 7047     		bx	lr
 1957              	.L163:
 1958              		.align	2
 1959              	.L162:
 1960 0084 00000000 		.word	g_padFilterType
 1961 0088 00000000 		.word	g_padFilterCutQ8
 1962 008c 00000000 		.word	g_padFilterResQ8
 1963 0090 00000000 		.word	g_padFilterState
 1964 0094 00000000 		.word	g_padDistQ8
 1965 0098 00000000 		.word	g_padBitDepth
 1966 009c 00000000 		.word	g_padStutterEnabled
 1967 00a0 00000000 		.word	g_padStutterCount
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 77


 1968 00a4 00000000 		.word	g_padScratchActive
 1969 00a8 00000000 		.word	g_padScratchRateQ8
 1970 00ac 00000000 		.word	g_padScratchDepthQ8
 1971 00b0 00000000 		.word	g_padScratchCutQ8
 1972 00b4 00000000 		.word	g_padScratchCrackleQ8
 1973 00b8 00000000 		.word	g_padScratchPhase
 1974 00bc 00000000 		.word	g_padScratchState
 1975 00c0 00000000 		.word	g_padTurnActive
 1976 00c4 00000000 		.word	g_padTurnAuto
 1977 00c8 00000000 		.word	g_padTurnMode
 1978 00cc 00000000 		.word	g_padTurnBrakeMs
 1979 00d0 00000000 		.word	g_padTurnBackspinMs
 1980 00d4 00000000 		.word	g_padTurnRateQ8
 1981 00d8 00000000 		.word	g_padTurnNoiseQ8
 1982 00dc 00000000 		.word	g_padTurnPhase
 1983 00e0 00000000 		.word	g_padTurnCounter
 1984              		.cfi_endproc
 1985              	.LFE174:
 1987              		.section	.text.ProcessSequencerStep,"ax",%progbits
 1988              		.align	1
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1993              	ProcessSequencerStep:
 1994              	.LFB181:
1260:Core/Src/main.c **** 
1261:Core/Src/main.c **** static void SpiHandleCommand(uint8_t cmd, const uint8_t *payload, uint16_t len, uint16_t seq)
1262:Core/Src/main.c **** {
1263:Core/Src/main.c ****   uint8_t sendGenericAck = 1U;
1264:Core/Src/main.c **** 
1265:Core/Src/main.c ****   switch (cmd)
1266:Core/Src/main.c ****   {
1267:Core/Src/main.c ****     case CMD_TRIGGER_SEQ:
1268:Core/Src/main.c ****       if (len >= 2U)
1269:Core/Src/main.c ****       {
1270:Core/Src/main.c ****         uint8_t pad = payload[0];
1271:Core/Src/main.c ****         uint8_t vel = payload[1];
1272:Core/Src/main.c ****         if (len >= 3U)
1273:Core/Src/main.c ****         {
1274:Core/Src/main.c ****           uint16_t tv = payload[2];
1275:Core/Src/main.c ****           vel = (uint8_t)((vel * tv) / 100U);
1276:Core/Src/main.c ****         }
1277:Core/Src/main.c ****         SpiQueueTrigger(pad, vel);
1278:Core/Src/main.c ****       }
1279:Core/Src/main.c ****       break;
1280:Core/Src/main.c **** 
1281:Core/Src/main.c ****     case CMD_TRIGGER_LIVE:
1282:Core/Src/main.c ****       if (len >= 2U) SpiQueueTrigger(payload[0], payload[1]);
1283:Core/Src/main.c ****       break;
1284:Core/Src/main.c **** 
1285:Core/Src/main.c ****     case CMD_TRIGGER_STOP_ALL:
1286:Core/Src/main.c ****       StopAllVoices();
1287:Core/Src/main.c ****       break;
1288:Core/Src/main.c **** 
1289:Core/Src/main.c ****     case CMD_TRIGGER_STOP:
1290:Core/Src/main.c ****       if (len >= 1U) StopInstrumentVoices((uint8_t)(payload[0] % NUM_INSTRUMENTS));
1291:Core/Src/main.c ****       break;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 78


1292:Core/Src/main.c **** 
1293:Core/Src/main.c ****     case CMD_MASTER_VOLUME:
1294:Core/Src/main.c ****       if (len >= 1U)
1295:Core/Src/main.c ****       {
1296:Core/Src/main.c ****         uint8_t v = payload[0];
1297:Core/Src/main.c ****         if (v > 180U) v = 180U;
1298:Core/Src/main.c ****         g_masterVolume = v;
1299:Core/Src/main.c ****       }
1300:Core/Src/main.c ****       break;
1301:Core/Src/main.c **** 
1302:Core/Src/main.c ****     case CMD_SEQ_VOLUME:
1303:Core/Src/main.c ****       if (len >= 1U)
1304:Core/Src/main.c ****       {
1305:Core/Src/main.c ****         uint8_t v = payload[0];
1306:Core/Src/main.c ****         if (v > 200U) v = 200U;
1307:Core/Src/main.c ****         g_seqVolume = v;
1308:Core/Src/main.c ****       }
1309:Core/Src/main.c ****       break;
1310:Core/Src/main.c **** 
1311:Core/Src/main.c ****     case CMD_LIVE_VOLUME:
1312:Core/Src/main.c ****       if (len >= 1U)
1313:Core/Src/main.c ****       {
1314:Core/Src/main.c ****         uint8_t v = payload[0];
1315:Core/Src/main.c ****         if (v > 200U) v = 200U;
1316:Core/Src/main.c ****         g_liveVolume = v;
1317:Core/Src/main.c ****       }
1318:Core/Src/main.c ****       break;
1319:Core/Src/main.c **** 
1320:Core/Src/main.c ****     case CMD_TRACK_VOLUME:
1321:Core/Src/main.c ****       if (len >= 2U)
1322:Core/Src/main.c ****       {
1323:Core/Src/main.c ****         uint8_t tr = payload[0] % NUM_INSTRUMENTS;
1324:Core/Src/main.c ****         uint8_t v = payload[1];
1325:Core/Src/main.c ****         if (v > 200U) v = 200U;
1326:Core/Src/main.c ****         g_trackVolume[tr] = v;
1327:Core/Src/main.c ****       }
1328:Core/Src/main.c ****       break;
1329:Core/Src/main.c **** 
1330:Core/Src/main.c ****     case CMD_LIVE_PITCH:
1331:Core/Src/main.c ****       if (len >= 4U)
1332:Core/Src/main.c ****       {
1333:Core/Src/main.c ****         float pitch;
1334:Core/Src/main.c ****         memcpy(&pitch, payload, sizeof(float));
1335:Core/Src/main.c ****         if (pitch < 0.25f) pitch = 0.25f;
1336:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
1337:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
1338:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
1339:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
1340:Core/Src/main.c ****         for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++) g_instPitchQ12[i] = (uint16_t)q12;
1341:Core/Src/main.c ****       }
1342:Core/Src/main.c ****       break;
1343:Core/Src/main.c **** 
1344:Core/Src/main.c ****     case CMD_FILTER_TYPE:
1345:Core/Src/main.c ****       if (len >= 16U)
1346:Core/Src/main.c ****       {
1347:Core/Src/main.c ****         g_globalFilterType = payload[0];
1348:Core/Src/main.c ****         g_globalDistMode = payload[1] & 0x03U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 79


1349:Core/Src/main.c ****         g_globalBitDepth = payload[2];
1350:Core/Src/main.c ****         if (g_globalBitDepth < 4U) g_globalBitDepth = 4U;
1351:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
1352:Core/Src/main.c ****         float cutoff, resonance, distortion;
1353:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
1354:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
1355:Core/Src/main.c ****         memcpy(&distortion, &payload[12], sizeof(float));
1356:Core/Src/main.c ****         g_globalFilterCutQ8 = CutoffHzToQ8(cutoff);
1357:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
1358:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
1359:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
1360:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
1361:Core/Src/main.c ****       }
1362:Core/Src/main.c ****       else if (len >= 1U)
1363:Core/Src/main.c ****       {
1364:Core/Src/main.c ****         g_globalFilterType = payload[0];
1365:Core/Src/main.c ****       }
1366:Core/Src/main.c ****       break;
1367:Core/Src/main.c **** 
1368:Core/Src/main.c ****     case CMD_FILTER_CUTOFF:
1369:Core/Src/main.c ****       if (len >= 4U)
1370:Core/Src/main.c ****       {
1371:Core/Src/main.c ****         float cutoff;
1372:Core/Src/main.c ****         memcpy(&cutoff, payload, sizeof(float));
1373:Core/Src/main.c ****         g_globalFilterCutQ8 = CutoffHzToQ8(cutoff);
1374:Core/Src/main.c ****       }
1375:Core/Src/main.c ****       break;
1376:Core/Src/main.c **** 
1377:Core/Src/main.c ****     case CMD_FILTER_RESONANCE:
1378:Core/Src/main.c ****       if (len >= 4U)
1379:Core/Src/main.c ****       {
1380:Core/Src/main.c ****         float resonance;
1381:Core/Src/main.c ****         memcpy(&resonance, payload, sizeof(float));
1382:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
1383:Core/Src/main.c ****       }
1384:Core/Src/main.c ****       break;
1385:Core/Src/main.c **** 
1386:Core/Src/main.c ****     case CMD_FILTER_BITDEPTH:
1387:Core/Src/main.c ****       if (len >= 1U)
1388:Core/Src/main.c ****       {
1389:Core/Src/main.c ****         uint8_t bits = payload[0];
1390:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
1391:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
1392:Core/Src/main.c ****         g_globalBitDepth = bits;
1393:Core/Src/main.c ****       }
1394:Core/Src/main.c ****       break;
1395:Core/Src/main.c **** 
1396:Core/Src/main.c ****     case CMD_FILTER_DISTORTION:
1397:Core/Src/main.c ****       if (len >= 4U)
1398:Core/Src/main.c ****       {
1399:Core/Src/main.c ****         float distortion;
1400:Core/Src/main.c ****         memcpy(&distortion, payload, sizeof(float));
1401:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
1402:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
1403:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
1404:Core/Src/main.c ****       }
1405:Core/Src/main.c ****       else if (len >= 1U)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 80


1406:Core/Src/main.c ****       {
1407:Core/Src/main.c ****         g_globalDistQ8 = payload[0];
1408:Core/Src/main.c ****       }
1409:Core/Src/main.c ****       break;
1410:Core/Src/main.c **** 
1411:Core/Src/main.c ****     case CMD_FILTER_DIST_MODE:
1412:Core/Src/main.c ****       if (len >= 1U) g_globalDistMode = payload[0] & 0x03U;
1413:Core/Src/main.c ****       break;
1414:Core/Src/main.c **** 
1415:Core/Src/main.c ****     case CMD_FILTER_SR_REDUCE:
1416:Core/Src/main.c ****       if (len >= 4U)
1417:Core/Src/main.c ****       {
1418:Core/Src/main.c ****         float sr;
1419:Core/Src/main.c ****         memcpy(&sr, payload, sizeof(float));
1420:Core/Src/main.c ****         if (sr < 1.0f) sr = 1.0f;
1421:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
1422:Core/Src/main.c ****         g_globalSrReduce = (uint8_t)sr;
1423:Core/Src/main.c ****       }
1424:Core/Src/main.c ****       else if (len >= 1U)
1425:Core/Src/main.c ****       {
1426:Core/Src/main.c ****         uint8_t d = payload[0];
1427:Core/Src/main.c ****         if (d < 1U) d = 1U;
1428:Core/Src/main.c ****         if (d > 16U) d = 16U;
1429:Core/Src/main.c ****         g_globalSrReduce = d;
1430:Core/Src/main.c ****       }
1431:Core/Src/main.c ****       break;
1432:Core/Src/main.c **** 
1433:Core/Src/main.c ****     case CMD_TRACK_FILTER:
1434:Core/Src/main.c ****       if (len >= 17U)
1435:Core/Src/main.c ****       {
1436:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1437:Core/Src/main.c ****         g_trackFilterType[track] = payload[1];
1438:Core/Src/main.c ****         float cutoff, resonance;
1439:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
1440:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
1441:Core/Src/main.c ****         g_trackFilterCutQ8[track] = CutoffHzToQ8(cutoff);
1442:Core/Src/main.c ****         g_trackFilterResQ8[track] = ResonanceToQ8(resonance);
1443:Core/Src/main.c ****       }
1444:Core/Src/main.c ****       break;
1445:Core/Src/main.c **** 
1446:Core/Src/main.c ****     case CMD_TRACK_CLEAR_FILTER:
1447:Core/Src/main.c ****       if (len >= 1U)
1448:Core/Src/main.c ****       {
1449:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1450:Core/Src/main.c ****         g_trackFilterType[track] = 0U;
1451:Core/Src/main.c ****         g_trackFilterCutQ8[track] = 0U;
1452:Core/Src/main.c ****         g_trackFilterResQ8[track] = 0U;
1453:Core/Src/main.c ****       }
1454:Core/Src/main.c ****       break;
1455:Core/Src/main.c **** 
1456:Core/Src/main.c ****     case CMD_TRACK_CLEAR_FX:
1457:Core/Src/main.c ****       if (len >= 1U)
1458:Core/Src/main.c ****       {
1459:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1460:Core/Src/main.c ****         ClearTrackAllFx(track);
1461:Core/Src/main.c ****       }
1462:Core/Src/main.c ****       break;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 81


1463:Core/Src/main.c **** 
1464:Core/Src/main.c ****     case CMD_DELAY_ACTIVE:
1465:Core/Src/main.c ****       if (len >= 1U) g_delayActive = payload[0] ? 1U : 0U;
1466:Core/Src/main.c ****       break;
1467:Core/Src/main.c **** 
1468:Core/Src/main.c ****     case CMD_DELAY_FEEDBACK:
1469:Core/Src/main.c ****       if (len >= 4U)
1470:Core/Src/main.c ****       {
1471:Core/Src/main.c ****         float fb;
1472:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
1473:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
1474:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
1475:Core/Src/main.c ****         g_delayFbQ8 = (uint8_t)(fb * 255.0f);
1476:Core/Src/main.c ****       }
1477:Core/Src/main.c ****       break;
1478:Core/Src/main.c **** 
1479:Core/Src/main.c ****     case CMD_DELAY_TIME:
1480:Core/Src/main.c ****       if (len >= 4U)
1481:Core/Src/main.c ****       {
1482:Core/Src/main.c ****         float t;
1483:Core/Src/main.c ****         memcpy(&t, payload, sizeof(float));
1484:Core/Src/main.c ****         if (t < 20.0f) t = 20.0f;
1485:Core/Src/main.c ****         if (t > 700.0f) t = 700.0f;
1486:Core/Src/main.c ****       }
1487:Core/Src/main.c ****       break;
1488:Core/Src/main.c **** 
1489:Core/Src/main.c ****     case CMD_DELAY_MIX:
1490:Core/Src/main.c ****       if (len >= 4U)
1491:Core/Src/main.c ****       {
1492:Core/Src/main.c ****         float mx;
1493:Core/Src/main.c ****         memcpy(&mx, payload, sizeof(float));
1494:Core/Src/main.c ****         if (mx < 0.0f) mx = 0.0f;
1495:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
1496:Core/Src/main.c ****         g_delayMixQ8 = (uint8_t)(mx * 255.0f);
1497:Core/Src/main.c ****       }
1498:Core/Src/main.c ****       break;
1499:Core/Src/main.c **** 
1500:Core/Src/main.c ****     case CMD_FLANGER_ACTIVE:
1501:Core/Src/main.c ****       if (len >= 1U) g_flangerEnabled = payload[0] ? 1U : 0U;
1502:Core/Src/main.c ****       break;
1503:Core/Src/main.c **** 
1504:Core/Src/main.c ****     case CMD_FLANGER_DEPTH:
1505:Core/Src/main.c ****       if (len >= 4U)
1506:Core/Src/main.c ****       {
1507:Core/Src/main.c ****         float dp;
1508:Core/Src/main.c ****         memcpy(&dp, payload, sizeof(float));
1509:Core/Src/main.c ****         if (dp < 0.0f) dp = 0.0f;
1510:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
1511:Core/Src/main.c ****         g_flangerDepth = (uint8_t)(dp * 255.0f);
1512:Core/Src/main.c ****       }
1513:Core/Src/main.c ****       break;
1514:Core/Src/main.c **** 
1515:Core/Src/main.c ****     case CMD_FLANGER_RATE:
1516:Core/Src/main.c ****       if (len >= 4U)
1517:Core/Src/main.c ****       {
1518:Core/Src/main.c ****         float rt;
1519:Core/Src/main.c ****         memcpy(&rt, payload, sizeof(float));
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 82


1520:Core/Src/main.c ****         if (rt < 0.05f) rt = 0.05f;
1521:Core/Src/main.c ****         if (rt > 6.0f) rt = 6.0f;
1522:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.4f);
1523:Core/Src/main.c ****         if (st < 1U) st = 1U;
1524:Core/Src/main.c ****         if (st > 12U) st = 12U;
1525:Core/Src/main.c ****         g_flangerRateStep = (uint8_t)st;
1526:Core/Src/main.c ****       }
1527:Core/Src/main.c ****       break;
1528:Core/Src/main.c **** 
1529:Core/Src/main.c ****     case CMD_FLANGER_FEEDBACK:
1530:Core/Src/main.c ****       if (len >= 4U)
1531:Core/Src/main.c ****       {
1532:Core/Src/main.c ****         float fb;
1533:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
1534:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
1535:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
1536:Core/Src/main.c ****         g_flangerFeedbackQ8 = (uint8_t)(fb * 255.0f);
1537:Core/Src/main.c ****       }
1538:Core/Src/main.c ****       break;
1539:Core/Src/main.c **** 
1540:Core/Src/main.c ****     case CMD_FLANGER_MIX:
1541:Core/Src/main.c ****       if (len >= 4U)
1542:Core/Src/main.c ****       {
1543:Core/Src/main.c ****         float mx;
1544:Core/Src/main.c ****         memcpy(&mx, payload, sizeof(float));
1545:Core/Src/main.c ****         if (mx < 0.0f) mx = 0.0f;
1546:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
1547:Core/Src/main.c ****         g_flangerMixQ8 = (uint8_t)(mx * 255.0f);
1548:Core/Src/main.c ****       }
1549:Core/Src/main.c ****       break;
1550:Core/Src/main.c **** 
1551:Core/Src/main.c ****     case CMD_PHASER_ACTIVE:
1552:Core/Src/main.c ****       if (len >= 1U) g_phaserEnabled = payload[0] ? 1U : 0U;
1553:Core/Src/main.c ****       break;
1554:Core/Src/main.c **** 
1555:Core/Src/main.c ****     case CMD_PHASER_DEPTH:
1556:Core/Src/main.c ****       if (len >= 4U)
1557:Core/Src/main.c ****       {
1558:Core/Src/main.c ****         float dp;
1559:Core/Src/main.c ****         memcpy(&dp, payload, sizeof(float));
1560:Core/Src/main.c ****         if (dp < 0.0f) dp = 0.0f;
1561:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
1562:Core/Src/main.c ****         g_phaserDepthQ8 = (uint8_t)(dp * 255.0f);
1563:Core/Src/main.c ****       }
1564:Core/Src/main.c ****       break;
1565:Core/Src/main.c **** 
1566:Core/Src/main.c ****     case CMD_PHASER_RATE:
1567:Core/Src/main.c ****       if (len >= 4U)
1568:Core/Src/main.c ****       {
1569:Core/Src/main.c ****         float rt;
1570:Core/Src/main.c ****         memcpy(&rt, payload, sizeof(float));
1571:Core/Src/main.c ****         if (rt < 0.05f) rt = 0.05f;
1572:Core/Src/main.c ****         if (rt > 8.0f) rt = 8.0f;
1573:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.5f);
1574:Core/Src/main.c ****         if (st < 1U) st = 1U;
1575:Core/Src/main.c ****         if (st > 12U) st = 12U;
1576:Core/Src/main.c ****         g_phaserRateStep = (uint8_t)st;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 83


1577:Core/Src/main.c ****       }
1578:Core/Src/main.c ****       break;
1579:Core/Src/main.c **** 
1580:Core/Src/main.c ****     case CMD_PHASER_FEEDBACK:
1581:Core/Src/main.c ****       if (len >= 4U)
1582:Core/Src/main.c ****       {
1583:Core/Src/main.c ****         float fb;
1584:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
1585:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
1586:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
1587:Core/Src/main.c ****         g_phaserFeedbackQ8 = (uint8_t)(fb * 255.0f);
1588:Core/Src/main.c ****       }
1589:Core/Src/main.c ****       break;
1590:Core/Src/main.c **** 
1591:Core/Src/main.c ****     case CMD_COMP_ACTIVE:
1592:Core/Src/main.c ****       if (len >= 1U) g_masterCompEnabled = payload[0] ? 1U : 0U;
1593:Core/Src/main.c ****       break;
1594:Core/Src/main.c **** 
1595:Core/Src/main.c ****     case CMD_COMP_THRESHOLD:
1596:Core/Src/main.c ****       if (len >= 4U)
1597:Core/Src/main.c ****       {
1598:Core/Src/main.c ****         float db;
1599:Core/Src/main.c ****         memcpy(&db, payload, sizeof(float));
1600:Core/Src/main.c ****         if (db < -60.0f) db = -60.0f;
1601:Core/Src/main.c ****         if (db > 0.0f) db = 0.0f;
1602:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
1603:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 32767.0f);
1604:Core/Src/main.c ****         if (q > 32767U) q = 32767U;
1605:Core/Src/main.c ****         g_masterCompThresholdQ15 = (uint16_t)q;
1606:Core/Src/main.c ****       }
1607:Core/Src/main.c ****       break;
1608:Core/Src/main.c **** 
1609:Core/Src/main.c ****     case CMD_COMP_RATIO:
1610:Core/Src/main.c ****       if (len >= 4U)
1611:Core/Src/main.c ****       {
1612:Core/Src/main.c ****         float r;
1613:Core/Src/main.c ****         memcpy(&r, payload, sizeof(float));
1614:Core/Src/main.c ****         if (r < 1.0f) r = 1.0f;
1615:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
1616:Core/Src/main.c ****         g_masterCompRatioQ8 = (uint8_t)(r * 12.0f);
1617:Core/Src/main.c ****       }
1618:Core/Src/main.c ****       break;
1619:Core/Src/main.c **** 
1620:Core/Src/main.c ****     case CMD_COMP_MAKEUP:
1621:Core/Src/main.c ****       if (len >= 4U)
1622:Core/Src/main.c ****       {
1623:Core/Src/main.c ****         float db;
1624:Core/Src/main.c ****         memcpy(&db, payload, sizeof(float));
1625:Core/Src/main.c ****         if (db < 0.0f) db = 0.0f;
1626:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
1627:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
1628:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 128.0f);
1629:Core/Src/main.c ****         if (q > 255U) q = 255U;
1630:Core/Src/main.c ****         g_masterCompMakeupQ8 = (uint8_t)q;
1631:Core/Src/main.c ****       }
1632:Core/Src/main.c ****       break;
1633:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 84


1634:Core/Src/main.c ****     case CMD_COMP_ATTACK:
1635:Core/Src/main.c ****       if (len >= 4U)
1636:Core/Src/main.c ****       {
1637:Core/Src/main.c ****         float attackMs;
1638:Core/Src/main.c ****         memcpy(&attackMs, payload, sizeof(float));
1639:Core/Src/main.c ****         if (attackMs < 0.1f) attackMs = 0.1f;
1640:Core/Src/main.c ****         if (attackMs > 200.0f) attackMs = 200.0f;
1641:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
1642:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
1643:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
1644:Core/Src/main.c ****         g_masterCompAttackK = (uint8_t)atk;
1645:Core/Src/main.c ****       }
1646:Core/Src/main.c ****       break;
1647:Core/Src/main.c **** 
1648:Core/Src/main.c ****     case CMD_COMP_RELEASE:
1649:Core/Src/main.c ****       if (len >= 4U)
1650:Core/Src/main.c ****       {
1651:Core/Src/main.c ****         float releaseMs;
1652:Core/Src/main.c ****         memcpy(&releaseMs, payload, sizeof(float));
1653:Core/Src/main.c ****         if (releaseMs < 5.0f) releaseMs = 5.0f;
1654:Core/Src/main.c ****         if (releaseMs > 2000.0f) releaseMs = 2000.0f;
1655:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
1656:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
1657:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
1658:Core/Src/main.c ****         g_masterCompReleaseK = (uint8_t)rel;
1659:Core/Src/main.c ****       }
1660:Core/Src/main.c ****       break;
1661:Core/Src/main.c **** 
1662:Core/Src/main.c ****     case CMD_TRACK_ECHO:
1663:Core/Src/main.c ****       if (len >= 16U)
1664:Core/Src/main.c ****       {
1665:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1666:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
1667:Core/Src/main.c ****         float timeMs, feedback, mix;
1668:Core/Src/main.c ****         memcpy(&timeMs, &payload[4], sizeof(float));
1669:Core/Src/main.c ****         memcpy(&feedback, &payload[8], sizeof(float));
1670:Core/Src/main.c ****         memcpy(&mix, &payload[12], sizeof(float));
1671:Core/Src/main.c **** 
1672:Core/Src/main.c ****         if (timeMs < 5.0f) timeMs = 5.0f;
1673:Core/Src/main.c ****         if (timeMs > 200.0f) timeMs = 200.0f;
1674:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
1675:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
1676:Core/Src/main.c ****         if (mix < 0.0f) mix = 0.0f;
1677:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
1678:Core/Src/main.c **** 
1679:Core/Src/main.c ****         g_trackEcho[track].active = active;
1680:Core/Src/main.c ****         g_trackEcho[track].delaySamples = (uint16_t)((timeMs * DEMO_SAMPLE_RATE) / 1000.0f);
1681:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
1682:Core/Src/main.c ****         g_trackEcho[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
1683:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
1684:Core/Src/main.c ****       }
1685:Core/Src/main.c ****       break;
1686:Core/Src/main.c **** 
1687:Core/Src/main.c ****     case CMD_TRACK_FLANGER_FX:
1688:Core/Src/main.c ****       if (len >= 16U)
1689:Core/Src/main.c ****       {
1690:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 85


1691:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
1692:Core/Src/main.c ****         float rate, depth, feedback;
1693:Core/Src/main.c ****         memcpy(&rate, &payload[4], sizeof(float));
1694:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
1695:Core/Src/main.c ****         memcpy(&feedback, &payload[12], sizeof(float));
1696:Core/Src/main.c **** 
1697:Core/Src/main.c ****         if (rate < 0.05f) rate = 0.05f;
1698:Core/Src/main.c ****         if (rate > 8.0f) rate = 8.0f;
1699:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
1700:Core/Src/main.c ****         if (depth > 100.0f) depth = 100.0f;
1701:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
1702:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
1703:Core/Src/main.c **** 
1704:Core/Src/main.c ****         g_trackFlanger[track].active = active;
1705:Core/Src/main.c ****         g_trackFlanger[track].depthQ8 = (uint8_t)((depth * 255.0f) / 100.0f);
1706:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
1707:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
1708:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
1709:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
1710:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
1711:Core/Src/main.c ****       }
1712:Core/Src/main.c ****       break;
1713:Core/Src/main.c **** 
1714:Core/Src/main.c ****     case CMD_TRACK_COMPRESSOR:
1715:Core/Src/main.c ****       if (len >= 12U)
1716:Core/Src/main.c ****       {
1717:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1718:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
1719:Core/Src/main.c ****         float thresholdDb, ratio;
1720:Core/Src/main.c ****         memcpy(&thresholdDb, &payload[4], sizeof(float));
1721:Core/Src/main.c ****         memcpy(&ratio, &payload[8], sizeof(float));
1722:Core/Src/main.c **** 
1723:Core/Src/main.c ****         if (thresholdDb < -60.0f) thresholdDb = -60.0f;
1724:Core/Src/main.c ****         if (thresholdDb > 0.0f) thresholdDb = 0.0f;
1725:Core/Src/main.c ****         if (ratio < 1.0f) ratio = 1.0f;
1726:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
1727:Core/Src/main.c **** 
1728:Core/Src/main.c ****         float thLin = powf(10.0f, thresholdDb / 20.0f);
1729:Core/Src/main.c ****         uint32_t thQ15 = (uint32_t)(thLin * 32767.0f);
1730:Core/Src/main.c ****         if (thQ15 > 32767U) thQ15 = 32767U;
1731:Core/Src/main.c **** 
1732:Core/Src/main.c ****         g_trackComp[track].active = active;
1733:Core/Src/main.c ****         g_trackComp[track].thresholdQ15 = (uint16_t)thQ15;
1734:Core/Src/main.c ****         g_trackComp[track].ratioQ8 = (uint8_t)(ratio * 16.0f);
1735:Core/Src/main.c ****         if (g_trackComp[track].ratioQ8 < 16U) g_trackComp[track].ratioQ8 = 16U;
1736:Core/Src/main.c ****       }
1737:Core/Src/main.c ****       break;
1738:Core/Src/main.c **** 
1739:Core/Src/main.c ****     case CMD_TRACK_CLEAR_LIVE:
1740:Core/Src/main.c ****       if (len >= 1U)
1741:Core/Src/main.c ****       {
1742:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
1743:Core/Src/main.c ****         ClearTrackLiveFx(track);
1744:Core/Src/main.c ****       }
1745:Core/Src/main.c ****       break;
1746:Core/Src/main.c **** 
1747:Core/Src/main.c ****     case CMD_SIDECHAIN_SET:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 86


1748:Core/Src/main.c ****       if (len >= 20U)
1749:Core/Src/main.c ****       {
1750:Core/Src/main.c ****         uint8_t active = payload[0] ? 1U : 0U;
1751:Core/Src/main.c ****         uint8_t sourceTrack = payload[1] % NUM_INSTRUMENTS;
1752:Core/Src/main.c ****         uint16_t destMask = (uint16_t)(payload[2] | (payload[3] << 8));
1753:Core/Src/main.c ****         float amount, attackMs, releaseMs, knee;
1754:Core/Src/main.c ****         memcpy(&amount, &payload[4], sizeof(float));
1755:Core/Src/main.c ****         memcpy(&attackMs, &payload[8], sizeof(float));
1756:Core/Src/main.c ****         memcpy(&releaseMs, &payload[12], sizeof(float));
1757:Core/Src/main.c ****         memcpy(&knee, &payload[16], sizeof(float));
1758:Core/Src/main.c **** 
1759:Core/Src/main.c ****         if (amount < 0.0f) amount = 0.0f;
1760:Core/Src/main.c ****         if (amount > 1.0f) amount = 1.0f;
1761:Core/Src/main.c ****         if (attackMs < 0.2f) attackMs = 0.2f;
1762:Core/Src/main.c ****         if (attackMs > 80.0f) attackMs = 80.0f;
1763:Core/Src/main.c ****         if (releaseMs < 10.0f) releaseMs = 10.0f;
1764:Core/Src/main.c ****         if (releaseMs > 1200.0f) releaseMs = 1200.0f;
1765:Core/Src/main.c ****         (void)knee;
1766:Core/Src/main.c **** 
1767:Core/Src/main.c ****         g_sidechain.active = active;
1768:Core/Src/main.c ****         g_sidechain.sourceTrack = sourceTrack;
1769:Core/Src/main.c ****         g_sidechain.destinationMask = destMask;
1770:Core/Src/main.c ****         g_sidechain.amountQ8 = (uint8_t)(amount * 255.0f);
1771:Core/Src/main.c **** 
1772:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
1773:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
1774:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
1775:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
1776:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
1777:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
1778:Core/Src/main.c ****         g_sidechain.attackK = (uint8_t)atk;
1779:Core/Src/main.c ****         g_sidechain.releaseK = (uint8_t)rel;
1780:Core/Src/main.c ****       }
1781:Core/Src/main.c ****       break;
1782:Core/Src/main.c **** 
1783:Core/Src/main.c ****     case CMD_SIDECHAIN_CLEAR:
1784:Core/Src/main.c ****       g_sidechain.active = 0U;
1785:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
1786:Core/Src/main.c ****       break;
1787:Core/Src/main.c **** 
1788:Core/Src/main.c ****     case CMD_TRIGGER_SIDECHAIN:
1789:Core/Src/main.c ****       if (g_sidechain.active && len >= 2U)
1790:Core/Src/main.c ****       {
1791:Core/Src/main.c ****         uint8_t src = payload[0] % NUM_INSTRUMENTS;
1792:Core/Src/main.c ****         if (src == g_sidechain.sourceTrack)
1793:Core/Src/main.c ****         {
1794:Core/Src/main.c ****           uint8_t vel = payload[1];
1795:Core/Src/main.c ****           uint16_t trg = (uint16_t)(vel * 258U);
1796:Core/Src/main.c ****           if (trg > g_sidechain.envQ15) g_sidechain.envQ15 = trg;
1797:Core/Src/main.c ****         }
1798:Core/Src/main.c ****       }
1799:Core/Src/main.c ****       break;
1800:Core/Src/main.c **** 
1801:Core/Src/main.c ****     case CMD_SAMPLE_BEGIN:
1802:Core/Src/main.c ****       if (len >= 12U)
1803:Core/Src/main.c ****       {
1804:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 87


1805:Core/Src/main.c ****         uint32_t totalBytes = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (pay
1806:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
1807:Core/Src/main.c ****         if (totalBytes > maxBytes) totalBytes = maxBytes;
1808:Core/Src/main.c **** 
1809:Core/Src/main.c ****         g_sampleUpload.active = 1U;
1810:Core/Src/main.c ****         g_sampleUpload.inst = pad;
1811:Core/Src/main.c ****         g_sampleUpload.totalBytes = totalBytes;
1812:Core/Src/main.c ****         g_sampleUpload.receivedBytes = 0U;
1813:Core/Src/main.c ****         g_samples[pad].length = 0U;
1814:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
1815:Core/Src/main.c ****       }
1816:Core/Src/main.c ****       break;
1817:Core/Src/main.c **** 
1818:Core/Src/main.c ****     case CMD_SAMPLE_DATA:
1819:Core/Src/main.c ****       if (g_sampleUpload.active && len >= 8U)
1820:Core/Src/main.c ****       {
1821:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1822:Core/Src/main.c ****         uint16_t chunkSize = (uint16_t)(payload[2] | (payload[3] << 8));
1823:Core/Src/main.c ****         uint32_t offset = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (payload
1824:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
1825:Core/Src/main.c ****         {
1826:Core/Src/main.c ****           if (offset < g_sampleUpload.totalBytes)
1827:Core/Src/main.c ****           {
1828:Core/Src/main.c ****             uint32_t room = g_sampleUpload.totalBytes - offset;
1829:Core/Src/main.c ****             if (chunkSize > room) chunkSize = (uint16_t)room;
1830:Core/Src/main.c ****             memcpy(((uint8_t*)g_samples[pad].data) + offset, &payload[8], chunkSize);
1831:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
1832:Core/Src/main.c ****             if (end > g_sampleUpload.receivedBytes) g_sampleUpload.receivedBytes = end;
1833:Core/Src/main.c ****           }
1834:Core/Src/main.c ****         }
1835:Core/Src/main.c ****       }
1836:Core/Src/main.c ****       break;
1837:Core/Src/main.c **** 
1838:Core/Src/main.c ****     case CMD_SAMPLE_END:
1839:Core/Src/main.c ****       if (g_sampleUpload.active)
1840:Core/Src/main.c ****       {
1841:Core/Src/main.c ****         uint8_t pad = g_sampleUpload.inst;
1842:Core/Src/main.c ****         g_samples[pad].length = g_sampleUpload.receivedBytes / 2U;
1843:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
1844:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
1845:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
1846:Core/Src/main.c ****         g_sampleUpload.active = 0U;
1847:Core/Src/main.c ****       }
1848:Core/Src/main.c ****       break;
1849:Core/Src/main.c **** 
1850:Core/Src/main.c ****     case CMD_SAMPLE_UNLOAD:
1851:Core/Src/main.c ****       if (len >= 1U)
1852:Core/Src/main.c ****       {
1853:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1854:Core/Src/main.c ****         StopInstrumentVoices(pad);
1855:Core/Src/main.c ****         ClearPadAllFx(pad);
1856:Core/Src/main.c ****         g_samples[pad].length = 0U;
1857:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
1858:Core/Src/main.c ****         g_samplesLoadedMask &= ~(1U << pad);
1859:Core/Src/main.c ****       }
1860:Core/Src/main.c ****       break;
1861:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 88


1862:Core/Src/main.c ****     case CMD_SAMPLE_UNLOAD_ALL:
1863:Core/Src/main.c ****       StopAllVoices();
1864:Core/Src/main.c ****       for (uint32_t k = 0; k < NUM_INSTRUMENTS; k++)
1865:Core/Src/main.c ****       {
1866:Core/Src/main.c ****         ClearPadAllFx((uint8_t)k);
1867:Core/Src/main.c ****         g_samples[k].length = 0U;
1868:Core/Src/main.c ****         g_samples[k].loaded = 0U;
1869:Core/Src/main.c ****       }
1870:Core/Src/main.c ****       g_samplesLoadedMask = 0U;
1871:Core/Src/main.c ****       break;
1872:Core/Src/main.c **** 
1873:Core/Src/main.c ****     case CMD_PAD_REVERSE:
1874:Core/Src/main.c ****       if (len >= 2U && payload[1])
1875:Core/Src/main.c ****       {
1876:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1877:Core/Src/main.c ****         uint32_t n = g_samples[pad].length;
1878:Core/Src/main.c ****         for (uint32_t i = 0; i < (n / 2U); i++)
1879:Core/Src/main.c ****         {
1880:Core/Src/main.c ****           int16_t t = g_samples[pad].data[i];
1881:Core/Src/main.c ****           g_samples[pad].data[i] = g_samples[pad].data[n - 1U - i];
1882:Core/Src/main.c ****           g_samples[pad].data[n - 1U - i] = t;
1883:Core/Src/main.c ****         }
1884:Core/Src/main.c ****       }
1885:Core/Src/main.c ****       break;
1886:Core/Src/main.c **** 
1887:Core/Src/main.c ****     case CMD_PAD_PITCH:
1888:Core/Src/main.c ****       if (len >= 5U)
1889:Core/Src/main.c ****       {
1890:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1891:Core/Src/main.c ****         float pitch;
1892:Core/Src/main.c ****         memcpy(&pitch, &payload[1], sizeof(float));
1893:Core/Src/main.c ****         if (pitch < 0.25f) pitch = 0.25f;
1894:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
1895:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
1896:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
1897:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
1898:Core/Src/main.c ****         g_instPitchQ12[pad] = (uint16_t)q12;
1899:Core/Src/main.c ****       }
1900:Core/Src/main.c ****       break;
1901:Core/Src/main.c **** 
1902:Core/Src/main.c ****     case CMD_PAD_LOOP:
1903:Core/Src/main.c ****       if (len >= 2U)
1904:Core/Src/main.c ****       {
1905:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1906:Core/Src/main.c ****         g_padLoopEnabled[pad] = payload[1] ? 1U : 0U;
1907:Core/Src/main.c ****       }
1908:Core/Src/main.c ****       break;
1909:Core/Src/main.c **** 
1910:Core/Src/main.c ****     case CMD_PAD_STUTTER:
1911:Core/Src/main.c ****       if (len >= 4U)
1912:Core/Src/main.c ****       {
1913:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1914:Core/Src/main.c ****         g_padStutterEnabled[pad] = payload[1] ? 1U : 0U;
1915:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
1917:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
1918:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 89


1919:Core/Src/main.c ****       break;
1920:Core/Src/main.c **** 
1921:Core/Src/main.c ****     case CMD_PAD_FILTER:
1922:Core/Src/main.c ****       if (len >= 17U)
1923:Core/Src/main.c ****       {
1924:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1925:Core/Src/main.c ****         g_padFilterType[pad] = payload[1];
1926:Core/Src/main.c ****         float cutoff, resonance;
1927:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
1928:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
1929:Core/Src/main.c ****         g_padFilterCutQ8[pad] = CutoffHzToQ8(cutoff);
1930:Core/Src/main.c ****         g_padFilterResQ8[pad] = ResonanceToQ8(resonance);
1931:Core/Src/main.c ****       }
1932:Core/Src/main.c ****       break;
1933:Core/Src/main.c **** 
1934:Core/Src/main.c ****     case CMD_PAD_CLEAR_FILTER:
1935:Core/Src/main.c ****       if (len >= 1U)
1936:Core/Src/main.c ****       {
1937:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1938:Core/Src/main.c ****         g_padFilterType[pad] = 0U;
1939:Core/Src/main.c ****         g_padFilterCutQ8[pad] = 0U;
1940:Core/Src/main.c ****         g_padFilterResQ8[pad] = 0U;
1941:Core/Src/main.c ****       }
1942:Core/Src/main.c ****       break;
1943:Core/Src/main.c **** 
1944:Core/Src/main.c ****     case CMD_PAD_CLEAR_FX:
1945:Core/Src/main.c ****       if (len >= 1U)
1946:Core/Src/main.c ****       {
1947:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1948:Core/Src/main.c ****         ClearPadAllFx(pad);
1949:Core/Src/main.c ****       }
1950:Core/Src/main.c ****       break;
1951:Core/Src/main.c **** 
1952:Core/Src/main.c ****     case CMD_PAD_SCRATCH:
1953:Core/Src/main.c ****       if (len >= 20U)
1954:Core/Src/main.c ****       {
1955:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1956:Core/Src/main.c ****         g_padScratchActive[pad] = payload[1] ? 1U : 0U;
1957:Core/Src/main.c **** 
1958:Core/Src/main.c ****         float rate, depth, cutoff, crackle;
1959:Core/Src/main.c ****         memcpy(&rate, &payload[4], sizeof(float));
1960:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
1961:Core/Src/main.c ****         memcpy(&cutoff, &payload[12], sizeof(float));
1962:Core/Src/main.c ****         memcpy(&crackle, &payload[16], sizeof(float));
1963:Core/Src/main.c **** 
1964:Core/Src/main.c ****         if (rate < 0.5f) rate = 0.5f;
1965:Core/Src/main.c ****         if (rate > 20.0f) rate = 20.0f;
1966:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
1967:Core/Src/main.c ****         if (depth > 1.0f) depth = 1.0f;
1968:Core/Src/main.c ****         if (crackle < 0.0f) crackle = 0.0f;
1969:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
1970:Core/Src/main.c **** 
1971:Core/Src/main.c ****         g_padScratchRateQ8[pad] = (uint16_t)(rate * 256.0f);
1972:Core/Src/main.c ****         g_padScratchDepthQ8[pad] = (uint8_t)(depth * 255.0f);
1973:Core/Src/main.c ****         g_padScratchCutQ8[pad] = CutoffHzToQ8(cutoff);
1974:Core/Src/main.c ****         g_padScratchCrackleQ8[pad] = (uint8_t)(crackle * 255.0f);
1975:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 90


1976:Core/Src/main.c ****       break;
1977:Core/Src/main.c **** 
1978:Core/Src/main.c ****     case CMD_PAD_TURNTABLISM:
1979:Core/Src/main.c ****       if (len >= 16U)
1980:Core/Src/main.c ****       {
1981:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
1982:Core/Src/main.c ****         g_padTurnActive[pad] = payload[1] ? 1U : 0U;
1983:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
1984:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
1985:Core/Src/main.c ****         g_padTurnBrakeMs[pad] = (uint16_t)(payload[4] | (payload[5] << 8));
1986:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
1987:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
1988:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
1989:Core/Src/main.c **** 
1990:Core/Src/main.c ****         float transformRate, vinylNoise;
1991:Core/Src/main.c ****         memcpy(&transformRate, &payload[8], sizeof(float));
1992:Core/Src/main.c ****         memcpy(&vinylNoise, &payload[12], sizeof(float));
1993:Core/Src/main.c ****         if (transformRate < 0.2f) transformRate = 0.2f;
1994:Core/Src/main.c ****         if (transformRate > 30.0f) transformRate = 30.0f;
1995:Core/Src/main.c ****         if (vinylNoise < 0.0f) vinylNoise = 0.0f;
1996:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
1997:Core/Src/main.c **** 
1998:Core/Src/main.c ****         g_padTurnRateQ8[pad] = (uint16_t)(transformRate * 256.0f);
1999:Core/Src/main.c ****         g_padTurnNoiseQ8[pad] = (uint8_t)(vinylNoise * 255.0f);
2000:Core/Src/main.c ****       }
2001:Core/Src/main.c ****       break;
2002:Core/Src/main.c **** 
2003:Core/Src/main.c ****     case CMD_TRACK_DISTORTION:
2004:Core/Src/main.c ****       if (len >= 2U)
2005:Core/Src/main.c ****       {
2006:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
2007:Core/Src/main.c ****         uint8_t amount = payload[1];
2008:Core/Src/main.c ****         if (len >= 5U)
2009:Core/Src/main.c ****         {
2010:Core/Src/main.c ****           float d;
2011:Core/Src/main.c ****           memcpy(&d, &payload[1], sizeof(float));
2012:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
2013:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
2014:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
2015:Core/Src/main.c ****         }
2016:Core/Src/main.c ****         g_trackDistQ8[track] = amount;
2017:Core/Src/main.c ****       }
2018:Core/Src/main.c ****       break;
2019:Core/Src/main.c **** 
2020:Core/Src/main.c ****     case CMD_TRACK_BITCRUSH:
2021:Core/Src/main.c ****       if (len >= 2U)
2022:Core/Src/main.c ****       {
2023:Core/Src/main.c ****         uint8_t track = payload[0] % NUM_INSTRUMENTS;
2024:Core/Src/main.c ****         uint8_t bits = payload[1];
2025:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
2026:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
2027:Core/Src/main.c ****         g_trackBitDepth[track] = bits;
2028:Core/Src/main.c ****       }
2029:Core/Src/main.c ****       break;
2030:Core/Src/main.c **** 
2031:Core/Src/main.c ****     case CMD_PAD_DISTORTION:
2032:Core/Src/main.c ****       if (len >= 2U)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 91


2033:Core/Src/main.c ****       {
2034:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
2035:Core/Src/main.c ****         uint8_t amount = payload[1];
2036:Core/Src/main.c ****         if (len >= 5U)
2037:Core/Src/main.c ****         {
2038:Core/Src/main.c ****           float d;
2039:Core/Src/main.c ****           memcpy(&d, &payload[1], sizeof(float));
2040:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
2041:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
2042:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
2043:Core/Src/main.c ****         }
2044:Core/Src/main.c ****         g_padDistQ8[pad] = amount;
2045:Core/Src/main.c ****       }
2046:Core/Src/main.c ****       break;
2047:Core/Src/main.c **** 
2048:Core/Src/main.c ****     case CMD_PAD_BITCRUSH:
2049:Core/Src/main.c ****       if (len >= 2U)
2050:Core/Src/main.c ****       {
2051:Core/Src/main.c ****         uint8_t pad = payload[0] % NUM_INSTRUMENTS;
2052:Core/Src/main.c ****         uint8_t bits = payload[1];
2053:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
2054:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
2055:Core/Src/main.c ****         g_padBitDepth[pad] = bits;
2056:Core/Src/main.c ****       }
2057:Core/Src/main.c ****       break;
2058:Core/Src/main.c **** 
2059:Core/Src/main.c ****     case CMD_GET_STATUS:
2060:Core/Src/main.c ****     {
2061:Core/Src/main.c ****       sendGenericAck = 0U;
2062:Core/Src/main.c ****       uint8_t resp[16] = {0};
2063:Core/Src/main.c ****       uint16_t freeKb = 0;
2064:Core/Src/main.c ****       uint32_t uptime = HAL_GetTick() / 1000U;
2065:Core/Src/main.c ****       uint16_t spiErr = g_spiErrorCount;
2066:Core/Src/main.c **** 
2067:Core/Src/main.c ****       resp[0] = ActiveVoicesCount();
2068:Core/Src/main.c ****       resp[1] = g_cpuLoadPercent;
2069:Core/Src/main.c ****       resp[2] = (uint8_t)(freeKb & 0xFFU);
2070:Core/Src/main.c ****       resp[3] = (uint8_t)((freeKb >> 8) & 0xFFU);
2071:Core/Src/main.c ****       resp[4] = (uint8_t)(g_samplesLoadedMask & 0xFFU);
2072:Core/Src/main.c ****       resp[5] = (uint8_t)((g_samplesLoadedMask >> 8) & 0xFFU);
2073:Core/Src/main.c ****       resp[6] = (uint8_t)((g_samplesLoadedMask >> 16) & 0xFFU);
2074:Core/Src/main.c ****       resp[7] = (uint8_t)((g_samplesLoadedMask >> 24) & 0xFFU);
2075:Core/Src/main.c ****       resp[8] = (uint8_t)(uptime & 0xFFU);
2076:Core/Src/main.c ****       resp[9] = (uint8_t)((uptime >> 8) & 0xFFU);
2077:Core/Src/main.c ****       resp[10] = (uint8_t)((uptime >> 16) & 0xFFU);
2078:Core/Src/main.c ****       resp[11] = (uint8_t)((uptime >> 24) & 0xFFU);
2079:Core/Src/main.c ****       resp[12] = (uint8_t)(spiErr & 0xFFU);
2080:Core/Src/main.c ****       resp[13] = (uint8_t)((spiErr >> 8) & 0xFFU);
2081:Core/Src/main.c ****       resp[14] = (uint8_t)(g_spiPacketCount & 0xFFU);
2082:Core/Src/main.c ****       resp[15] = (uint8_t)(g_spiCrcErrorCount & 0xFFU);
2083:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, resp, sizeof(resp));
2084:Core/Src/main.c ****       break;
2085:Core/Src/main.c ****     }
2086:Core/Src/main.c **** 
2087:Core/Src/main.c ****     case CMD_GET_PEAKS:
2088:Core/Src/main.c ****     {
2089:Core/Src/main.c ****       sendGenericAck = 0U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 92


2090:Core/Src/main.c ****       float peaks[17];
2091:Core/Src/main.c ****       for (int i = 0; i < 16; i++) peaks[i] = ((float)g_trackPeakQ15[i]) / 32767.0f;
2092:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
2093:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)peaks, sizeof(peaks));
2094:Core/Src/main.c ****       break;
2095:Core/Src/main.c ****     }
2096:Core/Src/main.c **** 
2097:Core/Src/main.c ****     case CMD_GET_CPU_LOAD:
2098:Core/Src/main.c ****       sendGenericAck = 0U;
2099:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)&g_cpuLoadPercent, 1U);
2100:Core/Src/main.c ****       break;
2101:Core/Src/main.c **** 
2102:Core/Src/main.c ****     case CMD_GET_VOICES:
2103:Core/Src/main.c ****     {
2104:Core/Src/main.c ****       sendGenericAck = 0U;
2105:Core/Src/main.c ****       uint8_t v = ActiveVoicesCount();
2106:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, &v, 1U);
2107:Core/Src/main.c ****       break;
2108:Core/Src/main.c ****     }
2109:Core/Src/main.c **** 
2110:Core/Src/main.c ****     case CMD_PING:
2111:Core/Src/main.c ****     {
2112:Core/Src/main.c ****       sendGenericAck = 0U;
2113:Core/Src/main.c ****       uint8_t pong[8] = {0};
2114:Core/Src/main.c ****       if (len >= 4U) memcpy(pong, payload, 4U);
2115:Core/Src/main.c ****       uint32_t up = HAL_GetTick();
2116:Core/Src/main.c ****       pong[4] = (uint8_t)(up & 0xFFU);
2117:Core/Src/main.c ****       pong[5] = (uint8_t)((up >> 8) & 0xFFU);
2118:Core/Src/main.c ****       pong[6] = (uint8_t)((up >> 16) & 0xFFU);
2119:Core/Src/main.c ****       pong[7] = (uint8_t)((up >> 24) & 0xFFU);
2120:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, pong, sizeof(pong));
2121:Core/Src/main.c ****       break;
2122:Core/Src/main.c ****     }
2123:Core/Src/main.c **** 
2124:Core/Src/main.c ****     case CMD_RESET:
2125:Core/Src/main.c ****       StopAllVoices();
2126:Core/Src/main.c ****       g_globalFilterType = 0U;
2127:Core/Src/main.c ****       g_globalBitDepth = 16U;
2128:Core/Src/main.c ****       g_globalDistQ8 = 0U;
2129:Core/Src/main.c ****       g_globalDistMode = 0U;
2130:Core/Src/main.c ****       g_globalSrReduce = 1U;
2131:Core/Src/main.c ****       g_globalFilterStateL = 0;
2132:Core/Src/main.c ****       g_globalFilterStateR = 0;
2133:Core/Src/main.c ****       g_globalSrPhase = 0U;
2134:Core/Src/main.c ****       g_globalSrHoldL = 0;
2135:Core/Src/main.c ****       g_globalSrHoldR = 0;
2136:Core/Src/main.c ****       g_flangerFeedbackQ8 = 64U;
2137:Core/Src/main.c ****       g_flangerRateStep = 3U;
2138:Core/Src/main.c ****       g_phaserFeedbackQ8 = 48U;
2139:Core/Src/main.c ****       g_phaserRateStep = 2U;
2140:Core/Src/main.c ****       g_phaserLast = 0;
2141:Core/Src/main.c ****       g_phaserPhase = 0;
2142:Core/Src/main.c ****       g_masterCompAttackK = 64U;
2143:Core/Src/main.c ****       g_masterCompReleaseK = 8U;
2144:Core/Src/main.c ****       g_sidechain.active = 0U;
2145:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
2146:Core/Src/main.c ****       for (uint32_t k = 0; k < NUM_INSTRUMENTS; k++)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 93


2147:Core/Src/main.c ****       {
2148:Core/Src/main.c ****         ClearTrackAllFx((uint8_t)k);
2149:Core/Src/main.c ****         ClearPadAllFx((uint8_t)k);
2150:Core/Src/main.c ****       }
2151:Core/Src/main.c ****       g_spiPacketCount = 0U;
2152:Core/Src/main.c ****       g_spiCrcErrorCount = 0U;
2153:Core/Src/main.c ****       for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++) g_trackPeakQ15[t] = 0U;
2154:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
2155:Core/Src/main.c ****       break;
2156:Core/Src/main.c **** 
2157:Core/Src/main.c ****     case CMD_BULK_TRIGGERS:
2158:Core/Src/main.c ****       if (len >= 2U)
2159:Core/Src/main.c ****       {
2160:Core/Src/main.c ****         uint8_t count = payload[0];
2161:Core/Src/main.c ****         uint16_t off = 2U;
2162:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
2163:Core/Src/main.c ****         {
2164:Core/Src/main.c ****           if ((off + 8U) > len) break;
2165:Core/Src/main.c ****           uint8_t pad = payload[off + 0U];
2166:Core/Src/main.c ****           uint8_t vel = payload[off + 1U];
2167:Core/Src/main.c ****           uint8_t trkVol = payload[off + 2U];
2168:Core/Src/main.c ****           vel = (uint8_t)((vel * trkVol) / 100U);
2169:Core/Src/main.c ****           SpiQueueTrigger(pad, vel);
2170:Core/Src/main.c ****           off += 8U;
2171:Core/Src/main.c ****         }
2172:Core/Src/main.c ****       }
2173:Core/Src/main.c ****       break;
2174:Core/Src/main.c **** 
2175:Core/Src/main.c ****     case CMD_BULK_FX:
2176:Core/Src/main.c ****       if (len >= 1U)
2177:Core/Src/main.c ****       {
2178:Core/Src/main.c ****         uint8_t count = payload[0];
2179:Core/Src/main.c ****         uint16_t off = 1U;
2180:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
2181:Core/Src/main.c ****         {
2182:Core/Src/main.c ****           if ((off + 2U) > len) break;
2183:Core/Src/main.c ****           uint8_t subCmd = payload[off + 0U];
2184:Core/Src/main.c ****           uint8_t subLen = payload[off + 1U];
2185:Core/Src/main.c ****           off += 2U;
2186:Core/Src/main.c ****           if ((off + subLen) > len) break;
2187:Core/Src/main.c ****           SpiHandleCommand(subCmd, &payload[off], subLen, seq);
2188:Core/Src/main.c ****           off += subLen;
2189:Core/Src/main.c ****         }
2190:Core/Src/main.c ****       }
2191:Core/Src/main.c ****       break;
2192:Core/Src/main.c **** 
2193:Core/Src/main.c ****     default:
2194:Core/Src/main.c ****       /* Comando desconocido: enviar ACK genérico para no dejar SPI colgado */
2195:Core/Src/main.c ****       break;
2196:Core/Src/main.c ****   }
2197:Core/Src/main.c **** 
2198:Core/Src/main.c ****   if (sendGenericAck)
2199:Core/Src/main.c ****   {
2200:Core/Src/main.c ****     SpiEnqueueResponse(cmd, seq, NULL, 0U);
2201:Core/Src/main.c ****   }
2202:Core/Src/main.c **** }
2203:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 94


2204:Core/Src/main.c **** /* ══ SPI SLAVE: CALLBACKS MODELO DOS-CS ══
2205:Core/Src/main.c ****  *
2206:Core/Src/main.c ****  * Txn 1: master baja CS, envía header(8) + payload(N) bytes, sube CS
2207:Core/Src/main.c ****  *        → STM32 recibe en g_spiRxBuf via HAL_SPI_Receive_IT
2208:Core/Src/main.c ****  *        → al completar, procesa comando y arma g_spiTxBuf para Txn 2
2209:Core/Src/main.c ****  *
2210:Core/Src/main.c ****  * Txn 2: master baja CS 500µs después, clokea N bytes
2211:Core/Src/main.c ****  *        → STM32 transmite g_spiTxBuf via HAL_SPI_Transmit_IT
2212:Core/Src/main.c ****  *        → al completar, rearma recepción para siguiente Txn 1
2213:Core/Src/main.c ****  */
2214:Core/Src/main.c **** 
2215:Core/Src/main.c **** void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
2216:Core/Src/main.c **** {
2217:Core/Src/main.c ****   if (hspi->Instance == SPI1)
2218:Core/Src/main.c ****   {
2219:Core/Src/main.c ****     g_spiErrorCount++;
2220:Core/Src/main.c ****     g_spiWaitingPayload = 0;
2221:Core/Src/main.c ****     HAL_SPI_Abort(&hspi1);
2222:Core/Src/main.c ****     SpiRearmReceive();
2223:Core/Src/main.c ****   }
2224:Core/Src/main.c **** }
2225:Core/Src/main.c **** 
2226:Core/Src/main.c **** void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
2227:Core/Src/main.c **** {
2228:Core/Src/main.c ****   if (hspi->Instance != SPI1) return;
2229:Core/Src/main.c **** 
2230:Core/Src/main.c ****   SpiPacketHeader *hdr = (SpiPacketHeader*)g_spiRxBuf;
2231:Core/Src/main.c **** 
2232:Core/Src/main.c ****   /* ── Paso 1: acaba de llegar el header (8 bytes) ── */
2233:Core/Src/main.c ****   if (!g_spiWaitingPayload)
2234:Core/Src/main.c ****   {
2235:Core/Src/main.c ****     if (hdr->magic != SPI_MAGIC_CMD)
2236:Core/Src/main.c ****     {
2237:Core/Src/main.c ****       /* Header inválido, rearmar */
2238:Core/Src/main.c ****       g_spiErrorCount++;
2239:Core/Src/main.c ****       SpiRearmReceive();
2240:Core/Src/main.c ****       return;
2241:Core/Src/main.c ****     }
2242:Core/Src/main.c ****     if (hdr->length > 0U && hdr->length <= (SPI_RX_BUF_SIZE - 8U))
2243:Core/Src/main.c ****     {
2244:Core/Src/main.c ****       /* Hay payload: leerlo en la misma Txn 1 (NSS sigue LOW) */
2245:Core/Src/main.c ****       g_spiWaitingPayload = 1;
2246:Core/Src/main.c ****       HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf + 8U, hdr->length);
2247:Core/Src/main.c ****       return;
2248:Core/Src/main.c ****     }
2249:Core/Src/main.c ****     /* length==0: ya tenemos el paquete completo, caer al Paso 2 */
2250:Core/Src/main.c ****   }
2251:Core/Src/main.c **** 
2252:Core/Src/main.c ****   /* ── Paso 2: paquete completo (header + payload) ── */
2253:Core/Src/main.c ****   g_spiWaitingPayload = 0;
2254:Core/Src/main.c ****   uint16_t payloadLen = hdr->length;
2255:Core/Src/main.c ****   uint8_t *payload    = g_spiRxBuf + sizeof(SpiPacketHeader);
2256:Core/Src/main.c ****   uint16_t seq        = (uint16_t)(g_spiRxBuf[4] | ((uint16_t)g_spiRxBuf[5] << 8));
2257:Core/Src/main.c ****   uint16_t rxCrc      = (uint16_t)(g_spiRxBuf[6] | ((uint16_t)g_spiRxBuf[7] << 8));
2258:Core/Src/main.c **** 
2259:Core/Src/main.c ****   /* Validar CRC (CMD_PING pasa incluso con CRC incorrecto) */
2260:Core/Src/main.c ****   uint16_t calcCrc = SpiCrc16(payload, payloadLen);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 95


2261:Core/Src/main.c ****   if ((calcCrc == rxCrc) || (hdr->cmd == CMD_PING))
2262:Core/Src/main.c ****   {
2263:Core/Src/main.c ****     g_spiPacketCount++;
2264:Core/Src/main.c ****     /* SpiHandleCommand llama SpiEnqueueResponse, que arma Txn 2
2265:Core/Src/main.c ****      * o llama SpiRearmReceive para fire-and-forget */
2266:Core/Src/main.c ****     SpiHandleCommand(hdr->cmd, payload, payloadLen, seq);
2267:Core/Src/main.c ****   }
2268:Core/Src/main.c ****   else
2269:Core/Src/main.c ****   {
2270:Core/Src/main.c ****     g_spiErrorCount++;
2271:Core/Src/main.c ****     g_spiCrcErrorCount++;
2272:Core/Src/main.c ****     SpiRearmReceive();
2273:Core/Src/main.c ****   }
2274:Core/Src/main.c **** }
2275:Core/Src/main.c **** 
2276:Core/Src/main.c **** /* Callbacks DMA circular I2S: setean flag para que main loop rellene la mitad libre */
2277:Core/Src/main.c **** void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
2278:Core/Src/main.c **** {
2279:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
2280:Core/Src/main.c ****     g_audioFillHalf = 0U;
2281:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
2282:Core/Src/main.c ****   }
2283:Core/Src/main.c **** }
2284:Core/Src/main.c **** void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
2285:Core/Src/main.c **** {
2286:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
2287:Core/Src/main.c ****     g_audioFillHalf = 1U;
2288:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
2289:Core/Src/main.c ****   }
2290:Core/Src/main.c **** }
2291:Core/Src/main.c **** 
2292:Core/Src/main.c **** /* Txn 2 completada: respuesta enviada, rearmar para siguiente Txn 1 */
2293:Core/Src/main.c **** void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
2294:Core/Src/main.c **** {
2295:Core/Src/main.c ****   if (hspi->Instance == SPI1)
2296:Core/Src/main.c ****     SpiRearmReceive();
2297:Core/Src/main.c **** }
2298:Core/Src/main.c **** 
2299:Core/Src/main.c **** static void ProcessSequencerStep(void)
2300:Core/Src/main.c **** {
 1995              		.loc 1 2300 1 is_stmt 1 view -0
 1996              		.cfi_startproc
 1997              		@ args = 0, pretend = 0, frame = 8
 1998              		@ frame_needed = 0, uses_anonymous_args = 0
 1999 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2000              	.LCFI12:
 2001              		.cfi_def_cfa_offset 36
 2002              		.cfi_offset 4, -36
 2003              		.cfi_offset 5, -32
 2004              		.cfi_offset 6, -28
 2005              		.cfi_offset 7, -24
 2006              		.cfi_offset 8, -20
 2007              		.cfi_offset 9, -16
 2008              		.cfi_offset 10, -12
 2009              		.cfi_offset 11, -8
 2010              		.cfi_offset 14, -4
 2011 0004 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 96


 2012              	.LCFI13:
 2013              		.cfi_def_cfa_offset 48
2301:Core/Src/main.c ****   uint32_t s = g_step % TOTAL_STEPS;
 2014              		.loc 1 2301 3 view .LVU568
 2015              		.loc 1 2301 23 is_stmt 0 view .LVU569
 2016 0006 984B     		ldr	r3, .L263
 2017 0008 1968     		ldr	r1, [r3]
 2018              		.loc 1 2301 12 view .LVU570
 2019 000a 01F03F07 		and	r7, r1, #63
 2020              	.LVL192:
2302:Core/Src/main.c ****   uint32_t phrase = (g_songStep / TOTAL_STEPS) % ARR_SECTIONS;
 2021              		.loc 1 2302 3 is_stmt 1 view .LVU571
 2022              		.loc 1 2302 33 is_stmt 0 view .LVU572
 2023 000e 974B     		ldr	r3, .L263+4
 2024 0010 1C68     		ldr	r4, [r3]
 2025 0012 A309     		lsrs	r3, r4, #6
 2026              		.loc 1 2302 12 view .LVU573
 2027 0014 C4F38214 		ubfx	r4, r4, #6, #3
 2028              	.LVL193:
2303:Core/Src/main.c ****   uint32_t step16 = s % 16U;
 2029              		.loc 1 2303 3 is_stmt 1 view .LVU574
 2030              		.loc 1 2303 12 is_stmt 0 view .LVU575
 2031 0018 01F00F05 		and	r5, r1, #15
 2032              	.LVL194:
2304:Core/Src/main.c ****   uint32_t bar = s / 16U;
 2033              		.loc 1 2304 3 is_stmt 1 view .LVU576
 2034              		.loc 1 2304 12 is_stmt 0 view .LVU577
 2035 001c C1F3011B 		ubfx	fp, r1, #4, #2
 2036              	.LVL195:
2305:Core/Src/main.c **** 
2306:Core/Src/main.c ****   g_fxFlangerOn = (phrase == 2U || phrase == 3U || phrase == 6U) ? 1U : 0U;
 2037              		.loc 1 2306 3 is_stmt 1 view .LVU578
 2038              		.loc 1 2306 33 is_stmt 0 view .LVU579
 2039 0020 A21E     		subs	r2, r4, #2
 2040              		.loc 1 2306 17 view .LVU580
 2041 0022 012A     		cmp	r2, #1
 2042 0024 05D9     		bls	.L201
 2043              		.loc 1 2306 49 discriminator 2 view .LVU581
 2044 0026 062C     		cmp	r4, #6
 2045 0028 01D0     		beq	.L242
 2046              		.loc 1 2306 17 discriminator 4 view .LVU582
 2047 002a 0020     		movs	r0, #0
 2048 002c 02E0     		b	.L165
 2049              	.L242:
 2050              		.loc 1 2306 17 discriminator 3 view .LVU583
 2051 002e 0120     		movs	r0, #1
 2052 0030 00E0     		b	.L165
 2053              	.L201:
 2054 0032 0120     		movs	r0, #1
 2055              	.L165:
 2056              		.loc 1 2306 17 discriminator 6 view .LVU584
 2057 0034 8E4A     		ldr	r2, .L263+8
 2058 0036 1070     		strb	r0, [r2]
2307:Core/Src/main.c ****   g_fxReverbBoost = (phrase >= 4U || (phrase == 1U && bar == 3U)) ? 1U : 0U;
 2059              		.loc 1 2307 3 is_stmt 1 view .LVU585
 2060              		.loc 1 2307 19 is_stmt 0 view .LVU586
 2061 0038 13F00408 		ands	r8, r3, #4
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 97


 2062 003c 08D1     		bne	.L203
 2063              		.loc 1 2307 35 discriminator 2 view .LVU587
 2064 003e 012C     		cmp	r4, #1
 2065 0040 01D0     		beq	.L243
 2066              		.loc 1 2307 19 discriminator 6 view .LVU588
 2067 0042 0020     		movs	r0, #0
 2068 0044 05E0     		b	.L166
 2069              	.L243:
 2070              		.loc 1 2307 52 discriminator 3 view .LVU589
 2071 0046 BBF1030F 		cmp	fp, #3
 2072 004a 0ED0     		beq	.L205
 2073              		.loc 1 2307 19 discriminator 6 view .LVU590
 2074 004c 0020     		movs	r0, #0
 2075 004e 00E0     		b	.L166
 2076              	.L203:
 2077              		.loc 1 2307 19 discriminator 5 view .LVU591
 2078 0050 0120     		movs	r0, #1
 2079              	.L166:
 2080              		.loc 1 2307 19 discriminator 8 view .LVU592
 2081 0052 884A     		ldr	r2, .L263+12
 2082 0054 1070     		strb	r0, [r2]
2308:Core/Src/main.c ****   g_fxSparkleOn = (phrase >= 3U) ? 1U : 0U;
 2083              		.loc 1 2308 3 is_stmt 1 view .LVU593
 2084              		.loc 1 2308 17 is_stmt 0 view .LVU594
 2085 0056 022C     		cmp	r4, #2
 2086 0058 09D9     		bls	.L206
 2087              		.loc 1 2308 17 discriminator 1 view .LVU595
 2088 005a 0120     		movs	r0, #1
 2089              	.L167:
 2090              		.loc 1 2308 17 discriminator 4 view .LVU596
 2091 005c 864A     		ldr	r2, .L263+16
 2092 005e 1070     		strb	r0, [r2]
2309:Core/Src/main.c **** 
2310:Core/Src/main.c ****   uint8_t kick = 0;
 2093              		.loc 1 2310 3 is_stmt 1 view .LVU597
 2094              	.LVL196:
2311:Core/Src/main.c ****   uint8_t snare = 0;
 2095              		.loc 1 2311 3 view .LVU598
2312:Core/Src/main.c ****   uint8_t ch = 0;
 2096              		.loc 1 2312 3 view .LVU599
2313:Core/Src/main.c ****   uint8_t oh = 0;
 2097              		.loc 1 2313 3 view .LVU600
2314:Core/Src/main.c ****   uint8_t clap = 0;
 2098              		.loc 1 2314 3 view .LVU601
2315:Core/Src/main.c **** 
2316:Core/Src/main.c ****   if (step16 == 0U) kick = 1;
 2099              		.loc 1 2316 3 view .LVU602
 2100              		.loc 1 2316 6 is_stmt 0 view .LVU603
 2101 0060 5DB1     		cbz	r5, .L207
2317:Core/Src/main.c ****   if (step16 == 8U && phrase >= 1U) kick = 1;
 2102              		.loc 1 2317 3 is_stmt 1 view .LVU604
 2103              		.loc 1 2317 6 is_stmt 0 view .LVU605
 2104 0062 082D     		cmp	r5, #8
 2105 0064 05D0     		beq	.L244
 2106 0066 0022     		movs	r2, #0
 2107 0068 08E0     		b	.L168
 2108              	.LVL197:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 98


 2109              	.L205:
2307:Core/Src/main.c ****   g_fxSparkleOn = (phrase >= 3U) ? 1U : 0U;
 2110              		.loc 1 2307 19 discriminator 5 view .LVU606
 2111 006a 0120     		movs	r0, #1
 2112 006c F1E7     		b	.L166
 2113              	.L206:
2308:Core/Src/main.c **** 
 2114              		.loc 1 2308 17 discriminator 2 view .LVU607
 2115 006e 0020     		movs	r0, #0
 2116 0070 F4E7     		b	.L167
 2117              	.LVL198:
 2118              	.L244:
 2119              		.loc 1 2317 20 discriminator 1 view .LVU608
 2120 0072 002C     		cmp	r4, #0
 2121 0074 44D1     		bne	.L209
 2122 0076 0022     		movs	r2, #0
 2123 0078 00E0     		b	.L168
 2124              	.L207:
2316:Core/Src/main.c ****   if (step16 == 8U && phrase >= 1U) kick = 1;
 2125              		.loc 1 2316 26 discriminator 1 view .LVU609
 2126 007a 0122     		movs	r2, #1
 2127              	.L168:
 2128              	.LVL199:
2318:Core/Src/main.c ****   if (step16 == 11U || step16 == 14U) kick = 1;
 2129              		.loc 1 2318 3 is_stmt 1 view .LVU610
 2130              		.loc 1 2318 6 is_stmt 0 view .LVU611
 2131 007c 0B2D     		cmp	r5, #11
 2132 007e 41D0     		beq	.L210
 2133              		.loc 1 2318 21 discriminator 2 view .LVU612
 2134 0080 0E2D     		cmp	r5, #14
 2135 0082 41D0     		beq	.L245
 2136              	.LVL200:
 2137              	.L169:
2319:Core/Src/main.c ****   if ((phrase & 1U) && step16 == 15U) kick = 1;
 2138              		.loc 1 2319 3 is_stmt 1 view .LVU613
 2139              		.loc 1 2319 6 is_stmt 0 view .LVU614
 2140 0084 13F0010F 		tst	r3, #1
 2141 0088 01D0     		beq	.L170
 2142              		.loc 1 2319 21 discriminator 1 view .LVU615
 2143 008a 0F2D     		cmp	r5, #15
 2144 008c 3ED0     		beq	.L246
 2145              	.LVL201:
 2146              	.L170:
2320:Core/Src/main.c ****   if (phrase >= 2U && (s == 30U || s == 62U)) kick = 1;
 2147              		.loc 1 2320 3 is_stmt 1 view .LVU616
 2148              		.loc 1 2320 6 is_stmt 0 view .LVU617
 2149 008e 13F00603 		ands	r3, r3, #6
 2150 0092 03D0     		beq	.L171
 2151              		.loc 1 2320 20 discriminator 1 view .LVU618
 2152 0094 1E2F     		cmp	r7, #30
 2153 0096 3BD0     		beq	.L213
 2154              		.loc 1 2320 33 discriminator 3 view .LVU619
 2155 0098 3E2F     		cmp	r7, #62
 2156 009a 3BD0     		beq	.L247
 2157              	.LVL202:
 2158              	.L171:
2321:Core/Src/main.c ****   if ((phrase == 1U || phrase == 5U) && bar == 0U && (step16 == 0U || step16 == 8U)) kick = 0;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 99


 2159              		.loc 1 2321 3 is_stmt 1 view .LVU620
 2160              		.loc 1 2321 6 is_stmt 0 view .LVU621
 2161 009c 012C     		cmp	r4, #1
 2162 009e 3BD0     		beq	.L172
 2163              		.loc 1 2321 21 discriminator 2 view .LVU622
 2164 00a0 052C     		cmp	r4, #5
 2165 00a2 39D0     		beq	.L172
 2166              	.L173:
2322:Core/Src/main.c **** 
2323:Core/Src/main.c ****   if (step16 == 4U || step16 == 12U) snare = 1;
 2167              		.loc 1 2323 3 is_stmt 1 view .LVU623
 2168              		.loc 1 2323 6 is_stmt 0 view .LVU624
 2169 00a4 042D     		cmp	r5, #4
 2170 00a6 40D0     		beq	.L248
 2171              	.LVL203:
 2172              	.L174:
 2173              		.loc 1 2323 20 discriminator 2 view .LVU625
 2174 00a8 0C2D     		cmp	r5, #12
 2175 00aa 41D0     		beq	.L218
2311:Core/Src/main.c ****   uint8_t ch = 0;
 2176              		.loc 1 2311 11 view .LVU626
 2177 00ac 4FF0000A 		mov	r10, #0
 2178              	.L175:
 2179              	.LVL204:
2324:Core/Src/main.c ****   if (phrase >= 3U && (s == 20U || s == 52U)) snare = 1;
 2180              		.loc 1 2324 3 is_stmt 1 view .LVU627
 2181              		.loc 1 2324 6 is_stmt 0 view .LVU628
 2182 00b0 022C     		cmp	r4, #2
 2183 00b2 03D9     		bls	.L176
 2184              		.loc 1 2324 20 discriminator 1 view .LVU629
 2185 00b4 142F     		cmp	r7, #20
 2186 00b6 3ED0     		beq	.L219
 2187              		.loc 1 2324 33 discriminator 3 view .LVU630
 2188 00b8 342F     		cmp	r7, #52
 2189 00ba 3FD0     		beq	.L249
 2190              	.LVL205:
 2191              	.L176:
2325:Core/Src/main.c ****   if (phrase >= 4U && (step16 == 15U) && (bar & 1U)) snare = 1;
 2192              		.loc 1 2325 3 is_stmt 1 view .LVU631
 2193              		.loc 1 2325 6 is_stmt 0 view .LVU632
 2194 00bc B8F1000F 		cmp	r8, #0
 2195 00c0 01D0     		beq	.L177
 2196              		.loc 1 2325 20 discriminator 1 view .LVU633
 2197 00c2 0F2D     		cmp	r5, #15
 2198 00c4 3DD0     		beq	.L250
 2199              	.LVL206:
 2200              	.L177:
2326:Core/Src/main.c **** 
2327:Core/Src/main.c ****   if ((s % 2U) == 0U) ch = 1;
 2201              		.loc 1 2327 3 is_stmt 1 view .LVU634
 2202              		.loc 1 2327 6 is_stmt 0 view .LVU635
 2203 00c6 11F0010F 		tst	r1, #1
 2204 00ca 40D0     		beq	.L222
2312:Core/Src/main.c ****   uint8_t oh = 0;
 2205              		.loc 1 2312 11 view .LVU636
 2206 00cc 4FF00009 		mov	r9, #0
 2207              	.L178:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 100


 2208              	.LVL207:
2328:Core/Src/main.c ****   if ((step16 == 2U || step16 == 10U) && phrase < 2U) ch = 0;
 2209              		.loc 1 2328 3 is_stmt 1 view .LVU637
 2210              		.loc 1 2328 6 is_stmt 0 view .LVU638
 2211 00d0 022D     		cmp	r5, #2
 2212 00d2 3FD0     		beq	.L179
 2213              		.loc 1 2328 21 discriminator 2 view .LVU639
 2214 00d4 0A2D     		cmp	r5, #10
 2215 00d6 3DD0     		beq	.L179
 2216              	.LVL208:
 2217              	.L180:
2329:Core/Src/main.c ****   if (phrase >= 1U && (s % 8U) == 6U) ch = 1;
 2218              		.loc 1 2329 3 is_stmt 1 view .LVU640
 2219              		.loc 1 2329 6 is_stmt 0 view .LVU641
 2220 00d8 002C     		cmp	r4, #0
 2221 00da 43D0     		beq	.L181
 2222              		.loc 1 2329 26 discriminator 1 view .LVU642
 2223 00dc 01F00700 		and	r0, r1, #7
 2224              		.loc 1 2329 20 discriminator 1 view .LVU643
 2225 00e0 0628     		cmp	r0, #6
 2226 00e2 3CD0     		beq	.L251
 2227              	.LVL209:
 2228              	.L182:
2330:Core/Src/main.c ****   if (phrase >= 5U && (step16 == 3U || step16 == 7U || step16 == 11U)) ch = 1;
 2229              		.loc 1 2330 3 is_stmt 1 view .LVU644
 2230              		.loc 1 2330 6 is_stmt 0 view .LVU645
 2231 00e4 042C     		cmp	r4, #4
 2232 00e6 3DD9     		bls	.L181
 2233 00e8 EE1E     		subs	r6, r5, #3
 2234 00ea 082E     		cmp	r6, #8
 2235 00ec 3AD8     		bhi	.L181
 2236 00ee 40F21110 		movw	r0, #273
 2237 00f2 F040     		lsrs	r0, r0, r6
 2238 00f4 10F0010F 		tst	r0, #1
 2239 00f8 34D0     		beq	.L181
 2240 00fa 4FF00109 		mov	r9, #1
 2241              	.LVL210:
 2242              		.loc 1 2330 6 view .LVU646
 2243 00fe 33E0     		b	.L183
 2244              	.LVL211:
 2245              	.L209:
2317:Core/Src/main.c ****   if (step16 == 11U || step16 == 14U) kick = 1;
 2246              		.loc 1 2317 42 discriminator 2 view .LVU647
 2247 0100 0122     		movs	r2, #1
 2248 0102 BBE7     		b	.L168
 2249              	.LVL212:
 2250              	.L210:
2318:Core/Src/main.c ****   if ((phrase & 1U) && step16 == 15U) kick = 1;
 2251              		.loc 1 2318 44 discriminator 3 view .LVU648
 2252 0104 0122     		movs	r2, #1
 2253              	.LVL213:
2318:Core/Src/main.c ****   if ((phrase & 1U) && step16 == 15U) kick = 1;
 2254              		.loc 1 2318 44 discriminator 3 view .LVU649
 2255 0106 BDE7     		b	.L169
 2256              	.LVL214:
 2257              	.L245:
2318:Core/Src/main.c ****   if ((phrase & 1U) && step16 == 15U) kick = 1;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 101


 2258              		.loc 1 2318 44 discriminator 3 view .LVU650
 2259 0108 0122     		movs	r2, #1
 2260              	.LVL215:
2318:Core/Src/main.c ****   if ((phrase & 1U) && step16 == 15U) kick = 1;
 2261              		.loc 1 2318 44 discriminator 3 view .LVU651
 2262 010a BBE7     		b	.L169
 2263              	.LVL216:
 2264              	.L246:
2319:Core/Src/main.c ****   if (phrase >= 2U && (s == 30U || s == 62U)) kick = 1;
 2265              		.loc 1 2319 44 discriminator 2 view .LVU652
 2266 010c 0122     		movs	r2, #1
 2267              	.LVL217:
2319:Core/Src/main.c ****   if (phrase >= 2U && (s == 30U || s == 62U)) kick = 1;
 2268              		.loc 1 2319 44 discriminator 2 view .LVU653
 2269 010e BEE7     		b	.L170
 2270              	.LVL218:
 2271              	.L213:
2320:Core/Src/main.c ****   if ((phrase == 1U || phrase == 5U) && bar == 0U && (step16 == 0U || step16 == 8U)) kick = 0;
 2272              		.loc 1 2320 52 discriminator 4 view .LVU654
 2273 0110 0122     		movs	r2, #1
 2274              	.LVL219:
2320:Core/Src/main.c ****   if ((phrase == 1U || phrase == 5U) && bar == 0U && (step16 == 0U || step16 == 8U)) kick = 0;
 2275              		.loc 1 2320 52 discriminator 4 view .LVU655
 2276 0112 C3E7     		b	.L171
 2277              	.LVL220:
 2278              	.L247:
2320:Core/Src/main.c ****   if ((phrase == 1U || phrase == 5U) && bar == 0U && (step16 == 0U || step16 == 8U)) kick = 0;
 2279              		.loc 1 2320 52 discriminator 4 view .LVU656
 2280 0114 0122     		movs	r2, #1
 2281              	.LVL221:
2320:Core/Src/main.c ****   if ((phrase == 1U || phrase == 5U) && bar == 0U && (step16 == 0U || step16 == 8U)) kick = 0;
 2282              		.loc 1 2320 52 discriminator 4 view .LVU657
 2283 0116 C1E7     		b	.L171
 2284              	.LVL222:
 2285              	.L172:
2321:Core/Src/main.c **** 
 2286              		.loc 1 2321 38 discriminator 3 view .LVU658
 2287 0118 0F2F     		cmp	r7, #15
 2288 011a C3D8     		bhi	.L173
2321:Core/Src/main.c **** 
 2289              		.loc 1 2321 51 discriminator 4 view .LVU659
 2290 011c 1DB1     		cbz	r5, .L215
2321:Core/Src/main.c **** 
 2291              		.loc 1 2321 68 discriminator 6 view .LVU660
 2292 011e 082D     		cmp	r5, #8
 2293 0120 C0D1     		bne	.L173
2321:Core/Src/main.c **** 
 2294              		.loc 1 2321 91 discriminator 7 view .LVU661
 2295 0122 0022     		movs	r2, #0
 2296              	.LVL223:
2321:Core/Src/main.c **** 
 2297              		.loc 1 2321 91 discriminator 7 view .LVU662
 2298 0124 C0E7     		b	.L174
 2299              	.LVL224:
 2300              	.L215:
2321:Core/Src/main.c **** 
 2301              		.loc 1 2321 91 discriminator 7 view .LVU663
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 102


 2302 0126 0022     		movs	r2, #0
 2303              	.LVL225:
2321:Core/Src/main.c **** 
 2304              		.loc 1 2321 91 discriminator 7 view .LVU664
 2305 0128 BEE7     		b	.L174
 2306              	.LVL226:
 2307              	.L248:
2323:Core/Src/main.c ****   if (phrase >= 3U && (s == 20U || s == 52U)) snare = 1;
 2308              		.loc 1 2323 44 discriminator 3 view .LVU665
 2309 012a 4FF0010A 		mov	r10, #1
 2310 012e BFE7     		b	.L175
 2311              	.LVL227:
 2312              	.L218:
2323:Core/Src/main.c ****   if (phrase >= 3U && (s == 20U || s == 52U)) snare = 1;
 2313              		.loc 1 2323 44 discriminator 3 view .LVU666
 2314 0130 4FF0010A 		mov	r10, #1
 2315 0134 BCE7     		b	.L175
 2316              	.LVL228:
 2317              	.L219:
2324:Core/Src/main.c ****   if (phrase >= 4U && (step16 == 15U) && (bar & 1U)) snare = 1;
 2318              		.loc 1 2324 53 discriminator 4 view .LVU667
 2319 0136 4FF0010A 		mov	r10, #1
 2320              	.LVL229:
2324:Core/Src/main.c ****   if (phrase >= 4U && (step16 == 15U) && (bar & 1U)) snare = 1;
 2321              		.loc 1 2324 53 discriminator 4 view .LVU668
 2322 013a BFE7     		b	.L176
 2323              	.LVL230:
 2324              	.L249:
2324:Core/Src/main.c ****   if (phrase >= 4U && (step16 == 15U) && (bar & 1U)) snare = 1;
 2325              		.loc 1 2324 53 discriminator 4 view .LVU669
 2326 013c 4FF0010A 		mov	r10, #1
 2327              	.LVL231:
2324:Core/Src/main.c ****   if (phrase >= 4U && (step16 == 15U) && (bar & 1U)) snare = 1;
 2328              		.loc 1 2324 53 discriminator 4 view .LVU670
 2329 0140 BCE7     		b	.L176
 2330              	.LVL232:
 2331              	.L250:
2325:Core/Src/main.c **** 
 2332              		.loc 1 2325 39 discriminator 2 view .LVU671
 2333 0142 1BF0010F 		tst	fp, #1
 2334 0146 BED0     		beq	.L177
2325:Core/Src/main.c **** 
 2335              		.loc 1 2325 60 discriminator 3 view .LVU672
 2336 0148 4FF0010A 		mov	r10, #1
 2337              	.LVL233:
2325:Core/Src/main.c **** 
 2338              		.loc 1 2325 60 discriminator 3 view .LVU673
 2339 014c BBE7     		b	.L177
 2340              	.LVL234:
 2341              	.L222:
2327:Core/Src/main.c ****   if ((step16 == 2U || step16 == 10U) && phrase < 2U) ch = 0;
 2342              		.loc 1 2327 26 discriminator 1 view .LVU674
 2343 014e 4FF00109 		mov	r9, #1
 2344 0152 BDE7     		b	.L178
 2345              	.LVL235:
 2346              	.L179:
2328:Core/Src/main.c ****   if (phrase >= 1U && (s % 8U) == 6U) ch = 1;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 103


 2347              		.loc 1 2328 39 discriminator 3 view .LVU675
 2348 0154 002B     		cmp	r3, #0
 2349 0156 BFD1     		bne	.L180
2328:Core/Src/main.c ****   if (phrase >= 1U && (s % 8U) == 6U) ch = 1;
 2350              		.loc 1 2328 58 discriminator 4 view .LVU676
 2351 0158 4FF00009 		mov	r9, #0
 2352              	.LVL236:
2328:Core/Src/main.c ****   if (phrase >= 1U && (s % 8U) == 6U) ch = 1;
 2353              		.loc 1 2328 58 discriminator 4 view .LVU677
 2354 015c BCE7     		b	.L180
 2355              	.LVL237:
 2356              	.L251:
2329:Core/Src/main.c ****   if (phrase >= 5U && (step16 == 3U || step16 == 7U || step16 == 11U)) ch = 1;
 2357              		.loc 1 2329 42 discriminator 2 view .LVU678
 2358 015e 4FF00109 		mov	r9, #1
 2359              	.LVL238:
2329:Core/Src/main.c ****   if (phrase >= 5U && (step16 == 3U || step16 == 7U || step16 == 11U)) ch = 1;
 2360              		.loc 1 2329 42 discriminator 2 view .LVU679
 2361 0162 BFE7     		b	.L182
 2362              	.LVL239:
 2363              	.L181:
2331:Core/Src/main.c **** 
2332:Core/Src/main.c ****   if (step16 == 14U || (s == 31U) || (s == 63U)) oh = 1;
 2364              		.loc 1 2332 3 is_stmt 1 view .LVU680
 2365              		.loc 1 2332 6 is_stmt 0 view .LVU681
 2366 0164 0E2D     		cmp	r5, #14
 2367 0166 17D0     		beq	.L252
 2368              	.LVL240:
 2369              	.L183:
 2370              		.loc 1 2332 21 discriminator 2 view .LVU682
 2371 0168 1F2F     		cmp	r7, #31
 2372 016a 18D0     		beq	.L227
 2373              		.loc 1 2332 35 discriminator 4 view .LVU683
 2374 016c 3F2F     		cmp	r7, #63
 2375 016e 19D0     		beq	.L228
2313:Core/Src/main.c ****   uint8_t clap = 0;
 2376              		.loc 1 2313 11 view .LVU684
 2377 0170 0020     		movs	r0, #0
 2378 0172 0090     		str	r0, [sp]
 2379              	.L184:
 2380              	.LVL241:
2333:Core/Src/main.c ****   if (phrase >= 5U && step16 == 10U) oh = 1;
 2381              		.loc 1 2333 3 is_stmt 1 view .LVU685
 2382              		.loc 1 2333 6 is_stmt 0 view .LVU686
 2383 0174 042C     		cmp	r4, #4
 2384 0176 05D9     		bls	.L185
 2385              		.loc 1 2333 20 discriminator 1 view .LVU687
 2386 0178 0A2D     		cmp	r5, #10
 2387 017a 16D0     		beq	.L253
 2388              	.LVL242:
 2389              	.L186:
2334:Core/Src/main.c ****   if (phrase >= 6U && step16 == 6U) oh = 1;
 2390              		.loc 1 2334 3 is_stmt 1 view .LVU688
 2391              		.loc 1 2334 6 is_stmt 0 view .LVU689
 2392 017c 052C     		cmp	r4, #5
 2393 017e 01D9     		bls	.L185
 2394              		.loc 1 2334 20 discriminator 1 view .LVU690
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 104


 2395 0180 062D     		cmp	r5, #6
 2396 0182 15D0     		beq	.L254
 2397              	.LVL243:
 2398              	.L185:
2335:Core/Src/main.c **** 
2336:Core/Src/main.c ****   if (phrase >= 2U && ((s % 32U) == 12U || (s % 32U) == 28U)) clap = 1;
 2399              		.loc 1 2336 3 is_stmt 1 view .LVU691
 2400              		.loc 1 2336 6 is_stmt 0 view .LVU692
 2401 0184 BBB1     		cbz	r3, .L231
 2402              		.loc 1 2336 27 discriminator 1 view .LVU693
 2403 0186 01F01F03 		and	r3, r1, #31
 2404              		.loc 1 2336 20 discriminator 1 view .LVU694
 2405 018a 0C2B     		cmp	r3, #12
 2406 018c 24D0     		beq	.L232
 2407              		.loc 1 2336 41 discriminator 3 view .LVU695
 2408 018e 1C2B     		cmp	r3, #28
 2409 0190 25D0     		beq	.L233
2314:Core/Src/main.c **** 
 2410              		.loc 1 2314 11 view .LVU696
 2411 0192 0023     		movs	r3, #0
 2412 0194 0193     		str	r3, [sp, #4]
 2413 0196 10E0     		b	.L187
 2414              	.LVL244:
 2415              	.L252:
2332:Core/Src/main.c ****   if (phrase >= 5U && step16 == 10U) oh = 1;
 2416              		.loc 1 2332 53 discriminator 5 view .LVU697
 2417 0198 0120     		movs	r0, #1
 2418 019a 0090     		str	r0, [sp]
 2419 019c EAE7     		b	.L184
 2420              	.LVL245:
 2421              	.L227:
2332:Core/Src/main.c ****   if (phrase >= 5U && step16 == 10U) oh = 1;
 2422              		.loc 1 2332 53 discriminator 5 view .LVU698
 2423 019e 0120     		movs	r0, #1
 2424 01a0 0090     		str	r0, [sp]
 2425 01a2 E7E7     		b	.L184
 2426              	.L228:
 2427 01a4 0120     		movs	r0, #1
 2428 01a6 0090     		str	r0, [sp]
 2429 01a8 E4E7     		b	.L184
 2430              	.LVL246:
 2431              	.L253:
2333:Core/Src/main.c ****   if (phrase >= 6U && step16 == 6U) oh = 1;
 2432              		.loc 1 2333 41 discriminator 2 view .LVU699
 2433 01aa 0120     		movs	r0, #1
 2434 01ac 0090     		str	r0, [sp]
 2435              	.LVL247:
2333:Core/Src/main.c ****   if (phrase >= 6U && step16 == 6U) oh = 1;
 2436              		.loc 1 2333 41 discriminator 2 view .LVU700
 2437 01ae E5E7     		b	.L186
 2438              	.LVL248:
 2439              	.L254:
2334:Core/Src/main.c **** 
 2440              		.loc 1 2334 40 discriminator 2 view .LVU701
 2441 01b0 0120     		movs	r0, #1
 2442 01b2 0090     		str	r0, [sp]
 2443              	.LVL249:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 105


2334:Core/Src/main.c **** 
 2444              		.loc 1 2334 40 discriminator 2 view .LVU702
 2445 01b4 E6E7     		b	.L185
 2446              	.LVL250:
 2447              	.L231:
2314:Core/Src/main.c **** 
 2448              		.loc 1 2314 11 view .LVU703
 2449 01b6 0023     		movs	r3, #0
 2450 01b8 0193     		str	r3, [sp, #4]
 2451              	.L187:
 2452              	.LVL251:
2337:Core/Src/main.c ****   if (phrase >= 5U && (step16 == 12U || step16 == 13U)) clap = 1;
 2453              		.loc 1 2337 3 is_stmt 1 view .LVU704
 2454              		.loc 1 2337 6 is_stmt 0 view .LVU705
 2455 01ba 042C     		cmp	r4, #4
 2456 01bc 03D9     		bls	.L188
 2457              		.loc 1 2337 38 discriminator 1 view .LVU706
 2458 01be A5F10C03 		sub	r3, r5, #12
 2459              		.loc 1 2337 20 discriminator 1 view .LVU707
 2460 01c2 012B     		cmp	r3, #1
 2461 01c4 0ED9     		bls	.L255
 2462              	.LVL252:
 2463              	.L188:
2338:Core/Src/main.c **** 
2339:Core/Src/main.c ****   int32_t seqGain = g_seqVolume;
 2464              		.loc 1 2339 3 is_stmt 1 view .LVU708
 2465              		.loc 1 2339 11 is_stmt 0 view .LVU709
 2466 01c6 2D4B     		ldr	r3, .L263+20
 2467 01c8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2468 01ca DEB2     		uxtb	r6, r3
 2469              	.LVL253:
2340:Core/Src/main.c ****   if (seqGain < 10) seqGain = 10;
 2470              		.loc 1 2340 3 is_stmt 1 view .LVU710
 2471              		.loc 1 2340 6 is_stmt 0 view .LVU711
 2472 01cc 092B     		cmp	r3, #9
 2473 01ce 0CDD     		ble	.L235
2341:Core/Src/main.c ****   if (seqGain > 200) seqGain = 200;
 2474              		.loc 1 2341 3 is_stmt 1 view .LVU712
 2475              		.loc 1 2341 6 is_stmt 0 view .LVU713
 2476 01d0 C82E     		cmp	r6, #200
 2477 01d2 0BDD     		ble	.L189
 2478              		.loc 1 2341 30 discriminator 1 view .LVU714
 2479 01d4 C826     		movs	r6, #200
 2480              	.LVL254:
 2481              		.loc 1 2341 30 discriminator 1 view .LVU715
 2482 01d6 09E0     		b	.L189
 2483              	.LVL255:
 2484              	.L232:
2336:Core/Src/main.c ****   if (phrase >= 5U && (step16 == 12U || step16 == 13U)) clap = 1;
 2485              		.loc 1 2336 68 discriminator 4 view .LVU716
 2486 01d8 0123     		movs	r3, #1
 2487 01da 0193     		str	r3, [sp, #4]
 2488 01dc EDE7     		b	.L187
 2489              	.L233:
 2490 01de 0123     		movs	r3, #1
 2491 01e0 0193     		str	r3, [sp, #4]
 2492 01e2 EAE7     		b	.L187
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 106


 2493              	.LVL256:
 2494              	.L255:
2337:Core/Src/main.c **** 
 2495              		.loc 1 2337 62 discriminator 2 view .LVU717
 2496 01e4 0123     		movs	r3, #1
 2497 01e6 0193     		str	r3, [sp, #4]
 2498              	.LVL257:
2337:Core/Src/main.c **** 
 2499              		.loc 1 2337 62 discriminator 2 view .LVU718
 2500 01e8 EDE7     		b	.L188
 2501              	.LVL258:
 2502              	.L235:
2340:Core/Src/main.c ****   if (seqGain > 200) seqGain = 200;
 2503              		.loc 1 2340 29 discriminator 1 view .LVU719
 2504 01ea 0A26     		movs	r6, #10
 2505              	.LVL259:
 2506              	.L189:
2342:Core/Src/main.c ****   seqGain = (seqGain * g_abSeqTrimQ8) >> 8;
 2507              		.loc 1 2342 3 is_stmt 1 view .LVU720
 2508              		.loc 1 2342 22 is_stmt 0 view .LVU721
 2509 01ec 244B     		ldr	r3, .L263+24
 2510 01ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2511 01f0 03FB06F6 		mul	r6, r3, r6
 2512              	.LVL260:
 2513              		.loc 1 2342 11 view .LVU722
 2514 01f4 3612     		asrs	r6, r6, #8
 2515              	.LVL261:
2343:Core/Src/main.c **** 
2344:Core/Src/main.c ****   if (kick)  TriggerVoice(0, (int16_t)((29491 * seqGain * g_trackVolume[0]) / 10000), 0);
 2516              		.loc 1 2344 3 is_stmt 1 view .LVU723
 2517              		.loc 1 2344 6 is_stmt 0 view .LVU724
 2518 01f6 62B9     		cbnz	r2, .L256
 2519              	.L190:
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2520              		.loc 1 2345 3 is_stmt 1 view .LVU725
 2521              		.loc 1 2345 6 is_stmt 0 view .LVU726
 2522 01f8 BAF1000F 		cmp	r10, #0
 2523 01fc 1DD1     		bne	.L257
 2524              	.L191:
2346:Core/Src/main.c ****   if (ch)    TriggerVoice(2, (int16_t)((((step16 == 0U || step16 == 8U) ? 17500 : 15800) * seqGain 
 2525              		.loc 1 2346 3 is_stmt 1 view .LVU727
 2526              		.loc 1 2346 6 is_stmt 0 view .LVU728
 2527 01fe B9F1000F 		cmp	r9, #0
 2528 0202 5AD0     		beq	.L192
 2529              		.loc 1 2346 14 is_stmt 1 discriminator 1 view .LVU729
 2530              		.loc 1 2346 81 is_stmt 0 discriminator 1 view .LVU730
 2531 0204 002D     		cmp	r5, #0
 2532 0206 41D0     		beq	.L237
 2533              		.loc 1 2346 56 discriminator 3 view .LVU731
 2534 0208 082D     		cmp	r5, #8
 2535 020a 2AD0     		beq	.L258
 2536              		.loc 1 2346 81 discriminator 5 view .LVU732
 2537 020c 43F6B851 		movw	r1, #15800
 2538 0210 3EE0     		b	.L193
 2539              	.L256:
2344:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2540              		.loc 1 2344 14 is_stmt 1 discriminator 1 view .LVU733
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 107


2344:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2541              		.loc 1 2344 72 is_stmt 0 discriminator 1 view .LVU734
 2542 0212 1C4B     		ldr	r3, .L263+28
 2543 0214 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
2344:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2544              		.loc 1 2344 57 discriminator 1 view .LVU735
 2545 0216 06FB01F1 		mul	r1, r6, r1
 2546 021a 47F23333 		movw	r3, #29491
 2547 021e 03FB01F1 		mul	r1, r3, r1
2344:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2548              		.loc 1 2344 77 discriminator 1 view .LVU736
 2549 0222 194B     		ldr	r3, .L263+32
 2550 0224 83FB0123 		smull	r2, r3, r3, r1
 2551 0228 C917     		asrs	r1, r1, #31
 2552 022a C1EB2331 		rsb	r1, r1, r3, asr #12
2344:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2553              		.loc 1 2344 14 discriminator 1 view .LVU737
 2554 022e 0022     		movs	r2, #0
 2555 0230 09B2     		sxth	r1, r1
 2556 0232 1046     		mov	r0, r2
 2557 0234 FFF7FEFF 		bl	TriggerVoice
 2558              	.LVL262:
 2559 0238 DEE7     		b	.L190
 2560              	.L257:
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2561              		.loc 1 2345 14 is_stmt 1 discriminator 1 view .LVU738
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2562              		.loc 1 2345 72 is_stmt 0 discriminator 1 view .LVU739
 2563 023a 124B     		ldr	r3, .L263+28
 2564 023c 5978     		ldrb	r1, [r3, #1]	@ zero_extendqisi2
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2565              		.loc 1 2345 57 discriminator 1 view .LVU740
 2566 023e 06FB01F1 		mul	r1, r6, r1
 2567 0242 46F26663 		movw	r3, #26214
 2568 0246 03FB01F1 		mul	r1, r3, r1
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2569              		.loc 1 2345 77 discriminator 1 view .LVU741
 2570 024a 0F4B     		ldr	r3, .L263+32
 2571 024c 83FB0123 		smull	r2, r3, r3, r1
 2572 0250 C917     		asrs	r1, r1, #31
 2573 0252 C1EB2331 		rsb	r1, r1, r3, asr #12
2345:Core/Src/main.c ****   if (snare) TriggerVoice(1, (int16_t)((26214 * seqGain * g_trackVolume[1]) / 10000), 0);
 2574              		.loc 1 2345 14 discriminator 1 view .LVU742
 2575 0256 0022     		movs	r2, #0
 2576 0258 09B2     		sxth	r1, r1
 2577 025a 0120     		movs	r0, #1
 2578 025c FFF7FEFF 		bl	TriggerVoice
 2579              	.LVL263:
 2580 0260 CDE7     		b	.L191
 2581              	.L258:
 2582              		.loc 1 2346 81 discriminator 4 view .LVU743
 2583 0262 44F25C41 		movw	r1, #17500
 2584 0266 13E0     		b	.L193
 2585              	.L264:
 2586              		.align	2
 2587              	.L263:
 2588 0268 00000000 		.word	g_step
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 108


 2589 026c 00000000 		.word	g_songStep
 2590 0270 00000000 		.word	g_fxFlangerOn
 2591 0274 00000000 		.word	g_fxReverbBoost
 2592 0278 00000000 		.word	g_fxSparkleOn
 2593 027c 00000000 		.word	g_seqVolume
 2594 0280 00000000 		.word	g_abSeqTrimQ8
 2595 0284 00000000 		.word	g_trackVolume
 2596 0288 AD8BDB68 		.word	1759218605
 2597              	.L237:
 2598              		.loc 1 2346 81 discriminator 4 view .LVU744
 2599 028c 44F25C41 		movw	r1, #17500
 2600              	.L193:
 2601              		.loc 1 2346 90 discriminator 7 view .LVU745
 2602 0290 06FB01F1 		mul	r1, r6, r1
 2603              		.loc 1 2346 115 discriminator 7 view .LVU746
 2604 0294 534B     		ldr	r3, .L265
 2605 0296 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 2606              		.loc 1 2346 100 discriminator 7 view .LVU747
 2607 0298 03FB01F1 		mul	r1, r3, r1
 2608              		.loc 1 2346 120 discriminator 7 view .LVU748
 2609 029c 524B     		ldr	r3, .L265+4
 2610 029e 83FB0123 		smull	r2, r3, r3, r1
 2611 02a2 C917     		asrs	r1, r1, #31
 2612 02a4 C1EB2331 		rsb	r1, r1, r3, asr #12
 2613              		.loc 1 2346 14 discriminator 7 view .LVU749
 2614 02a8 09B2     		sxth	r1, r1
 2615 02aa 1BF0010F 		tst	fp, #1
 2616 02ae 3BD0     		beq	.L239
 2617              		.loc 1 2346 14 discriminator 8 view .LVU750
 2618 02b0 6FF00B02 		mvn	r2, #11
 2619              	.L194:
 2620              		.loc 1 2346 14 discriminator 11 view .LVU751
 2621 02b4 0220     		movs	r0, #2
 2622 02b6 FFF7FEFF 		bl	TriggerVoice
 2623              	.LVL264:
 2624              	.L192:
2347:Core/Src/main.c ****   if (oh)    TriggerVoice(3, (int16_t)((19661 * seqGain * g_trackVolume[3]) / 10000), (phrase >= 4U
 2625              		.loc 1 2347 3 is_stmt 1 view .LVU752
 2626              		.loc 1 2347 6 is_stmt 0 view .LVU753
 2627 02ba 009B     		ldr	r3, [sp]
 2628 02bc ABB1     		cbz	r3, .L195
 2629              		.loc 1 2347 14 is_stmt 1 discriminator 1 view .LVU754
 2630              		.loc 1 2347 72 is_stmt 0 discriminator 1 view .LVU755
 2631 02be 494B     		ldr	r3, .L265
 2632 02c0 D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 2633              		.loc 1 2347 57 discriminator 1 view .LVU756
 2634 02c2 06FB01F1 		mul	r1, r6, r1
 2635 02c6 44F6CD43 		movw	r3, #19661
 2636 02ca 03FB01F1 		mul	r1, r3, r1
 2637              		.loc 1 2347 77 discriminator 1 view .LVU757
 2638 02ce 464B     		ldr	r3, .L265+4
 2639 02d0 83FB0123 		smull	r2, r3, r3, r1
 2640 02d4 C917     		asrs	r1, r1, #31
 2641 02d6 C1EB2331 		rsb	r1, r1, r3, asr #12
 2642              		.loc 1 2347 14 discriminator 1 view .LVU758
 2643 02da 09B2     		sxth	r1, r1
 2644 02dc B8F1000F 		cmp	r8, #0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 109


 2645 02e0 25D0     		beq	.L240
 2646              		.loc 1 2347 14 discriminator 2 view .LVU759
 2647 02e2 1822     		movs	r2, #24
 2648              	.L196:
 2649              		.loc 1 2347 14 discriminator 5 view .LVU760
 2650 02e4 0320     		movs	r0, #3
 2651 02e6 FFF7FEFF 		bl	TriggerVoice
 2652              	.LVL265:
 2653              	.L195:
2348:Core/Src/main.c ****   if (clap)  TriggerVoice(4, (int16_t)((22937 * seqGain * g_trackVolume[4]) / 10000), 0);
 2654              		.loc 1 2348 3 is_stmt 1 view .LVU761
 2655              		.loc 1 2348 6 is_stmt 0 view .LVU762
 2656 02ea 019B     		ldr	r3, [sp, #4]
 2657 02ec 0BBB     		cbnz	r3, .L259
 2658              	.LVL266:
 2659              	.L197:
2349:Core/Src/main.c **** 
2350:Core/Src/main.c ****   if (g_fxSparkleOn && (step16 == 15U))
 2660              		.loc 1 2350 3 is_stmt 1 view .LVU763
 2661              		.loc 1 2350 7 is_stmt 0 view .LVU764
 2662 02ee 3F4B     		ldr	r3, .L265+8
 2663 02f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2664              		.loc 1 2350 6 view .LVU765
 2665 02f2 0BB1     		cbz	r3, .L198
 2666              		.loc 1 2350 21 discriminator 1 view .LVU766
 2667 02f4 0F2D     		cmp	r5, #15
 2668 02f6 30D0     		beq	.L260
 2669              	.L198:
2351:Core/Src/main.c ****   {
2352:Core/Src/main.c ****     TriggerVoice(2, 13500, -36);
2353:Core/Src/main.c ****     TriggerVoice(2, 13500, 36);
2354:Core/Src/main.c ****   }
2355:Core/Src/main.c **** 
2356:Core/Src/main.c ****   if ((phrase >= 4U) && (s == 62U || s == 63U))
 2670              		.loc 1 2356 3 is_stmt 1 view .LVU767
 2671              		.loc 1 2356 6 is_stmt 0 view .LVU768
 2672 02f8 B8F1000F 		cmp	r8, #0
 2673 02fc 02D0     		beq	.L199
 2674              		.loc 1 2356 35 discriminator 1 view .LVU769
 2675 02fe 3E3F     		subs	r7, r7, #62
 2676              	.LVL267:
 2677              		.loc 1 2356 22 discriminator 1 view .LVU770
 2678 0300 012F     		cmp	r7, #1
 2679 0302 38D9     		bls	.L261
 2680              	.LVL268:
 2681              	.L199:
2357:Core/Src/main.c ****   {
2358:Core/Src/main.c ****     TriggerVoice(2, 14500, -25);
2359:Core/Src/main.c ****     TriggerVoice(2, 14500, 25);
2360:Core/Src/main.c ****     TriggerVoice(3, 17000, -40);
2361:Core/Src/main.c ****     TriggerVoice(3, 17000, 40);
2362:Core/Src/main.c ****     TriggerVoice(4, 22000, 0);
2363:Core/Src/main.c ****   }
2364:Core/Src/main.c **** 
2365:Core/Src/main.c ****   if ((phrase == 6U || phrase == 7U) && (s % 16U) == 15U)
 2682              		.loc 1 2365 3 is_stmt 1 view .LVU771
 2683              		.loc 1 2365 21 is_stmt 0 view .LVU772
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 110


 2684 0304 063C     		subs	r4, r4, #6
 2685              	.LVL269:
 2686              		.loc 1 2365 6 view .LVU773
 2687 0306 012C     		cmp	r4, #1
 2688 0308 56D9     		bls	.L262
 2689              	.L200:
2366:Core/Src/main.c ****   {
2367:Core/Src/main.c ****     TriggerVoice(0, 25000, 0);
2368:Core/Src/main.c ****     TriggerVoice(1, 22000, -12);
2369:Core/Src/main.c ****     TriggerVoice(1, 22000, 12);
2370:Core/Src/main.c ****   }
2371:Core/Src/main.c **** 
2372:Core/Src/main.c ****   g_step = (g_step + 1U) % TOTAL_STEPS;
 2690              		.loc 1 2372 3 is_stmt 1 view .LVU774
 2691              		.loc 1 2372 20 is_stmt 0 view .LVU775
 2692 030a 394A     		ldr	r2, .L265+12
 2693 030c 1368     		ldr	r3, [r2]
 2694 030e 0133     		adds	r3, r3, #1
 2695              		.loc 1 2372 26 view .LVU776
 2696 0310 03F03F03 		and	r3, r3, #63
 2697              		.loc 1 2372 10 view .LVU777
 2698 0314 1360     		str	r3, [r2]
2373:Core/Src/main.c ****   g_songStep = (g_songStep + 1U) % ARR_STEPS;
 2699              		.loc 1 2373 3 is_stmt 1 view .LVU778
 2700              		.loc 1 2373 28 is_stmt 0 view .LVU779
 2701 0316 374A     		ldr	r2, .L265+16
 2702 0318 1368     		ldr	r3, [r2]
 2703 031a 0133     		adds	r3, r3, #1
 2704              		.loc 1 2373 34 view .LVU780
 2705 031c C3F30803 		ubfx	r3, r3, #0, #9
 2706              		.loc 1 2373 14 view .LVU781
 2707 0320 1360     		str	r3, [r2]
2374:Core/Src/main.c **** }
 2708              		.loc 1 2374 1 view .LVU782
 2709 0322 03B0     		add	sp, sp, #12
 2710              	.LCFI14:
 2711              		.cfi_remember_state
 2712              		.cfi_def_cfa_offset 36
 2713              	.LVL270:
 2714              		.loc 1 2374 1 view .LVU783
 2715              		@ sp needed
 2716 0324 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2717              	.LVL271:
 2718              	.L239:
 2719              	.LCFI15:
 2720              		.cfi_restore_state
2346:Core/Src/main.c ****   if (oh)    TriggerVoice(3, (int16_t)((19661 * seqGain * g_trackVolume[3]) / 10000), (phrase >= 4U
 2721              		.loc 1 2346 14 discriminator 9 view .LVU784
 2722 0328 6FF00402 		mvn	r2, #4
 2723 032c C2E7     		b	.L194
 2724              	.L240:
2347:Core/Src/main.c ****   if (clap)  TriggerVoice(4, (int16_t)((22937 * seqGain * g_trackVolume[4]) / 10000), 0);
 2725              		.loc 1 2347 14 discriminator 3 view .LVU785
 2726 032e 0C22     		movs	r2, #12
 2727 0330 D8E7     		b	.L196
 2728              	.L259:
2348:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 111


 2729              		.loc 1 2348 14 is_stmt 1 discriminator 1 view .LVU786
2348:Core/Src/main.c **** 
 2730              		.loc 1 2348 72 is_stmt 0 discriminator 1 view .LVU787
 2731 0332 2C4B     		ldr	r3, .L265
 2732 0334 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
2348:Core/Src/main.c **** 
 2733              		.loc 1 2348 57 discriminator 1 view .LVU788
 2734 0336 03FB06F6 		mul	r6, r3, r6
 2735              	.LVL272:
2348:Core/Src/main.c **** 
 2736              		.loc 1 2348 57 discriminator 1 view .LVU789
 2737 033a 45F69913 		movw	r3, #22937
 2738 033e 03FB06F6 		mul	r6, r3, r6
2348:Core/Src/main.c **** 
 2739              		.loc 1 2348 77 discriminator 1 view .LVU790
 2740 0342 294B     		ldr	r3, .L265+4
 2741 0344 83FB0623 		smull	r2, r3, r3, r6
 2742 0348 F617     		asrs	r6, r6, #31
 2743 034a C6EB2331 		rsb	r1, r6, r3, asr #12
2348:Core/Src/main.c **** 
 2744              		.loc 1 2348 14 discriminator 1 view .LVU791
 2745 034e 0022     		movs	r2, #0
 2746 0350 09B2     		sxth	r1, r1
 2747 0352 0420     		movs	r0, #4
 2748 0354 FFF7FEFF 		bl	TriggerVoice
 2749              	.LVL273:
 2750 0358 C9E7     		b	.L197
 2751              	.L260:
2352:Core/Src/main.c ****     TriggerVoice(2, 13500, 36);
 2752              		.loc 1 2352 5 is_stmt 1 view .LVU792
 2753 035a 6FF02302 		mvn	r2, #35
 2754 035e 43F2BC41 		movw	r1, #13500
 2755 0362 0220     		movs	r0, #2
 2756 0364 FFF7FEFF 		bl	TriggerVoice
 2757              	.LVL274:
2353:Core/Src/main.c ****   }
 2758              		.loc 1 2353 5 view .LVU793
 2759 0368 2422     		movs	r2, #36
 2760 036a 43F2BC41 		movw	r1, #13500
 2761 036e 0220     		movs	r0, #2
 2762 0370 FFF7FEFF 		bl	TriggerVoice
 2763              	.LVL275:
 2764 0374 C0E7     		b	.L198
 2765              	.LVL276:
 2766              	.L261:
2358:Core/Src/main.c ****     TriggerVoice(2, 14500, 25);
 2767              		.loc 1 2358 5 view .LVU794
 2768 0376 6FF01802 		mvn	r2, #24
 2769 037a 43F6A401 		movw	r1, #14500
 2770 037e 0220     		movs	r0, #2
 2771 0380 FFF7FEFF 		bl	TriggerVoice
 2772              	.LVL277:
2359:Core/Src/main.c ****     TriggerVoice(3, 17000, -40);
 2773              		.loc 1 2359 5 view .LVU795
 2774 0384 1922     		movs	r2, #25
 2775 0386 43F6A401 		movw	r1, #14500
 2776 038a 0220     		movs	r0, #2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 112


 2777 038c FFF7FEFF 		bl	TriggerVoice
 2778              	.LVL278:
2360:Core/Src/main.c ****     TriggerVoice(3, 17000, 40);
 2779              		.loc 1 2360 5 view .LVU796
 2780 0390 6FF02702 		mvn	r2, #39
 2781 0394 44F26821 		movw	r1, #17000
 2782 0398 0320     		movs	r0, #3
 2783 039a FFF7FEFF 		bl	TriggerVoice
 2784              	.LVL279:
2361:Core/Src/main.c ****     TriggerVoice(4, 22000, 0);
 2785              		.loc 1 2361 5 view .LVU797
 2786 039e 2822     		movs	r2, #40
 2787 03a0 44F26821 		movw	r1, #17000
 2788 03a4 0320     		movs	r0, #3
 2789 03a6 FFF7FEFF 		bl	TriggerVoice
 2790              	.LVL280:
2362:Core/Src/main.c ****   }
 2791              		.loc 1 2362 5 view .LVU798
 2792 03aa 0022     		movs	r2, #0
 2793 03ac 45F2F051 		movw	r1, #22000
 2794 03b0 0420     		movs	r0, #4
 2795 03b2 FFF7FEFF 		bl	TriggerVoice
 2796              	.LVL281:
 2797 03b6 A5E7     		b	.L199
 2798              	.LVL282:
 2799              	.L262:
2365:Core/Src/main.c ****   {
 2800              		.loc 1 2365 38 is_stmt 0 discriminator 1 view .LVU799
 2801 03b8 0F2D     		cmp	r5, #15
 2802 03ba A6D1     		bne	.L200
2367:Core/Src/main.c ****     TriggerVoice(1, 22000, -12);
 2803              		.loc 1 2367 5 is_stmt 1 view .LVU800
 2804 03bc 0022     		movs	r2, #0
 2805 03be 46F2A811 		movw	r1, #25000
 2806 03c2 1046     		mov	r0, r2
 2807 03c4 FFF7FEFF 		bl	TriggerVoice
 2808              	.LVL283:
2368:Core/Src/main.c ****     TriggerVoice(1, 22000, 12);
 2809              		.loc 1 2368 5 view .LVU801
 2810 03c8 6FF00B02 		mvn	r2, #11
 2811 03cc 45F2F051 		movw	r1, #22000
 2812 03d0 0120     		movs	r0, #1
 2813 03d2 FFF7FEFF 		bl	TriggerVoice
 2814              	.LVL284:
2369:Core/Src/main.c ****   }
 2815              		.loc 1 2369 5 view .LVU802
 2816 03d6 0C22     		movs	r2, #12
 2817 03d8 45F2F051 		movw	r1, #22000
 2818 03dc 0120     		movs	r0, #1
 2819 03de FFF7FEFF 		bl	TriggerVoice
 2820              	.LVL285:
 2821 03e2 92E7     		b	.L200
 2822              	.L266:
 2823              		.align	2
 2824              	.L265:
 2825 03e4 00000000 		.word	g_trackVolume
 2826 03e8 AD8BDB68 		.word	1759218605
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 113


 2827 03ec 00000000 		.word	g_fxSparkleOn
 2828 03f0 00000000 		.word	g_step
 2829 03f4 00000000 		.word	g_songStep
 2830              		.cfi_endproc
 2831              	.LFE181:
 2833              		.section	.text.RenderDemoBuffer,"ax",%progbits
 2834              		.align	1
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2839              	RenderDemoBuffer:
 2840              	.LVL286:
 2841              	.LFB182:
2375:Core/Src/main.c **** 
2376:Core/Src/main.c **** static void RenderDemoBuffer(uint16_t *dst, uint32_t words)
2377:Core/Src/main.c **** {
 2842              		.loc 1 2377 1 view -0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 24
 2845              		@ frame_needed = 0, uses_anonymous_args = 0
 2846              		.loc 1 2377 1 is_stmt 0 view .LVU804
 2847 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2848              	.LCFI16:
 2849              		.cfi_def_cfa_offset 36
 2850              		.cfi_offset 4, -36
 2851              		.cfi_offset 5, -32
 2852              		.cfi_offset 6, -28
 2853              		.cfi_offset 7, -24
 2854              		.cfi_offset 8, -20
 2855              		.cfi_offset 9, -16
 2856              		.cfi_offset 10, -12
 2857              		.cfi_offset 11, -8
 2858              		.cfi_offset 14, -4
 2859 0004 89B0     		sub	sp, sp, #36
 2860              	.LCFI17:
 2861              		.cfi_def_cfa_offset 72
 2862 0006 0746     		mov	r7, r0
2378:Core/Src/main.c ****   g_masterPeakQ15 = (uint16_t)((g_masterPeakQ15 * 240U) >> 8);
 2863              		.loc 1 2378 3 is_stmt 1 view .LVU805
 2864              		.loc 1 2378 49 is_stmt 0 view .LVU806
 2865 0008 904A     		ldr	r2, .L389
 2866 000a 1388     		ldrh	r3, [r2]
 2867 000c 9BB2     		uxth	r3, r3
 2868 000e C3EB0313 		rsb	r3, r3, r3, lsl #4
 2869              		.loc 1 2378 21 view .LVU807
 2870 0012 C3F30F13 		ubfx	r3, r3, #4, #16
 2871              		.loc 1 2378 19 view .LVU808
 2872 0016 1380     		strh	r3, [r2]	@ movhi
2379:Core/Src/main.c ****   for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++)
 2873              		.loc 1 2379 3 is_stmt 1 view .LVU809
 2874              	.LBB41:
 2875              		.loc 1 2379 8 view .LVU810
 2876              	.LVL287:
 2877              		.loc 1 2379 17 is_stmt 0 view .LVU811
 2878 0018 0022     		movs	r2, #0
 2879              		.loc 1 2379 3 view .LVU812
 2880 001a 0AE0     		b	.L268
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 114


 2881              	.LVL288:
 2882              	.L269:
2380:Core/Src/main.c ****     g_trackPeakQ15[t] = (uint16_t)((g_trackPeakQ15[t] * 240U) >> 8);
 2883              		.loc 1 2380 5 is_stmt 1 view .LVU813
 2884              		.loc 1 2380 51 is_stmt 0 view .LVU814
 2885 001c 8C48     		ldr	r0, .L389+4
 2886 001e 30F81230 		ldrh	r3, [r0, r2, lsl #1]
 2887 0022 9BB2     		uxth	r3, r3
 2888              		.loc 1 2380 55 view .LVU815
 2889 0024 C3EB0313 		rsb	r3, r3, r3, lsl #4
 2890              		.loc 1 2380 25 view .LVU816
 2891 0028 C3F30F13 		ubfx	r3, r3, #4, #16
 2892              		.loc 1 2380 23 view .LVU817
 2893 002c 20F81230 		strh	r3, [r0, r2, lsl #1]	@ movhi
2379:Core/Src/main.c ****   for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++)
 2894              		.loc 1 2379 47 is_stmt 1 discriminator 3 view .LVU818
 2895 0030 0132     		adds	r2, r2, #1
 2896              	.LVL289:
 2897              	.L268:
2379:Core/Src/main.c ****   for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++)
 2898              		.loc 1 2379 26 discriminator 1 view .LVU819
 2899 0032 0F2A     		cmp	r2, #15
 2900 0034 F2D9     		bls	.L269
 2901              	.LBE41:
2381:Core/Src/main.c ****   uint32_t frames = words / 2U;
 2902              		.loc 1 2381 3 view .LVU820
 2903              		.loc 1 2381 12 is_stmt 0 view .LVU821
 2904 0036 4B08     		lsrs	r3, r1, #1
 2905 0038 0793     		str	r3, [sp, #28]
 2906              	.LVL290:
2382:Core/Src/main.c ****   for (uint32_t i = 0; i < frames; i++)
 2907              		.loc 1 2382 3 is_stmt 1 view .LVU822
 2908              	.LBB42:
 2909              		.loc 1 2382 8 view .LVU823
 2910              		.loc 1 2382 17 is_stmt 0 view .LVU824
 2911 003a 4FF0000B 		mov	fp, #0
 2912 003e CDF810B0 		str	fp, [sp, #16]
 2913 0042 BA46     		mov	r10, r7
 2914              		.loc 1 2382 3 view .LVU825
 2915 0044 00F082BD 		b	.L270
 2916              	.LVL291:
 2917              	.L388:
 2918              	.LBB43:
 2919              	.LBB44:
2383:Core/Src/main.c ****   {
2384:Core/Src/main.c ****     if (g_demoSeqEnabled && g_samplesToNextStep == 0)
2385:Core/Src/main.c ****     {
2386:Core/Src/main.c ****       ProcessSequencerStep();
 2920              		.loc 1 2386 7 is_stmt 1 view .LVU826
 2921 0048 FFF7FEFF 		bl	ProcessSequencerStep
 2922              	.LVL292:
2387:Core/Src/main.c ****       uint32_t swing = g_fxSparkleOn ? (g_samplesPerStep / 8U) : (g_samplesPerStep / 12U);
 2923              		.loc 1 2387 7 view .LVU827
 2924              		.loc 1 2387 38 is_stmt 0 view .LVU828
 2925 004c 814B     		ldr	r3, .L389+8
 2926 004e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2927              		.loc 1 2387 64 view .LVU829
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 115


 2928 0050 B3B1     		cbz	r3, .L272
 2929              		.loc 1 2387 58 discriminator 1 view .LVU830
 2930 0052 814B     		ldr	r3, .L389+12
 2931 0054 1B68     		ldr	r3, [r3]
 2932              		.loc 1 2387 64 discriminator 1 view .LVU831
 2933 0056 DB08     		lsrs	r3, r3, #3
 2934              	.L273:
 2935              	.LVL293:
2388:Core/Src/main.c ****       if ((g_step & 1U) != 0U)
 2936              		.loc 1 2388 7 is_stmt 1 view .LVU832
 2937              		.loc 1 2388 19 is_stmt 0 view .LVU833
 2938 0058 804A     		ldr	r2, .L389+16
 2939 005a 1268     		ldr	r2, [r2]
 2940              		.loc 1 2388 10 view .LVU834
 2941 005c 12F0010F 		tst	r2, #1
 2942 0060 15D0     		beq	.L274
2389:Core/Src/main.c ****         g_samplesToNextStep = g_samplesPerStep + swing;
 2943              		.loc 1 2389 9 is_stmt 1 view .LVU835
 2944              		.loc 1 2389 48 is_stmt 0 view .LVU836
 2945 0062 7D4A     		ldr	r2, .L389+12
 2946 0064 1268     		ldr	r2, [r2]
 2947 0066 1344     		add	r3, r3, r2
 2948              	.LVL294:
 2949              		.loc 1 2389 29 view .LVU837
 2950 0068 7D4A     		ldr	r2, .L389+20
 2951 006a 1360     		str	r3, [r2]
 2952              	.L275:
2390:Core/Src/main.c ****       else
2391:Core/Src/main.c ****         g_samplesToNextStep = g_samplesPerStep - swing;
2392:Core/Src/main.c ****       if (g_samplesToNextStep < 8U) g_samplesToNextStep = 8U;
 2953              		.loc 1 2392 7 is_stmt 1 view .LVU838
 2954              		.loc 1 2392 31 is_stmt 0 view .LVU839
 2955 006c 7C4B     		ldr	r3, .L389+20
 2956 006e 1B68     		ldr	r3, [r3]
 2957              		.loc 1 2392 10 view .LVU840
 2958 0070 072B     		cmp	r3, #7
 2959 0072 00F27785 		bhi	.L271
 2960              		.loc 1 2392 37 is_stmt 1 discriminator 1 view .LVU841
 2961              		.loc 1 2392 57 is_stmt 0 discriminator 1 view .LVU842
 2962 0076 7A4B     		ldr	r3, .L389+20
 2963 0078 0822     		movs	r2, #8
 2964 007a 1A60     		str	r2, [r3]
 2965 007c 00F072BD 		b	.L271
 2966              	.LVL295:
 2967              	.L272:
2387:Core/Src/main.c ****       if ((g_step & 1U) != 0U)
 2968              		.loc 1 2387 84 discriminator 2 view .LVU843
 2969 0080 754B     		ldr	r3, .L389+12
 2970 0082 1B68     		ldr	r3, [r3]
2387:Core/Src/main.c ****       if ((g_step & 1U) != 0U)
 2971              		.loc 1 2387 64 discriminator 2 view .LVU844
 2972 0084 774A     		ldr	r2, .L389+24
 2973 0086 A2FB0323 		umull	r2, r3, r2, r3
 2974 008a DB08     		lsrs	r3, r3, #3
 2975 008c E4E7     		b	.L273
 2976              	.LVL296:
 2977              	.L274:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 116


2391:Core/Src/main.c ****       if (g_samplesToNextStep < 8U) g_samplesToNextStep = 8U;
 2978              		.loc 1 2391 9 is_stmt 1 view .LVU845
2391:Core/Src/main.c ****       if (g_samplesToNextStep < 8U) g_samplesToNextStep = 8U;
 2979              		.loc 1 2391 48 is_stmt 0 view .LVU846
 2980 008e 724A     		ldr	r2, .L389+12
 2981 0090 1268     		ldr	r2, [r2]
 2982 0092 D31A     		subs	r3, r2, r3
 2983              	.LVL297:
2391:Core/Src/main.c ****       if (g_samplesToNextStep < 8U) g_samplesToNextStep = 8U;
 2984              		.loc 1 2391 29 view .LVU847
 2985 0094 724A     		ldr	r2, .L389+20
 2986 0096 1360     		str	r3, [r2]
 2987 0098 E8E7     		b	.L275
 2988              	.LVL298:
 2989              	.L376:
2391:Core/Src/main.c ****       if (g_samplesToNextStep < 8U) g_samplesToNextStep = 8U;
 2990              		.loc 1 2391 29 view .LVU848
 2991              	.LBE44:
 2992              	.LBB45:
 2993              	.LBB46:
2393:Core/Src/main.c ****     }
2394:Core/Src/main.c ****     if (g_demoSeqEnabled && g_samplesToNextStep > 0U) g_samplesToNextStep--;
2395:Core/Src/main.c **** 
2396:Core/Src/main.c ****     int32_t mixL = 0;
2397:Core/Src/main.c ****     int32_t mixR = 0;
2398:Core/Src/main.c ****     uint16_t srcPeak = 0;
2399:Core/Src/main.c **** 
2400:Core/Src/main.c ****     for (uint32_t v = 0; v < MAX_VOICES; v++)
2401:Core/Src/main.c ****     {
2402:Core/Src/main.c ****       if (!g_voices[v].active) continue;
2403:Core/Src/main.c ****       InstrumentSample *sm = &g_samples[g_voices[v].inst];
2404:Core/Src/main.c **** 
2405:Core/Src/main.c ****       if (g_voices[v].pos >= sm->length)
2406:Core/Src/main.c ****       {
2407:Core/Src/main.c ****         if (g_padLoopEnabled[g_voices[v].inst])
 2994              		.loc 1 2407 9 is_stmt 1 view .LVU849
 2995              		.loc 1 2407 29 is_stmt 0 view .LVU850
 2996 009a 734B     		ldr	r3, .L389+28
 2997 009c 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 2998              		.loc 1 2407 12 view .LVU851
 2999 009e 2BB1     		cbz	r3, .L279
2408:Core/Src/main.c ****           g_voices[v].pos = 0;
 3000              		.loc 1 2408 11 is_stmt 1 view .LVU852
 3001              		.loc 1 2408 27 is_stmt 0 view .LVU853
 3002 00a0 724B     		ldr	r3, .L389+32
 3003 00a2 03EB0B13 		add	r3, r3, fp, lsl #4
 3004 00a6 0022     		movs	r2, #0
 3005 00a8 5A60     		str	r2, [r3, #4]
 3006 00aa 27E1     		b	.L277
 3007              	.L279:
2409:Core/Src/main.c ****         else
2410:Core/Src/main.c ****           g_voices[v].active = 0;
 3008              		.loc 1 2410 11 is_stmt 1 view .LVU854
 3009              		.loc 1 2410 30 is_stmt 0 view .LVU855
 3010 00ac 4FEA0B13 		lsl	r3, fp, #4
 3011 00b0 6E4A     		ldr	r2, .L389+32
 3012 00b2 0021     		movs	r1, #0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 117


 3013 00b4 D154     		strb	r1, [r2, r3]
2411:Core/Src/main.c ****         continue;
 3014              		.loc 1 2411 9 is_stmt 1 view .LVU856
 3015 00b6 21E1     		b	.L277
 3016              	.LVL299:
 3017              	.L282:
2412:Core/Src/main.c ****       }
2413:Core/Src/main.c **** 
2414:Core/Src/main.c ****       int32_t s = sm->data[g_voices[v].pos];
2415:Core/Src/main.c **** 
2416:Core/Src/main.c ****       if (g_padStutterEnabled[g_voices[v].inst])
2417:Core/Src/main.c ****       {
2418:Core/Src/main.c ****         g_padStutterCount[g_voices[v].inst]++;
2419:Core/Src/main.c ****         if (g_padStutterCount[g_voices[v].inst] >= g_padStutterInterval[g_voices[v].inst])
2420:Core/Src/main.c ****         {
2421:Core/Src/main.c ****           g_padStutterCount[g_voices[v].inst] = 0;
2422:Core/Src/main.c ****           if (g_voices[v].pos > 100U) g_voices[v].pos -= 100U;
2423:Core/Src/main.c ****           else g_voices[v].pos = 0;
 3018              		.loc 1 2423 16 view .LVU857
 3019              		.loc 1 2423 32 is_stmt 0 view .LVU858
 3020 00b8 6C4B     		ldr	r3, .L389+32
 3021 00ba 03EB0B13 		add	r3, r3, fp, lsl #4
 3022 00be 0022     		movs	r2, #0
 3023 00c0 5A60     		str	r2, [r3, #4]
 3024 00c2 5DE1     		b	.L281
 3025              	.LVL300:
 3026              	.L352:
 3027              	.LBB47:
2424:Core/Src/main.c ****         }
2425:Core/Src/main.c ****       }
2426:Core/Src/main.c **** 
2427:Core/Src/main.c ****       uint32_t adv = g_voices[v].step_q12 + g_voices[v].frac_q12;
2428:Core/Src/main.c ****       uint8_t inst = g_voices[v].inst;
2429:Core/Src/main.c **** 
2430:Core/Src/main.c ****       if (g_padScratchActive[inst])
2431:Core/Src/main.c ****       {
2432:Core/Src/main.c ****         uint16_t ph = g_padScratchPhase[inst];
2433:Core/Src/main.c ****         uint16_t tri = (ph < 256U) ? ph : (511U - ph);
 3028              		.loc 1 2433 18 discriminator 2 view .LVU859
 3029 00c4 0A46     		mov	r2, r1
 3030 00c6 6EE1     		b	.L284
 3031              	.LVL301:
 3032              	.L377:
 3033              		.loc 1 2433 18 discriminator 2 view .LVU860
 3034              	.LBE47:
 3035              	.LBB48:
 3036              	.LBB49:
2434:Core/Src/main.c ****         int16_t lfo = (int16_t)tri - 128;
2435:Core/Src/main.c ****         int32_t modQ8 = 256 + ((lfo * (int32_t)g_padScratchDepthQ8[inst]) >> 8);
2436:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
2437:Core/Src/main.c ****         adv = (uint32_t)(((uint64_t)adv * (uint32_t)modQ8) >> 8);
2438:Core/Src/main.c ****         uint16_t step = (uint16_t)(1U + (g_padScratchRateQ8[inst] >> 8));
2439:Core/Src/main.c ****         g_padScratchPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
2440:Core/Src/main.c ****       }
2441:Core/Src/main.c **** 
2442:Core/Src/main.c ****       if (g_padTurnActive[inst])
2443:Core/Src/main.c ****       {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 118


2444:Core/Src/main.c ****         int8_t mode = g_padTurnMode[inst];
2445:Core/Src/main.c ****         if (g_padTurnAuto[inst])
2446:Core/Src/main.c ****         {
2447:Core/Src/main.c ****           uint16_t ph = g_padTurnPhase[inst];
2448:Core/Src/main.c ****           mode = (ph & 0x100U) ? 1 : 0;
2449:Core/Src/main.c ****           uint16_t step = (uint16_t)(1U + (g_padTurnRateQ8[inst] >> 9));
2450:Core/Src/main.c ****           g_padTurnPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
2451:Core/Src/main.c ****         }
2452:Core/Src/main.c **** 
2453:Core/Src/main.c ****         if (mode == 1)
2454:Core/Src/main.c ****         {
2455:Core/Src/main.c ****           uint32_t brakeSamples = ((uint32_t)g_padTurnBrakeMs[inst] * DEMO_SAMPLE_RATE) / 1000U;
 3037              		.loc 1 2455 11 is_stmt 1 view .LVU861
 3038              		.loc 1 2455 62 is_stmt 0 view .LVU862
 3039 00c8 694A     		ldr	r2, .L389+36
 3040              	.LVL302:
 3041              		.loc 1 2455 62 view .LVU863
 3042 00ca 32F81420 		ldrh	r2, [r2, r4, lsl #1]
 3043 00ce 92B2     		uxth	r2, r2
 3044              		.loc 1 2455 69 view .LVU864
 3045 00d0 4AF64441 		movw	r1, #44100
 3046 00d4 01FB02F2 		mul	r2, r1, r2
 3047              		.loc 1 2455 20 view .LVU865
 3048 00d8 6649     		ldr	r1, .L389+40
 3049 00da A1FB0251 		umull	r5, r1, r1, r2
 3050 00de 8909     		lsrs	r1, r1, #6
 3051              	.LVL303:
2456:Core/Src/main.c ****           if (brakeSamples < 32U) brakeSamples = 32U;
 3052              		.loc 1 2456 11 is_stmt 1 view .LVU866
 3053              		.loc 1 2456 14 is_stmt 0 view .LVU867
 3054 00e0 B2F5FA4F 		cmp	r2, #32000
 3055 00e4 00D2     		bcs	.L289
 3056              		.loc 1 2456 48 discriminator 1 view .LVU868
 3057 00e6 2021     		movs	r1, #32
 3058              	.LVL304:
 3059              	.L289:
2457:Core/Src/main.c ****           uint32_t c = g_padTurnCounter[inst]++;
 3060              		.loc 1 2457 11 is_stmt 1 view .LVU869
 3061              		.loc 1 2457 40 is_stmt 0 view .LVU870
 3062 00e8 634D     		ldr	r5, .L389+44
 3063 00ea 35F81420 		ldrh	r2, [r5, r4, lsl #1]
 3064              		.loc 1 2457 46 view .LVU871
 3065 00ee 561C     		adds	r6, r2, #1
 3066 00f0 25F81460 		strh	r6, [r5, r4, lsl #1]	@ movhi
 3067              	.LVL305:
2458:Core/Src/main.c ****           uint32_t envQ8 = (c >= brakeSamples) ? 0U : (255U - ((c * 255U) / brakeSamples));
 3068              		.loc 1 2458 11 is_stmt 1 view .LVU872
 3069              		.loc 1 2458 53 is_stmt 0 view .LVU873
 3070 00f4 9142     		cmp	r1, r2
 3071 00f6 0FD9     		bls	.L355
 3072              		.loc 1 2458 67 discriminator 1 view .LVU874
 3073 00f8 C2EB0222 		rsb	r2, r2, r2, lsl #8
 3074              	.LVL306:
 3075              		.loc 1 2458 75 discriminator 1 view .LVU875
 3076 00fc B2FBF1F2 		udiv	r2, r2, r1
 3077              		.loc 1 2458 53 discriminator 1 view .LVU876
 3078 0100 C2F1FF02 		rsb	r2, r2, #255
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 119


 3079              	.L290:
 3080              	.LVL307:
2459:Core/Src/main.c ****           adv = (uint32_t)(((uint64_t)adv * envQ8) >> 8);
 3081              		.loc 1 2459 11 is_stmt 1 view .LVU877
 3082              		.loc 1 2459 43 is_stmt 0 view .LVU878
 3083 0104 A2FB0323 		umull	r2, r3, r2, r3
 3084              	.LVL308:
 3085              		.loc 1 2459 52 view .LVU879
 3086 0108 120A     		lsrs	r2, r2, #8
 3087 010a 42EA0363 		orr	r3, r2, r3, lsl #24
 3088              	.LVL309:
2460:Core/Src/main.c ****           if (adv < 16U) adv = 16U;
 3089              		.loc 1 2460 11 is_stmt 1 view .LVU880
 3090              		.loc 1 2460 14 is_stmt 0 view .LVU881
 3091 010e 0F2B     		cmp	r3, #15
 3092 0110 00F28981 		bhi	.L286
 3093              		.loc 1 2460 30 discriminator 1 view .LVU882
 3094 0114 1023     		movs	r3, #16
 3095              	.LVL310:
 3096              		.loc 1 2460 30 discriminator 1 view .LVU883
 3097 0116 86E1     		b	.L286
 3098              	.LVL311:
 3099              	.L355:
2458:Core/Src/main.c ****           uint32_t envQ8 = (c >= brakeSamples) ? 0U : (255U - ((c * 255U) / brakeSamples));
 3100              		.loc 1 2458 53 discriminator 2 view .LVU884
 3101 0118 0022     		movs	r2, #0
 3102              	.LVL312:
2458:Core/Src/main.c ****           uint32_t envQ8 = (c >= brakeSamples) ? 0U : (255U - ((c * 255U) / brakeSamples));
 3103              		.loc 1 2458 53 discriminator 2 view .LVU885
 3104 011a F3E7     		b	.L290
 3105              	.LVL313:
 3106              	.L378:
2458:Core/Src/main.c ****           uint32_t envQ8 = (c >= brakeSamples) ? 0U : (255U - ((c * 255U) / brakeSamples));
 3107              		.loc 1 2458 53 discriminator 2 view .LVU886
 3108              	.LBE49:
 3109              	.LBB50:
2461:Core/Src/main.c ****         }
2462:Core/Src/main.c ****         else if (mode == 2)
2463:Core/Src/main.c ****         {
2464:Core/Src/main.c ****           uint32_t backspinSamples = ((uint32_t)g_padTurnBackspinMs[inst] * DEMO_SAMPLE_RATE) / 100
 3110              		.loc 1 2464 11 is_stmt 1 view .LVU887
 3111              		.loc 1 2464 68 is_stmt 0 view .LVU888
 3112 011c 574A     		ldr	r2, .L389+48
 3113              	.LVL314:
 3114              		.loc 1 2464 68 view .LVU889
 3115 011e 32F81420 		ldrh	r2, [r2, r4, lsl #1]
 3116 0122 92B2     		uxth	r2, r2
 3117              		.loc 1 2464 75 view .LVU890
 3118 0124 4AF64441 		movw	r1, #44100
 3119 0128 01FB02F2 		mul	r2, r1, r2
 3120              		.loc 1 2464 20 view .LVU891
 3121 012c 5149     		ldr	r1, .L389+40
 3122 012e A1FB0251 		umull	r5, r1, r1, r2
 3123 0132 8909     		lsrs	r1, r1, #6
 3124              	.LVL315:
2465:Core/Src/main.c ****           if (backspinSamples < 32U) backspinSamples = 32U;
 3125              		.loc 1 2465 11 is_stmt 1 view .LVU892
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 120


 3126              		.loc 1 2465 14 is_stmt 0 view .LVU893
 3127 0134 B2F5FA4F 		cmp	r2, #32000
 3128 0138 00D2     		bcs	.L292
 3129              		.loc 1 2465 54 discriminator 1 view .LVU894
 3130 013a 2021     		movs	r1, #32
 3131              	.LVL316:
 3132              	.L292:
2466:Core/Src/main.c ****           uint32_t c = g_padTurnCounter[inst]++;
 3133              		.loc 1 2466 11 is_stmt 1 view .LVU895
 3134              		.loc 1 2466 40 is_stmt 0 view .LVU896
 3135 013c 4E4A     		ldr	r2, .L389+44
 3136 013e 32F81450 		ldrh	r5, [r2, r4, lsl #1]
 3137              		.loc 1 2466 46 view .LVU897
 3138 0142 6E1C     		adds	r6, r5, #1
 3139 0144 22F81460 		strh	r6, [r2, r4, lsl #1]	@ movhi
 3140              	.LVL317:
2467:Core/Src/main.c ****           if ((c % 3U) == 0U && g_voices[v].pos > 0U) g_voices[v].pos--;
 3141              		.loc 1 2467 11 is_stmt 1 view .LVU898
 3142              		.loc 1 2467 18 is_stmt 0 view .LVU899
 3143 0148 464A     		ldr	r2, .L389+24
 3144 014a A2FB0562 		umull	r6, r2, r2, r5
 3145 014e 5208     		lsrs	r2, r2, #1
 3146 0150 02EB4202 		add	r2, r2, r2, lsl #1
 3147              		.loc 1 2467 14 view .LVU900
 3148 0154 9542     		cmp	r5, r2
 3149 0156 09D1     		bne	.L293
 3150              		.loc 1 2467 44 discriminator 1 view .LVU901
 3151 0158 444A     		ldr	r2, .L389+32
 3152 015a 02EB0B12 		add	r2, r2, fp, lsl #4
 3153 015e 5268     		ldr	r2, [r2, #4]
 3154              		.loc 1 2467 30 discriminator 1 view .LVU902
 3155 0160 22B1     		cbz	r2, .L293
 3156              		.loc 1 2467 55 is_stmt 1 discriminator 2 view .LVU903
 3157              		.loc 1 2467 70 is_stmt 0 discriminator 2 view .LVU904
 3158 0162 424E     		ldr	r6, .L389+32
 3159 0164 06EB0B16 		add	r6, r6, fp, lsl #4
 3160 0168 013A     		subs	r2, r2, #1
 3161 016a 7260     		str	r2, [r6, #4]
 3162              	.L293:
2468:Core/Src/main.c ****           if (c >= backspinSamples) g_padTurnCounter[inst] = 0U;
 3163              		.loc 1 2468 11 is_stmt 1 view .LVU905
 3164              		.loc 1 2468 14 is_stmt 0 view .LVU906
 3165 016c A942     		cmp	r1, r5
 3166 016e 03D8     		bhi	.L294
 3167              		.loc 1 2468 37 is_stmt 1 discriminator 1 view .LVU907
 3168              		.loc 1 2468 60 is_stmt 0 discriminator 1 view .LVU908
 3169 0170 414A     		ldr	r2, .L389+44
 3170 0172 0021     		movs	r1, #0
 3171              	.LVL318:
 3172              		.loc 1 2468 60 discriminator 1 view .LVU909
 3173 0174 22F81410 		strh	r1, [r2, r4, lsl #1]	@ movhi
 3174              	.L294:
2469:Core/Src/main.c ****           adv = (uint32_t)(((uint64_t)adv * 180U) >> 8);
 3175              		.loc 1 2469 11 is_stmt 1 view .LVU910
 3176              		.loc 1 2469 29 is_stmt 0 view .LVU911
 3177 0178 0025     		movs	r5, #0
 3178              	.LVL319:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 121


 3179              		.loc 1 2469 43 view .LVU912
 3180 017a DA18     		adds	r2, r3, r3
 3181 017c 6D41     		adcs	r5, r5, r5
 3182 017e D318     		adds	r3, r2, r3
 3183              	.LVL320:
 3184              		.loc 1 2469 43 view .LVU913
 3185 0180 45F10005 		adc	r5, r5, #0
 3186 0184 2A01     		lsls	r2, r5, #4
 3187 0186 42EA1372 		orr	r2, r2, r3, lsr #28
 3188 018a 1901     		lsls	r1, r3, #4
 3189 018c CB1A     		subs	r3, r1, r3
 3190 018e 62EB0502 		sbc	r2, r2, r5
 3191 0192 9200     		lsls	r2, r2, #2
 3192 0194 42EA9372 		orr	r2, r2, r3, lsr #30
 3193              		.loc 1 2469 51 view .LVU914
 3194 0198 C3F39713 		ubfx	r3, r3, #6, #24
 3195 019c 43EA0263 		orr	r3, r3, r2, lsl #24
 3196              	.LVL321:
 3197              		.loc 1 2469 51 view .LVU915
 3198              	.LBE50:
 3199 01a0 41E1     		b	.L286
 3200              	.LVL322:
 3201              	.L379:
 3202              		.loc 1 2469 51 view .LVU916
 3203              	.LBE48:
2470:Core/Src/main.c ****         }
2471:Core/Src/main.c ****         else
2472:Core/Src/main.c ****         {
2473:Core/Src/main.c ****           g_padTurnCounter[inst] = 0U;
2474:Core/Src/main.c ****         }
2475:Core/Src/main.c ****       }
2476:Core/Src/main.c **** 
2477:Core/Src/main.c ****       g_voices[v].pos += (adv >> 12);
2478:Core/Src/main.c ****       g_voices[v].frac_q12 = (uint16_t)(adv & 0x0FFFU);
2479:Core/Src/main.c **** 
2480:Core/Src/main.c ****       s = (s * g_voices[v].gain_q15) >> 15;
2481:Core/Src/main.c **** 
2482:Core/Src/main.c ****       uint8_t track = g_voices[v].inst % NUM_INSTRUMENTS;
2483:Core/Src/main.c **** 
2484:Core/Src/main.c ****       if (g_trackFilterType[track] != 0U)
2485:Core/Src/main.c ****       {
2486:Core/Src/main.c ****         s = ApplyOnePoleFilter(s, g_trackFilterType[track], g_trackFilterCutQ8[track], g_trackFilte
 3204              		.loc 1 2486 9 is_stmt 1 view .LVU917
 3205              		.loc 1 2486 52 is_stmt 0 view .LVU918
 3206 01a2 374B     		ldr	r3, .L389+52
 3207 01a4 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 3208              		.loc 1 2486 79 view .LVU919
 3209 01a6 374B     		ldr	r3, .L389+56
 3210 01a8 1A5D     		ldrb	r2, [r3, r4]	@ zero_extendqisi2
 3211              		.loc 1 2486 106 view .LVU920
 3212 01aa 374B     		ldr	r3, .L389+60
 3213 01ac 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 3214              		.loc 1 2486 13 view .LVU921
 3215 01ae 3748     		ldr	r0, .L389+64
 3216 01b0 00EB8400 		add	r0, r0, r4, lsl #2
 3217 01b4 0090     		str	r0, [sp]
 3218              	.LVL323:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 122


 3219              		.loc 1 2486 13 view .LVU922
 3220 01b6 2846     		mov	r0, r5
 3221 01b8 FFF7FEFF 		bl	ApplyOnePoleFilter
 3222              	.LVL324:
 3223 01bc 0546     		mov	r5, r0
 3224              	.LVL325:
 3225              		.loc 1 2486 13 view .LVU923
 3226 01be 48E1     		b	.L295
 3227              	.LVL326:
 3228              	.L380:
2487:Core/Src/main.c ****       }
2488:Core/Src/main.c **** 
2489:Core/Src/main.c ****       if (g_padFilterType[track] != 0U)
2490:Core/Src/main.c ****       {
2491:Core/Src/main.c ****         s = ApplyOnePoleFilter(s, g_padFilterType[track], g_padFilterCutQ8[track], g_padFilterResQ8
 3229              		.loc 1 2491 9 is_stmt 1 view .LVU924
 3230              		.loc 1 2491 50 is_stmt 0 view .LVU925
 3231 01c0 334B     		ldr	r3, .L389+68
 3232 01c2 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 3233              		.loc 1 2491 75 view .LVU926
 3234 01c4 334B     		ldr	r3, .L389+72
 3235 01c6 1A5D     		ldrb	r2, [r3, r4]	@ zero_extendqisi2
 3236              		.loc 1 2491 100 view .LVU927
 3237 01c8 334B     		ldr	r3, .L389+76
 3238 01ca 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 3239              		.loc 1 2491 13 view .LVU928
 3240 01cc 3348     		ldr	r0, .L389+80
 3241 01ce 00EB8400 		add	r0, r0, r4, lsl #2
 3242 01d2 0090     		str	r0, [sp]
 3243 01d4 2846     		mov	r0, r5
 3244 01d6 FFF7FEFF 		bl	ApplyOnePoleFilter
 3245              	.LVL327:
 3246 01da 0546     		mov	r5, r0
 3247              	.LVL328:
 3248              		.loc 1 2491 13 view .LVU929
 3249 01dc 3EE1     		b	.L296
 3250              	.LVL329:
 3251              	.L359:
 3252              	.LBB52:
2492:Core/Src/main.c ****       }
2493:Core/Src/main.c **** 
2494:Core/Src/main.c ****       if (g_trackEcho[track].active)
2495:Core/Src/main.c ****       {
2496:Core/Src/main.c ****         uint16_t d = g_trackEcho[track].delaySamples;
2497:Core/Src/main.c ****         if (d == 0U) d = 1U;
2498:Core/Src/main.c ****         uint16_t wp = g_trackEcho[track].writePos;
2499:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - d) % TRACK_FX_BUF_SAMPLES);
2500:Core/Src/main.c ****         int32_t delayed = g_trackEchoBuf[track][rp];
2501:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackEcho[track].feedbackQ8) >> 8);
2502:Core/Src/main.c ****         g_trackEchoBuf[track][wp] = ClipS16(writeVal);
2503:Core/Src/main.c ****         s = ((s * (256 - g_trackEcho[track].mixQ8)) + (delayed * g_trackEcho[track].mixQ8)) >> 8;
2504:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
2505:Core/Src/main.c ****       }
2506:Core/Src/main.c **** 
2507:Core/Src/main.c ****       if (g_trackFlanger[track].active)
2508:Core/Src/main.c ****       {
2509:Core/Src/main.c ****         uint16_t wp = g_trackFlanger[track].writePos;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 123


2510:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(s);
2511:Core/Src/main.c ****         uint16_t tri = (g_trackFlanger[track].phase < 256U) ? g_trackFlanger[track].phase : (511U -
 3253              		.loc 1 2511 18 discriminator 1 view .LVU930
 3254 01de 4B46     		mov	r3, r9
 3255 01e0 89E1     		b	.L300
 3256              	.LVL330:
 3257              	.L381:
 3258              		.loc 1 2511 18 discriminator 1 view .LVU931
 3259              	.LBE52:
 3260              	.LBB53:
2512:Core/Src/main.c ****         uint16_t tap = (uint16_t)(2U + ((tri * g_trackFlanger[track].depthQ8) >> 8));
2513:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
2514:Core/Src/main.c ****         int32_t delayed = g_trackFlangerBuf[track][rp];
2515:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackFlanger[track].feedbackQ8) >> 8);
2516:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(writeVal);
2517:Core/Src/main.c ****         s = ((s * (256 - g_trackFlanger[track].mixQ8)) + ((s + delayed) * g_trackFlanger[track].mix
2518:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
2519:Core/Src/main.c ****         uint8_t st = g_trackFlanger[track].rateStep;
2520:Core/Src/main.c ****         if (st == 0U) st = 3U;
2521:Core/Src/main.c ****         g_trackFlanger[track].phase = (uint16_t)((g_trackFlanger[track].phase + st) & 0x01FFU);
2522:Core/Src/main.c ****       }
2523:Core/Src/main.c **** 
2524:Core/Src/main.c ****       if (g_trackComp[track].active)
2525:Core/Src/main.c ****       {
2526:Core/Src/main.c ****         uint16_t absS = (uint16_t)((s < 0) ? -s : s);
 3261              		.loc 1 2526 25 discriminator 1 view .LVU932
 3262 01e2 6B42     		rsbs	r3, r5, #0
 3263 01e4 9BB2     		uxth	r3, r3
 3264 01e6 C8E1     		b	.L304
 3265              	.LVL331:
 3266              	.L305:
2527:Core/Src/main.c ****         uint16_t env = g_trackComp[track].envQ15;
2528:Core/Src/main.c ****         if (absS > env) env = (uint16_t)(env + ((absS - env) >> 2));
2529:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 3267              		.loc 1 2529 14 is_stmt 1 view .LVU933
 3268              		.loc 1 2529 43 is_stmt 0 view .LVU934
 3269 01e8 D31A     		subs	r3, r2, r3
 3270              	.LVL332:
 3271              		.loc 1 2529 20 view .LVU935
 3272 01ea C3F34F13 		ubfx	r3, r3, #5, #16
 3273              		.loc 1 2529 18 view .LVU936
 3274 01ee D21A     		subs	r2, r2, r3
 3275              	.LVL333:
 3276              		.loc 1 2529 18 view .LVU937
 3277 01f0 92B2     		uxth	r2, r2
 3278 01f2 CEE1     		b	.L306
 3279              	.LVL334:
 3280              	.L382:
 3281              		.loc 1 2529 18 view .LVU938
 3282              	.LBE53:
 3283              	.LBB55:
2530:Core/Src/main.c ****         g_trackComp[track].envQ15 = env;
2531:Core/Src/main.c **** 
2532:Core/Src/main.c ****         if (env > g_trackComp[track].thresholdQ15 && env > 0U)
2533:Core/Src/main.c ****         {
2534:Core/Src/main.c ****           int32_t num = (int32_t)g_trackComp[track].thresholdQ15 * 32767;
2535:Core/Src/main.c ****           int32_t gainQ15 = num / env;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 124


2536:Core/Src/main.c ****           if (gainQ15 < 4096) gainQ15 = 4096;
2537:Core/Src/main.c ****           s = (s * gainQ15) >> 15;
2538:Core/Src/main.c ****         }
2539:Core/Src/main.c ****       }
2540:Core/Src/main.c **** 
2541:Core/Src/main.c ****       {
2542:Core/Src/main.c ****         uint16_t distMix = (uint16_t)g_trackDistQ8[track] + (uint16_t)g_padDistQ8[track];
2543:Core/Src/main.c ****         if (distMix > 255U) distMix = 255U;
2544:Core/Src/main.c ****         s = ApplySoftDist(s, (uint8_t)distMix);
2545:Core/Src/main.c **** 
2546:Core/Src/main.c ****         uint8_t crushBits = g_trackBitDepth[track];
2547:Core/Src/main.c ****         if (g_padBitDepth[track] < crushBits) crushBits = g_padBitDepth[track];
2548:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
2549:Core/Src/main.c ****       }
2550:Core/Src/main.c **** 
2551:Core/Src/main.c ****       if (g_padScratchActive[track])
2552:Core/Src/main.c ****       {
2553:Core/Src/main.c ****         s = ApplyOnePoleFilter(s, 1U, g_padScratchCutQ8[track], 32U, &g_padScratchState[track]);
 3284              		.loc 1 2553 9 is_stmt 1 view .LVU939
 3285              		.loc 1 2553 56 is_stmt 0 view .LVU940
 3286 01f4 2A4B     		ldr	r3, .L389+84
 3287 01f6 1A5D     		ldrb	r2, [r3, r4]	@ zero_extendqisi2
 3288              		.loc 1 2553 13 view .LVU941
 3289 01f8 2A4B     		ldr	r3, .L389+88
 3290 01fa 03EB8403 		add	r3, r3, r4, lsl #2
 3291 01fe 0093     		str	r3, [sp]
 3292 0200 2023     		movs	r3, #32
 3293 0202 0121     		movs	r1, #1
 3294 0204 FFF7FEFF 		bl	ApplyOnePoleFilter
 3295              	.LVL335:
 3296              		.loc 1 2553 13 view .LVU942
 3297 0208 0546     		mov	r5, r0
 3298              	.LVL336:
2554:Core/Src/main.c ****         uint32_t r = FastRandU32();
 3299              		.loc 1 2554 9 is_stmt 1 view .LVU943
 3300              		.loc 1 2554 22 is_stmt 0 view .LVU944
 3301 020a FFF7FEFF 		bl	FastRandU32
 3302              	.LVL337:
2555:Core/Src/main.c ****         uint16_t density = g_padScratchCrackleQ8[track] >> 2;
 3303              		.loc 1 2555 9 is_stmt 1 view .LVU945
 3304              		.loc 1 2555 49 is_stmt 0 view .LVU946
 3305 020e 264B     		ldr	r3, .L389+92
 3306 0210 1A5D     		ldrb	r2, [r3, r4]	@ zero_extendqisi2
 3307              	.LVL338:
2556:Core/Src/main.c ****         if ((r & 0xFFU) < density)
 3308              		.loc 1 2556 9 is_stmt 1 view .LVU947
 3309              		.loc 1 2556 16 is_stmt 0 view .LVU948
 3310 0212 C3B2     		uxtb	r3, r0
 3311              		.loc 1 2556 12 view .LVU949
 3312 0214 B3EB920F 		cmp	r3, r2, lsr #2
 3313 0218 80F01B82 		bcs	.L310
 3314              	.LBB56:
2557:Core/Src/main.c ****         {
2558:Core/Src/main.c ****           int32_t click = (int32_t)((int16_t)(r >> 16)) >> 3;
 3315              		.loc 1 2558 11 is_stmt 1 view .LVU950
 3316              	.LVL339:
2559:Core/Src/main.c ****           s += click;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 125


 3317              		.loc 1 2559 11 view .LVU951
 3318              		.loc 1 2559 13 is_stmt 0 view .LVU952
 3319 021c 05EBE045 		add	r5, r5, r0, asr #19
 3320              	.LVL340:
 3321              		.loc 1 2559 13 view .LVU953
 3322 0220 17E2     		b	.L310
 3323              	.LVL341:
 3324              	.L383:
 3325              		.loc 1 2559 13 view .LVU954
 3326              	.LBE56:
 3327              	.LBE55:
 3328              	.LBB57:
2560:Core/Src/main.c ****         }
2561:Core/Src/main.c ****       }
2562:Core/Src/main.c **** 
2563:Core/Src/main.c ****       if (g_padTurnActive[track] && g_padTurnNoiseQ8[track] > 0U)
2564:Core/Src/main.c ****       {
2565:Core/Src/main.c ****         int32_t n = (int16_t)(FastRandU32() >> 16);
 3329              		.loc 1 2565 9 is_stmt 1 view .LVU955
 3330              		.loc 1 2565 31 is_stmt 0 view .LVU956
 3331 0222 FFF7FEFF 		bl	FastRandU32
 3332              	.LVL342:
 3333              		.loc 1 2565 21 discriminator 1 view .LVU957
 3334 0226 0014     		asrs	r0, r0, #16
 3335              	.LVL343:
2566:Core/Src/main.c ****         s += (n * g_padTurnNoiseQ8[track]) >> 11;
 3336              		.loc 1 2566 9 is_stmt 1 view .LVU958
 3337              		.loc 1 2566 35 is_stmt 0 view .LVU959
 3338 0228 204B     		ldr	r3, .L389+96
 3339 022a 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 3340              		.loc 1 2566 17 view .LVU960
 3341 022c 03FB00F0 		mul	r0, r3, r0
 3342              	.LVL344:
 3343              		.loc 1 2566 11 view .LVU961
 3344 0230 05EBE025 		add	r5, r5, r0, asr #11
 3345              	.LVL345:
 3346              		.loc 1 2566 11 view .LVU962
 3347 0234 15E2     		b	.L311
 3348              	.LVL346:
 3349              	.L384:
 3350              		.loc 1 2566 11 view .LVU963
 3351              	.LBE57:
 3352              	.LBB58:
2567:Core/Src/main.c ****       }
2568:Core/Src/main.c **** 
2569:Core/Src/main.c ****       if (g_sidechain.active)
2570:Core/Src/main.c ****       {
2571:Core/Src/main.c ****         if (track == g_sidechain.sourceTrack)
2572:Core/Src/main.c ****         {
2573:Core/Src/main.c ****           uint16_t absS = (uint16_t)((s < 0) ? -s : s);
 3353              		.loc 1 2573 11 is_stmt 1 view .LVU964
 3354              		.loc 1 2573 27 is_stmt 0 view .LVU965
 3355 0236 002D     		cmp	r5, #0
 3356 0238 05DB     		blt	.L373
 3357              		.loc 1 2573 27 discriminator 2 view .LVU966
 3358 023a ABB2     		uxth	r3, r5
 3359              	.L315:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 126


 3360              	.LVL347:
2574:Core/Src/main.c ****           if (absS > srcPeak) srcPeak = absS;
 3361              		.loc 1 2574 11 is_stmt 1 view .LVU967
 3362              		.loc 1 2574 14 is_stmt 0 view .LVU968
 3363 023c 059A     		ldr	r2, [sp, #20]
 3364 023e 9A42     		cmp	r2, r3
 3365 0240 3BD2     		bcs	.L312
 3366              		.loc 1 2574 39 discriminator 1 view .LVU969
 3367 0242 0593     		str	r3, [sp, #20]
 3368              	.LVL348:
 3369              		.loc 1 2574 39 discriminator 1 view .LVU970
 3370 0244 39E0     		b	.L312
 3371              	.LVL349:
 3372              	.L373:
2573:Core/Src/main.c ****           if (absS > srcPeak) srcPeak = absS;
 3373              		.loc 1 2573 27 discriminator 1 view .LVU971
 3374 0246 6B42     		rsbs	r3, r5, #0
 3375 0248 9BB2     		uxth	r3, r3
 3376 024a F7E7     		b	.L315
 3377              	.L390:
 3378              		.align	2
 3379              	.L389:
 3380 024c 00000000 		.word	g_masterPeakQ15
 3381 0250 00000000 		.word	g_trackPeakQ15
 3382 0254 00000000 		.word	g_fxSparkleOn
 3383 0258 00000000 		.word	g_samplesPerStep
 3384 025c 00000000 		.word	g_step
 3385 0260 00000000 		.word	g_samplesToNextStep
 3386 0264 ABAAAAAA 		.word	-1431655765
 3387 0268 00000000 		.word	g_padLoopEnabled
 3388 026c 00000000 		.word	g_voices
 3389 0270 00000000 		.word	g_padTurnBrakeMs
 3390 0274 D34D6210 		.word	274877907
 3391 0278 00000000 		.word	g_padTurnCounter
 3392 027c 00000000 		.word	g_padTurnBackspinMs
 3393 0280 00000000 		.word	g_trackFilterType
 3394 0284 00000000 		.word	g_trackFilterCutQ8
 3395 0288 00000000 		.word	g_trackFilterResQ8
 3396 028c 00000000 		.word	g_trackFilterState
 3397 0290 00000000 		.word	g_padFilterType
 3398 0294 00000000 		.word	g_padFilterCutQ8
 3399 0298 00000000 		.word	g_padFilterResQ8
 3400 029c 00000000 		.word	g_padFilterState
 3401 02a0 00000000 		.word	g_padScratchCutQ8
 3402 02a4 00000000 		.word	g_padScratchState
 3403 02a8 00000000 		.word	g_padScratchCrackleQ8
 3404 02ac 00000000 		.word	g_padTurnNoiseQ8
 3405              	.LVL350:
 3406              	.L316:
2573:Core/Src/main.c ****           if (absS > srcPeak) srcPeak = absS;
 3407              		.loc 1 2573 27 discriminator 1 view .LVU972
 3408              	.LBE58:
 3409              	.LBB59:
2575:Core/Src/main.c ****         }
2576:Core/Src/main.c ****         else
2577:Core/Src/main.c ****         {
2578:Core/Src/main.c ****           if (g_sidechain.destinationMask & (1U << track))
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 127


2579:Core/Src/main.c ****           {
2580:Core/Src/main.c ****             uint32_t duck = ((uint32_t)g_sidechain.amountQ8 * g_sidechain.envQ15) >> 15;
2581:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
2582:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 3410              		.loc 1 2582 13 is_stmt 1 view .LVU973
 3411              		.loc 1 2582 37 is_stmt 0 view .LVU974
 3412 02b0 C3F58073 		rsb	r3, r3, #256
 3413              	.LVL351:
 3414              		.loc 1 2582 20 view .LVU975
 3415 02b4 05FB03F3 		mul	r3, r5, r3
 3416              		.loc 1 2582 15 view .LVU976
 3417 02b8 1D12     		asrs	r5, r3, #8
 3418              	.LVL352:
 3419              	.L312:
 3420              		.loc 1 2582 15 view .LVU977
 3421              	.LBE59:
 3422              	.LBB60:
2583:Core/Src/main.c ****           }
2584:Core/Src/main.c ****         }
2585:Core/Src/main.c ****       }
2586:Core/Src/main.c **** 
2587:Core/Src/main.c ****       {
2588:Core/Src/main.c ****         uint16_t absS = (uint16_t)((s < 0) ? -s : s);
 3423              		.loc 1 2588 9 is_stmt 1 view .LVU978
 3424              		.loc 1 2588 25 is_stmt 0 view .LVU979
 3425 02ba 002D     		cmp	r5, #0
 3426 02bc C0F2EE81 		blt	.L374
 3427              		.loc 1 2588 25 discriminator 2 view .LVU980
 3428 02c0 AAB2     		uxth	r2, r5
 3429              	.L318:
 3430              	.LVL353:
2589:Core/Src/main.c ****         if (track < TRACK_PEAK_COUNT && absS > g_trackPeakQ15[track]) g_trackPeakQ15[track] = absS;
 3431              		.loc 1 2589 9 is_stmt 1 view .LVU981
 3432              		.loc 1 2589 62 is_stmt 0 discriminator 1 view .LVU982
 3433 02c2 BB4B     		ldr	r3, .L391
 3434 02c4 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 3435 02c8 9BB2     		uxth	r3, r3
 3436              		.loc 1 2589 38 discriminator 1 view .LVU983
 3437 02ca 9342     		cmp	r3, r2
 3438 02cc 02D2     		bcs	.L319
 3439              		.loc 1 2589 71 is_stmt 1 discriminator 2 view .LVU984
 3440              		.loc 1 2589 93 is_stmt 0 discriminator 2 view .LVU985
 3441 02ce B84B     		ldr	r3, .L391
 3442 02d0 23F81420 		strh	r2, [r3, r4, lsl #1]	@ movhi
 3443              	.L319:
 3444              		.loc 1 2589 93 discriminator 2 view .LVU986
 3445              	.LBE60:
2590:Core/Src/main.c ****       }
2591:Core/Src/main.c **** 
2592:Core/Src/main.c ****       int32_t pan = g_voices[v].pan;
 3446              		.loc 1 2592 7 is_stmt 1 view .LVU987
 3447              		.loc 1 2592 32 is_stmt 0 view .LVU988
 3448 02d4 B74B     		ldr	r3, .L391+4
 3449 02d6 03EB0B13 		add	r3, r3, fp, lsl #4
 3450 02da 93F90E30 		ldrsb	r3, [r3, #14]
 3451              	.LVL354:
2593:Core/Src/main.c ****       int32_t gL = 128 - pan;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 128


 3452              		.loc 1 2593 7 is_stmt 1 view .LVU989
 3453              		.loc 1 2593 15 is_stmt 0 view .LVU990
 3454 02de C3F18002 		rsb	r2, r3, #128
 3455              	.LVL355:
2594:Core/Src/main.c ****       int32_t gR = 128 + pan;
 3456              		.loc 1 2594 7 is_stmt 1 view .LVU991
 3457              		.loc 1 2594 15 is_stmt 0 view .LVU992
 3458 02e2 8033     		adds	r3, r3, #128
 3459              	.LVL356:
2595:Core/Src/main.c ****       mixL += (s * gL) >> 7;
 3460              		.loc 1 2595 7 is_stmt 1 view .LVU993
 3461              		.loc 1 2595 18 is_stmt 0 view .LVU994
 3462 02e4 05FB02F2 		mul	r2, r5, r2
 3463              	.LVL357:
 3464              		.loc 1 2595 12 view .LVU995
 3465 02e8 0299     		ldr	r1, [sp, #8]
 3466 02ea 01EBE212 		add	r2, r1, r2, asr #7
 3467 02ee 0292     		str	r2, [sp, #8]
 3468              	.LVL358:
2596:Core/Src/main.c ****       mixR += (s * gR) >> 7;
 3469              		.loc 1 2596 7 is_stmt 1 view .LVU996
 3470              		.loc 1 2596 18 is_stmt 0 view .LVU997
 3471 02f0 03FB05F5 		mul	r5, r3, r5
 3472              	.LVL359:
 3473              		.loc 1 2596 12 view .LVU998
 3474 02f4 039B     		ldr	r3, [sp, #12]
 3475              	.LVL360:
 3476              		.loc 1 2596 12 view .LVU999
 3477 02f6 03EBE513 		add	r3, r3, r5, asr #7
 3478 02fa 0393     		str	r3, [sp, #12]
 3479              	.LVL361:
 3480              	.L277:
 3481              		.loc 1 2596 12 view .LVU1000
 3482              	.LBE46:
2400:Core/Src/main.c ****     {
 3483              		.loc 1 2400 43 is_stmt 1 discriminator 2 view .LVU1001
 3484 02fc 0BF1010B 		add	fp, fp, #1
 3485              	.LVL362:
 3486              	.L320:
2400:Core/Src/main.c ****     {
 3487              		.loc 1 2400 28 discriminator 1 view .LVU1002
 3488 0300 BBF1090F 		cmp	fp, #9
 3489 0304 00F2DE81 		bhi	.L375
 3490              	.LBB70:
2402:Core/Src/main.c ****       InstrumentSample *sm = &g_samples[g_voices[v].inst];
 3491              		.loc 1 2402 7 view .LVU1003
2402:Core/Src/main.c ****       InstrumentSample *sm = &g_samples[g_voices[v].inst];
 3492              		.loc 1 2402 23 is_stmt 0 view .LVU1004
 3493 0308 4FEA0B13 		lsl	r3, fp, #4
 3494 030c A94A     		ldr	r2, .L391+4
 3495 030e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
2402:Core/Src/main.c ****       InstrumentSample *sm = &g_samples[g_voices[v].inst];
 3496              		.loc 1 2402 10 view .LVU1005
 3497 0310 002B     		cmp	r3, #0
 3498 0312 F3D0     		beq	.L277
2403:Core/Src/main.c **** 
 3499              		.loc 1 2403 7 is_stmt 1 view .LVU1006
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 129


2403:Core/Src/main.c **** 
 3500              		.loc 1 2403 52 is_stmt 0 view .LVU1007
 3501 0314 02EB0B13 		add	r3, r2, fp, lsl #4
 3502 0318 5C78     		ldrb	r4, [r3, #1]	@ zero_extendqisi2
 3503              	.LVL363:
2405:Core/Src/main.c ****       {
 3504              		.loc 1 2405 7 is_stmt 1 view .LVU1008
2405:Core/Src/main.c ****       {
 3505              		.loc 1 2405 22 is_stmt 0 view .LVU1009
 3506 031a 5A68     		ldr	r2, [r3, #4]
2405:Core/Src/main.c ****       {
 3507              		.loc 1 2405 32 view .LVU1010
 3508 031c A64B     		ldr	r3, .L391+8
 3509 031e 41F27871 		movw	r1, #6008
 3510 0322 01FB0433 		mla	r3, r1, r4, r3
 3511              	.LVL364:
2405:Core/Src/main.c ****       {
 3512              		.loc 1 2405 32 view .LVU1011
 3513 0326 41F27071 		movw	r1, #6000
 3514 032a 5B58     		ldr	r3, [r3, r1]
 3515              	.LVL365:
2405:Core/Src/main.c ****       {
 3516              		.loc 1 2405 10 view .LVU1012
 3517 032c 9A42     		cmp	r2, r3
 3518 032e BFF4B4AE 		bcs	.L376
2414:Core/Src/main.c **** 
 3519              		.loc 1 2414 7 is_stmt 1 view .LVU1013
2414:Core/Src/main.c **** 
 3520              		.loc 1 2414 27 is_stmt 0 view .LVU1014
 3521 0332 40F6BC33 		movw	r3, #3004
 3522 0336 03FB0423 		mla	r3, r3, r4, r2
 3523 033a 9F49     		ldr	r1, .L391+8
 3524 033c 31F91300 		ldrsh	r0, [r1, r3, lsl #1]
 3525              	.LVL366:
2416:Core/Src/main.c ****       {
 3526              		.loc 1 2416 7 is_stmt 1 view .LVU1015
2416:Core/Src/main.c ****       {
 3527              		.loc 1 2416 30 is_stmt 0 view .LVU1016
 3528 0340 9E4B     		ldr	r3, .L391+12
 3529 0342 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2416:Core/Src/main.c ****       {
 3530              		.loc 1 2416 10 view .LVU1017
 3531 0344 E3B1     		cbz	r3, .L281
2418:Core/Src/main.c ****         if (g_padStutterCount[g_voices[v].inst] >= g_padStutterInterval[g_voices[v].inst])
 3532              		.loc 1 2418 9 is_stmt 1 view .LVU1018
2418:Core/Src/main.c ****         if (g_padStutterCount[g_voices[v].inst] >= g_padStutterInterval[g_voices[v].inst])
 3533              		.loc 1 2418 26 is_stmt 0 view .LVU1019
 3534 0346 9E49     		ldr	r1, .L391+16
 3535 0348 31F81430 		ldrh	r3, [r1, r4, lsl #1]
 3536 034c 9BB2     		uxth	r3, r3
2418:Core/Src/main.c ****         if (g_padStutterCount[g_voices[v].inst] >= g_padStutterInterval[g_voices[v].inst])
 3537              		.loc 1 2418 44 view .LVU1020
 3538 034e 0133     		adds	r3, r3, #1
 3539 0350 9BB2     		uxth	r3, r3
 3540 0352 21F81430 		strh	r3, [r1, r4, lsl #1]	@ movhi
2419:Core/Src/main.c ****         {
 3541              		.loc 1 2419 9 is_stmt 1 view .LVU1021
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 130


2419:Core/Src/main.c ****         {
 3542              		.loc 1 2419 30 is_stmt 0 view .LVU1022
 3543 0356 31F81410 		ldrh	r1, [r1, r4, lsl #1]
 3544 035a 89B2     		uxth	r1, r1
2419:Core/Src/main.c ****         {
 3545              		.loc 1 2419 72 view .LVU1023
 3546 035c 994B     		ldr	r3, .L391+20
 3547 035e 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 3548 0362 9BB2     		uxth	r3, r3
2419:Core/Src/main.c ****         {
 3549              		.loc 1 2419 12 view .LVU1024
 3550 0364 9942     		cmp	r1, r3
 3551 0366 0BD3     		bcc	.L281
2421:Core/Src/main.c ****           if (g_voices[v].pos > 100U) g_voices[v].pos -= 100U;
 3552              		.loc 1 2421 11 is_stmt 1 view .LVU1025
2421:Core/Src/main.c ****           if (g_voices[v].pos > 100U) g_voices[v].pos -= 100U;
 3553              		.loc 1 2421 47 is_stmt 0 view .LVU1026
 3554 0368 954B     		ldr	r3, .L391+16
 3555 036a 0021     		movs	r1, #0
 3556 036c 23F81410 		strh	r1, [r3, r4, lsl #1]	@ movhi
2422:Core/Src/main.c ****           else g_voices[v].pos = 0;
 3557              		.loc 1 2422 11 is_stmt 1 view .LVU1027
2422:Core/Src/main.c ****           else g_voices[v].pos = 0;
 3558              		.loc 1 2422 14 is_stmt 0 view .LVU1028
 3559 0370 642A     		cmp	r2, #100
 3560 0372 7FF6A1AE 		bls	.L282
2422:Core/Src/main.c ****           else g_voices[v].pos = 0;
 3561              		.loc 1 2422 39 is_stmt 1 discriminator 1 view .LVU1029
2422:Core/Src/main.c ****           else g_voices[v].pos = 0;
 3562              		.loc 1 2422 55 is_stmt 0 discriminator 1 view .LVU1030
 3563 0376 8F4B     		ldr	r3, .L391+4
 3564 0378 03EB0B13 		add	r3, r3, fp, lsl #4
 3565 037c 643A     		subs	r2, r2, #100
 3566 037e 5A60     		str	r2, [r3, #4]
 3567              	.L281:
2427:Core/Src/main.c ****       uint8_t inst = g_voices[v].inst;
 3568              		.loc 1 2427 7 is_stmt 1 view .LVU1031
2427:Core/Src/main.c ****       uint8_t inst = g_voices[v].inst;
 3569              		.loc 1 2427 33 is_stmt 0 view .LVU1032
 3570 0380 8C4A     		ldr	r2, .L391+4
 3571 0382 02EB0B12 		add	r2, r2, fp, lsl #4
 3572 0386 5389     		ldrh	r3, [r2, #10]
2427:Core/Src/main.c ****       uint8_t inst = g_voices[v].inst;
 3573              		.loc 1 2427 56 view .LVU1033
 3574 0388 1289     		ldrh	r2, [r2, #8]
2427:Core/Src/main.c ****       uint8_t inst = g_voices[v].inst;
 3575              		.loc 1 2427 43 view .LVU1034
 3576 038a 1344     		add	r3, r3, r2
 3577              	.LVL367:
2428:Core/Src/main.c **** 
 3578              		.loc 1 2428 7 is_stmt 1 view .LVU1035
2430:Core/Src/main.c ****       {
 3579              		.loc 1 2430 7 view .LVU1036
2430:Core/Src/main.c ****       {
 3580              		.loc 1 2430 29 is_stmt 0 view .LVU1037
 3581 038c 8E4A     		ldr	r2, .L391+24
 3582 038e 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 131


2430:Core/Src/main.c ****       {
 3583              		.loc 1 2430 10 view .LVU1038
 3584 0390 32B3     		cbz	r2, .L283
 3585              	.LBB61:
2432:Core/Src/main.c ****         uint16_t tri = (ph < 256U) ? ph : (511U - ph);
 3586              		.loc 1 2432 9 is_stmt 1 view .LVU1039
2432:Core/Src/main.c ****         uint16_t tri = (ph < 256U) ? ph : (511U - ph);
 3587              		.loc 1 2432 18 is_stmt 0 view .LVU1040
 3588 0392 8E4A     		ldr	r2, .L391+28
 3589 0394 32F81410 		ldrh	r1, [r2, r4, lsl #1]
 3590              	.LVL368:
2433:Core/Src/main.c ****         int16_t lfo = (int16_t)tri - 128;
 3591              		.loc 1 2433 9 is_stmt 1 view .LVU1041
2433:Core/Src/main.c ****         int16_t lfo = (int16_t)tri - 128;
 3592              		.loc 1 2433 18 is_stmt 0 view .LVU1042
 3593 0398 FF29     		cmp	r1, #255
 3594 039a 7FF693AE 		bls	.L352
2433:Core/Src/main.c ****         int16_t lfo = (int16_t)tri - 128;
 3595              		.loc 1 2433 18 discriminator 1 view .LVU1043
 3596 039e C1F5FF72 		rsb	r2, r1, #510
 3597 03a2 0132     		adds	r2, r2, #1
 3598 03a4 92B2     		uxth	r2, r2
 3599              	.L284:
 3600              	.LVL369:
2434:Core/Src/main.c ****         int32_t modQ8 = 256 + ((lfo * (int32_t)g_padScratchDepthQ8[inst]) >> 8);
 3601              		.loc 1 2434 9 is_stmt 1 view .LVU1044
2434:Core/Src/main.c ****         int32_t modQ8 = 256 + ((lfo * (int32_t)g_padScratchDepthQ8[inst]) >> 8);
 3602              		.loc 1 2434 36 is_stmt 0 view .LVU1045
 3603 03a6 803A     		subs	r2, r2, #128
 3604              	.LVL370:
2434:Core/Src/main.c ****         int32_t modQ8 = 256 + ((lfo * (int32_t)g_padScratchDepthQ8[inst]) >> 8);
 3605              		.loc 1 2434 17 view .LVU1046
 3606 03a8 12B2     		sxth	r2, r2
 3607              	.LVL371:
2435:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
 3608              		.loc 1 2435 9 is_stmt 1 view .LVU1047
2435:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
 3609              		.loc 1 2435 67 is_stmt 0 view .LVU1048
 3610 03aa 894D     		ldr	r5, .L391+32
 3611 03ac 2D5D     		ldrb	r5, [r5, r4]	@ zero_extendqisi2
2435:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
 3612              		.loc 1 2435 37 view .LVU1049
 3613 03ae 05FB02F2 		mul	r2, r5, r2
 3614              	.LVL372:
2435:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
 3615              		.loc 1 2435 75 view .LVU1050
 3616 03b2 1212     		asrs	r2, r2, #8
2435:Core/Src/main.c ****         if (modQ8 < 64) modQ8 = 64;
 3617              		.loc 1 2435 17 view .LVU1051
 3618 03b4 02F58072 		add	r2, r2, #256
 3619              	.LVL373:
2436:Core/Src/main.c ****         adv = (uint32_t)(((uint64_t)adv * (uint32_t)modQ8) >> 8);
 3620              		.loc 1 2436 9 is_stmt 1 view .LVU1052
2436:Core/Src/main.c ****         adv = (uint32_t)(((uint64_t)adv * (uint32_t)modQ8) >> 8);
 3621              		.loc 1 2436 12 is_stmt 0 view .LVU1053
 3622 03b8 3F2A     		cmp	r2, #63
 3623 03ba 00DC     		bgt	.L285
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 132


2436:Core/Src/main.c ****         adv = (uint32_t)(((uint64_t)adv * (uint32_t)modQ8) >> 8);
 3624              		.loc 1 2436 31 discriminator 1 view .LVU1054
 3625 03bc 4022     		movs	r2, #64
 3626              	.LVL374:
 3627              	.L285:
2437:Core/Src/main.c ****         uint16_t step = (uint16_t)(1U + (g_padScratchRateQ8[inst] >> 8));
 3628              		.loc 1 2437 9 is_stmt 1 view .LVU1055
2437:Core/Src/main.c ****         uint16_t step = (uint16_t)(1U + (g_padScratchRateQ8[inst] >> 8));
 3629              		.loc 1 2437 41 is_stmt 0 view .LVU1056
 3630 03be A3FB0223 		umull	r2, r3, r3, r2
 3631              	.LVL375:
2437:Core/Src/main.c ****         uint16_t step = (uint16_t)(1U + (g_padScratchRateQ8[inst] >> 8));
 3632              		.loc 1 2437 60 view .LVU1057
 3633 03c2 120A     		lsrs	r2, r2, #8
 3634 03c4 42EA0363 		orr	r3, r2, r3, lsl #24
 3635              	.LVL376:
2438:Core/Src/main.c ****         g_padScratchPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3636              		.loc 1 2438 9 is_stmt 1 view .LVU1058
2438:Core/Src/main.c ****         g_padScratchPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3637              		.loc 1 2438 60 is_stmt 0 view .LVU1059
 3638 03c8 824A     		ldr	r2, .L391+36
 3639 03ca 32F81420 		ldrh	r2, [r2, r4, lsl #1]
2438:Core/Src/main.c ****         g_padScratchPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3640              		.loc 1 2438 25 view .LVU1060
 3641 03ce C2F30722 		ubfx	r2, r2, #8, #8
2438:Core/Src/main.c ****         g_padScratchPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3642              		.loc 1 2438 18 view .LVU1061
 3643 03d2 0132     		adds	r2, r2, #1
 3644              	.LVL377:
2439:Core/Src/main.c ****       }
 3645              		.loc 1 2439 9 is_stmt 1 view .LVU1062
2439:Core/Src/main.c ****       }
 3646              		.loc 1 2439 50 is_stmt 0 view .LVU1063
 3647 03d4 1144     		add	r1, r1, r2
 3648              	.LVL378:
2439:Core/Src/main.c ****       }
 3649              		.loc 1 2439 35 view .LVU1064
 3650 03d6 C1F30801 		ubfx	r1, r1, #0, #9
2439:Core/Src/main.c ****       }
 3651              		.loc 1 2439 33 view .LVU1065
 3652 03da 7C4A     		ldr	r2, .L391+28
 3653              	.LVL379:
2439:Core/Src/main.c ****       }
 3654              		.loc 1 2439 33 view .LVU1066
 3655 03dc 22F81410 		strh	r1, [r2, r4, lsl #1]	@ movhi
 3656              	.LVL380:
 3657              	.L283:
2439:Core/Src/main.c ****       }
 3658              		.loc 1 2439 33 view .LVU1067
 3659              	.LBE61:
2442:Core/Src/main.c ****       {
 3660              		.loc 1 2442 7 is_stmt 1 view .LVU1068
2442:Core/Src/main.c ****       {
 3661              		.loc 1 2442 26 is_stmt 0 view .LVU1069
 3662 03e0 7D4A     		ldr	r2, .L391+40
 3663 03e2 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
2442:Core/Src/main.c ****       {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 133


 3664              		.loc 1 2442 10 view .LVU1070
 3665 03e4 FAB1     		cbz	r2, .L286
 3666              	.LBB62:
2444:Core/Src/main.c ****         if (g_padTurnAuto[inst])
 3667              		.loc 1 2444 9 is_stmt 1 view .LVU1071
2444:Core/Src/main.c ****         if (g_padTurnAuto[inst])
 3668              		.loc 1 2444 16 is_stmt 0 view .LVU1072
 3669 03e6 7D4A     		ldr	r2, .L391+44
 3670 03e8 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
 3671 03ea 52B2     		sxtb	r2, r2
 3672              	.LVL381:
2445:Core/Src/main.c ****         {
 3673              		.loc 1 2445 9 is_stmt 1 view .LVU1073
2445:Core/Src/main.c ****         {
 3674              		.loc 1 2445 26 is_stmt 0 view .LVU1074
 3675 03ec 7C49     		ldr	r1, .L391+48
 3676 03ee 095D     		ldrb	r1, [r1, r4]	@ zero_extendqisi2
2445:Core/Src/main.c ****         {
 3677              		.loc 1 2445 12 view .LVU1075
 3678 03f0 79B1     		cbz	r1, .L287
 3679              	.LBB51:
2447:Core/Src/main.c ****           mode = (ph & 0x100U) ? 1 : 0;
 3680              		.loc 1 2447 11 is_stmt 1 view .LVU1076
2447:Core/Src/main.c ****           mode = (ph & 0x100U) ? 1 : 0;
 3681              		.loc 1 2447 20 is_stmt 0 view .LVU1077
 3682 03f2 7C4E     		ldr	r6, .L391+52
 3683 03f4 36F81410 		ldrh	r1, [r6, r4, lsl #1]
 3684              	.LVL382:
2448:Core/Src/main.c ****           uint16_t step = (uint16_t)(1U + (g_padTurnRateQ8[inst] >> 9));
 3685              		.loc 1 2448 11 is_stmt 1 view .LVU1078
2448:Core/Src/main.c ****           uint16_t step = (uint16_t)(1U + (g_padTurnRateQ8[inst] >> 9));
 3686              		.loc 1 2448 16 is_stmt 0 view .LVU1079
 3687 03f8 C1F30022 		ubfx	r2, r1, #8, #1
 3688              	.LVL383:
2449:Core/Src/main.c ****           g_padTurnPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3689              		.loc 1 2449 11 is_stmt 1 view .LVU1080
2449:Core/Src/main.c ****           g_padTurnPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3690              		.loc 1 2449 59 is_stmt 0 view .LVU1081
 3691 03fc 7A4D     		ldr	r5, .L391+56
 3692 03fe 35F81450 		ldrh	r5, [r5, r4, lsl #1]
2449:Core/Src/main.c ****           g_padTurnPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3693              		.loc 1 2449 27 view .LVU1082
 3694 0402 C5F34625 		ubfx	r5, r5, #9, #7
2449:Core/Src/main.c ****           g_padTurnPhase[inst] = (uint16_t)((ph + step) & 0x01FFU);
 3695              		.loc 1 2449 20 view .LVU1083
 3696 0406 0135     		adds	r5, r5, #1
 3697              	.LVL384:
2450:Core/Src/main.c ****         }
 3698              		.loc 1 2450 11 is_stmt 1 view .LVU1084
2450:Core/Src/main.c ****         }
 3699              		.loc 1 2450 49 is_stmt 0 view .LVU1085
 3700 0408 2944     		add	r1, r1, r5
 3701              	.LVL385:
2450:Core/Src/main.c ****         }
 3702              		.loc 1 2450 34 view .LVU1086
 3703 040a C1F30801 		ubfx	r1, r1, #0, #9
2450:Core/Src/main.c ****         }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 134


 3704              		.loc 1 2450 32 view .LVU1087
 3705 040e 26F81410 		strh	r1, [r6, r4, lsl #1]	@ movhi
 3706              	.LVL386:
 3707              	.L287:
2450:Core/Src/main.c ****         }
 3708              		.loc 1 2450 32 view .LVU1088
 3709              	.LBE51:
2453:Core/Src/main.c ****         {
 3710              		.loc 1 2453 9 is_stmt 1 view .LVU1089
2453:Core/Src/main.c ****         {
 3711              		.loc 1 2453 12 is_stmt 0 view .LVU1090
 3712 0412 012A     		cmp	r2, #1
 3713 0414 3FF458AE 		beq	.L377
2462:Core/Src/main.c ****         {
 3714              		.loc 1 2462 14 is_stmt 1 view .LVU1091
2462:Core/Src/main.c ****         {
 3715              		.loc 1 2462 17 is_stmt 0 view .LVU1092
 3716 0418 022A     		cmp	r2, #2
 3717 041a 3FF47FAE 		beq	.L378
2473:Core/Src/main.c ****         }
 3718              		.loc 1 2473 11 is_stmt 1 view .LVU1093
2473:Core/Src/main.c ****         }
 3719              		.loc 1 2473 34 is_stmt 0 view .LVU1094
 3720 041e 734A     		ldr	r2, .L391+60
 3721              	.LVL387:
2473:Core/Src/main.c ****         }
 3722              		.loc 1 2473 34 view .LVU1095
 3723 0420 0021     		movs	r1, #0
 3724 0422 22F81410 		strh	r1, [r2, r4, lsl #1]	@ movhi
 3725              	.LVL388:
 3726              	.L286:
2473:Core/Src/main.c ****         }
 3727              		.loc 1 2473 34 view .LVU1096
 3728              	.LBE62:
2477:Core/Src/main.c ****       g_voices[v].frac_q12 = (uint16_t)(adv & 0x0FFFU);
 3729              		.loc 1 2477 7 is_stmt 1 view .LVU1097
2477:Core/Src/main.c ****       g_voices[v].frac_q12 = (uint16_t)(adv & 0x0FFFU);
 3730              		.loc 1 2477 18 is_stmt 0 view .LVU1098
 3731 0426 6349     		ldr	r1, .L391+4
 3732 0428 01EB0B11 		add	r1, r1, fp, lsl #4
 3733 042c 4A68     		ldr	r2, [r1, #4]
2477:Core/Src/main.c ****       g_voices[v].frac_q12 = (uint16_t)(adv & 0x0FFFU);
 3734              		.loc 1 2477 23 view .LVU1099
 3735 042e 02EB1332 		add	r2, r2, r3, lsr #12
 3736 0432 4A60     		str	r2, [r1, #4]
2478:Core/Src/main.c **** 
 3737              		.loc 1 2478 7 is_stmt 1 view .LVU1100
2478:Core/Src/main.c **** 
 3738              		.loc 1 2478 30 is_stmt 0 view .LVU1101
 3739 0434 C3F30B03 		ubfx	r3, r3, #0, #12
 3740              	.LVL389:
2478:Core/Src/main.c **** 
 3741              		.loc 1 2478 28 view .LVU1102
 3742 0438 0B81     		strh	r3, [r1, #8]	@ movhi
2480:Core/Src/main.c **** 
 3743              		.loc 1 2480 7 is_stmt 1 view .LVU1103
2480:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 135


 3744              		.loc 1 2480 27 is_stmt 0 view .LVU1104
 3745 043a B1F90C50 		ldrsh	r5, [r1, #12]
2480:Core/Src/main.c **** 
 3746              		.loc 1 2480 14 view .LVU1105
 3747 043e 00FB05F5 		mul	r5, r0, r5
2480:Core/Src/main.c **** 
 3748              		.loc 1 2480 9 view .LVU1106
 3749 0442 ED13     		asrs	r5, r5, #15
 3750              	.LVL390:
2482:Core/Src/main.c **** 
 3751              		.loc 1 2482 7 is_stmt 1 view .LVU1107
2482:Core/Src/main.c **** 
 3752              		.loc 1 2482 15 is_stmt 0 view .LVU1108
 3753 0444 04F00F04 		and	r4, r4, #15
 3754              	.LVL391:
2484:Core/Src/main.c ****       {
 3755              		.loc 1 2484 7 is_stmt 1 view .LVU1109
2484:Core/Src/main.c ****       {
 3756              		.loc 1 2484 28 is_stmt 0 view .LVU1110
 3757 0448 694B     		ldr	r3, .L391+64
 3758 044a 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2484:Core/Src/main.c ****       {
 3759              		.loc 1 2484 10 view .LVU1111
 3760 044c 002B     		cmp	r3, #0
 3761 044e 7FF4A8AE 		bne	.L379
 3762              	.LVL392:
 3763              	.L295:
2489:Core/Src/main.c ****       {
 3764              		.loc 1 2489 7 is_stmt 1 view .LVU1112
2489:Core/Src/main.c ****       {
 3765              		.loc 1 2489 26 is_stmt 0 view .LVU1113
 3766 0452 684B     		ldr	r3, .L391+68
 3767 0454 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2489:Core/Src/main.c ****       {
 3768              		.loc 1 2489 10 view .LVU1114
 3769 0456 002B     		cmp	r3, #0
 3770 0458 7FF4B2AE 		bne	.L380
 3771              	.LVL393:
 3772              	.L296:
2494:Core/Src/main.c ****       {
 3773              		.loc 1 2494 7 is_stmt 1 view .LVU1115
2494:Core/Src/main.c ****       {
 3774              		.loc 1 2494 29 is_stmt 0 view .LVU1116
 3775 045c 664B     		ldr	r3, .L391+72
 3776 045e 13F83430 		ldrb	r3, [r3, r4, lsl #3]	@ zero_extendqisi2
2494:Core/Src/main.c ****       {
 3777              		.loc 1 2494 10 view .LVU1117
 3778 0462 53B3     		cbz	r3, .L297
 3779              	.LBB63:
2496:Core/Src/main.c ****         if (d == 0U) d = 1U;
 3780              		.loc 1 2496 9 is_stmt 1 view .LVU1118
2496:Core/Src/main.c ****         if (d == 0U) d = 1U;
 3781              		.loc 1 2496 18 is_stmt 0 view .LVU1119
 3782 0464 644B     		ldr	r3, .L391+72
 3783 0466 03EBC403 		add	r3, r3, r4, lsl #3
 3784 046a 5B88     		ldrh	r3, [r3, #2]
 3785              	.LVL394:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 136


2497:Core/Src/main.c ****         uint16_t wp = g_trackEcho[track].writePos;
 3786              		.loc 1 2497 9 is_stmt 1 view .LVU1120
2497:Core/Src/main.c ****         uint16_t wp = g_trackEcho[track].writePos;
 3787              		.loc 1 2497 12 is_stmt 0 view .LVU1121
 3788 046c 03B9     		cbnz	r3, .L298
2497:Core/Src/main.c ****         uint16_t wp = g_trackEcho[track].writePos;
 3789              		.loc 1 2497 24 discriminator 1 view .LVU1122
 3790 046e 0123     		movs	r3, #1
 3791              	.LVL395:
 3792              	.L298:
2498:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - d) % TRACK_FX_BUF_SAMPLES);
 3793              		.loc 1 2498 9 is_stmt 1 view .LVU1123
2498:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - d) % TRACK_FX_BUF_SAMPLES);
 3794              		.loc 1 2498 18 is_stmt 0 view .LVU1124
 3795 0470 614F     		ldr	r7, .L391+72
 3796 0472 07EBC407 		add	r7, r7, r4, lsl #3
 3797 0476 FE88     		ldrh	r6, [r7, #6]
 3798              	.LVL396:
2499:Core/Src/main.c ****         int32_t delayed = g_trackEchoBuf[track][rp];
 3799              		.loc 1 2499 9 is_stmt 1 view .LVU1125
2499:Core/Src/main.c ****         int32_t delayed = g_trackEchoBuf[track][rp];
 3800              		.loc 1 2499 66 is_stmt 0 view .LVU1126
 3801 0478 F31A     		subs	r3, r6, r3
 3802              	.LVL397:
2499:Core/Src/main.c ****         int32_t delayed = g_trackEchoBuf[track][rp];
 3803              		.loc 1 2499 18 view .LVU1127
 3804 047a C3F30803 		ubfx	r3, r3, #0, #9
 3805              	.LVL398:
2500:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackEcho[track].feedbackQ8) >> 8);
 3806              		.loc 1 2500 9 is_stmt 1 view .LVU1128
2500:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackEcho[track].feedbackQ8) >> 8);
 3807              		.loc 1 2500 48 is_stmt 0 view .LVU1129
 3808 047e DFF888A1 		ldr	r10, .L391+88
 3809 0482 4FEA4428 		lsl	r8, r4, #9
 3810 0486 03EB4423 		add	r3, r3, r4, lsl #9
 3811              	.LVL399:
2500:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackEcho[track].feedbackQ8) >> 8);
 3812              		.loc 1 2500 48 view .LVU1130
 3813 048a 3AF91390 		ldrsh	r9, [r10, r3, lsl #1]
 3814              	.LVL400:
2501:Core/Src/main.c ****         g_trackEchoBuf[track][wp] = ClipS16(writeVal);
 3815              		.loc 1 2501 9 is_stmt 1 view .LVU1131
2501:Core/Src/main.c ****         g_trackEchoBuf[track][wp] = ClipS16(writeVal);
 3816              		.loc 1 2501 62 is_stmt 0 view .LVU1132
 3817 048e 3879     		ldrb	r0, [r7, #4]	@ zero_extendqisi2
2501:Core/Src/main.c ****         g_trackEchoBuf[track][wp] = ClipS16(writeVal);
 3818              		.loc 1 2501 42 view .LVU1133
 3819 0490 09FB00F0 		mul	r0, r9, r0
 3820              	.LVL401:
2502:Core/Src/main.c ****         s = ((s * (256 - g_trackEcho[track].mixQ8)) + (delayed * g_trackEcho[track].mixQ8)) >> 8;
 3821              		.loc 1 2502 9 is_stmt 1 view .LVU1134
2502:Core/Src/main.c ****         s = ((s * (256 - g_trackEcho[track].mixQ8)) + (delayed * g_trackEcho[track].mixQ8)) >> 8;
 3822              		.loc 1 2502 37 is_stmt 0 view .LVU1135
 3823 0494 05EB2020 		add	r0, r5, r0, asr #8
 3824              	.LVL402:
2502:Core/Src/main.c ****         s = ((s * (256 - g_trackEcho[track].mixQ8)) + (delayed * g_trackEcho[track].mixQ8)) >> 8;
 3825              		.loc 1 2502 37 view .LVU1136
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 137


 3826 0498 FFF7FEFF 		bl	ClipS16
 3827              	.LVL403:
2502:Core/Src/main.c ****         s = ((s * (256 - g_trackEcho[track].mixQ8)) + (delayed * g_trackEcho[track].mixQ8)) >> 8;
 3828              		.loc 1 2502 35 discriminator 1 view .LVU1137
 3829 049c B044     		add	r8, r8, r6
 3830 049e 2AF81800 		strh	r0, [r10, r8, lsl #1]	@ movhi
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3831              		.loc 1 2503 9 is_stmt 1 view .LVU1138
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3832              		.loc 1 2503 44 is_stmt 0 view .LVU1139
 3833 04a2 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3834              		.loc 1 2503 24 view .LVU1140
 3835 04a4 C3F58072 		rsb	r2, r3, #256
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3836              		.loc 1 2503 64 view .LVU1141
 3837 04a8 09FB03F3 		mul	r3, r9, r3
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3838              		.loc 1 2503 53 view .LVU1142
 3839 04ac 05FB0233 		mla	r3, r5, r2, r3
2503:Core/Src/main.c ****         g_trackEcho[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3840              		.loc 1 2503 11 view .LVU1143
 3841 04b0 1D12     		asrs	r5, r3, #8
 3842              	.LVL404:
2504:Core/Src/main.c ****       }
 3843              		.loc 1 2504 9 is_stmt 1 view .LVU1144
2504:Core/Src/main.c ****       }
 3844              		.loc 1 2504 39 is_stmt 0 view .LVU1145
 3845 04b2 0136     		adds	r6, r6, #1
 3846              	.LVL405:
2504:Core/Src/main.c ****       }
 3847              		.loc 1 2504 39 view .LVU1146
 3848 04b4 C6F30806 		ubfx	r6, r6, #0, #9
 3849              	.LVL406:
2504:Core/Src/main.c ****       }
 3850              		.loc 1 2504 37 view .LVU1147
 3851 04b8 FE80     		strh	r6, [r7, #6]	@ movhi
 3852              	.LVL407:
 3853              	.L297:
2504:Core/Src/main.c ****       }
 3854              		.loc 1 2504 37 view .LVU1148
 3855              	.LBE63:
2507:Core/Src/main.c ****       {
 3856              		.loc 1 2507 7 is_stmt 1 view .LVU1149
2507:Core/Src/main.c ****       {
 3857              		.loc 1 2507 32 is_stmt 0 view .LVU1150
 3858 04ba 04EB8403 		add	r3, r4, r4, lsl #2
 3859 04be 4F4A     		ldr	r2, .L391+76
 3860 04c0 12F81330 		ldrb	r3, [r2, r3, lsl #1]	@ zero_extendqisi2
2507:Core/Src/main.c ****       {
 3861              		.loc 1 2507 10 view .LVU1151
 3862 04c4 002B     		cmp	r3, #0
 3863 04c6 4FD0     		beq	.L299
 3864              	.LBB64:
2509:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(s);
 3865              		.loc 1 2509 9 is_stmt 1 view .LVU1152
2509:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(s);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 138


 3866              		.loc 1 2509 18 is_stmt 0 view .LVU1153
 3867 04c8 04EB8403 		add	r3, r4, r4, lsl #2
 3868 04cc 02EB4307 		add	r7, r2, r3, lsl #1
 3869 04d0 FE88     		ldrh	r6, [r7, #6]
 3870              	.LVL408:
2510:Core/Src/main.c ****         uint16_t tri = (g_trackFlanger[track].phase < 256U) ? g_trackFlanger[track].phase : (511U -
 3871              		.loc 1 2510 9 is_stmt 1 view .LVU1154
2510:Core/Src/main.c ****         uint16_t tri = (g_trackFlanger[track].phase < 256U) ? g_trackFlanger[track].phase : (511U -
 3872              		.loc 1 2510 40 is_stmt 0 view .LVU1155
 3873 04d2 2846     		mov	r0, r5
 3874 04d4 FFF7FEFF 		bl	ClipS16
 3875              	.LVL409:
2510:Core/Src/main.c ****         uint16_t tri = (g_trackFlanger[track].phase < 256U) ? g_trackFlanger[track].phase : (511U -
 3876              		.loc 1 2510 38 discriminator 1 view .LVU1156
 3877 04d8 06EB4422 		add	r2, r6, r4, lsl #9
 3878 04dc 484B     		ldr	r3, .L391+80
 3879 04de 23F81200 		strh	r0, [r3, r2, lsl #1]	@ movhi
2511:Core/Src/main.c ****         uint16_t tap = (uint16_t)(2U + ((tri * g_trackFlanger[track].depthQ8) >> 8));
 3880              		.loc 1 2511 9 is_stmt 1 view .LVU1157
2511:Core/Src/main.c ****         uint16_t tap = (uint16_t)(2U + ((tri * g_trackFlanger[track].depthQ8) >> 8));
 3881              		.loc 1 2511 46 is_stmt 0 view .LVU1158
 3882 04e2 B7F80890 		ldrh	r9, [r7, #8]
2511:Core/Src/main.c ****         uint16_t tap = (uint16_t)(2U + ((tri * g_trackFlanger[track].depthQ8) >> 8));
 3883              		.loc 1 2511 18 view .LVU1159
 3884 04e6 B9F1FF0F 		cmp	r9, #255
 3885 04ea 7FF678AE 		bls	.L359
2511:Core/Src/main.c ****         uint16_t tap = (uint16_t)(2U + ((tri * g_trackFlanger[track].depthQ8) >> 8));
 3886              		.loc 1 2511 18 discriminator 2 view .LVU1160
 3887 04ee C9F5FF73 		rsb	r3, r9, #510
 3888 04f2 0133     		adds	r3, r3, #1
 3889 04f4 9BB2     		uxth	r3, r3
 3890              	.L300:
 3891              	.LVL410:
2512:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
 3892              		.loc 1 2512 9 is_stmt 1 view .LVU1161
2512:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
 3893              		.loc 1 2512 69 is_stmt 0 view .LVU1162
 3894 04f6 04EB8402 		add	r2, r4, r4, lsl #2
 3895 04fa 404F     		ldr	r7, .L391+76
 3896 04fc 07EB4207 		add	r7, r7, r2, lsl #1
 3897 0500 7A78     		ldrb	r2, [r7, #1]	@ zero_extendqisi2
2512:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
 3898              		.loc 1 2512 46 view .LVU1163
 3899 0502 02FB03F3 		mul	r3, r2, r3
 3900              	.LVL411:
2512:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
 3901              		.loc 1 2512 24 view .LVU1164
 3902 0506 C3F30F23 		ubfx	r3, r3, #8, #16
2512:Core/Src/main.c ****         uint16_t rp = (uint16_t)((wp + TRACK_FX_BUF_SAMPLES - tap) % TRACK_FX_BUF_SAMPLES);
 3903              		.loc 1 2512 18 view .LVU1165
 3904 050a 0233     		adds	r3, r3, #2
 3905 050c 9BB2     		uxth	r3, r3
 3906              	.LVL412:
2513:Core/Src/main.c ****         int32_t delayed = g_trackFlangerBuf[track][rp];
 3907              		.loc 1 2513 9 is_stmt 1 view .LVU1166
2513:Core/Src/main.c ****         int32_t delayed = g_trackFlangerBuf[track][rp];
 3908              		.loc 1 2513 68 is_stmt 0 view .LVU1167
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 139


 3909 050e F31A     		subs	r3, r6, r3
 3910              	.LVL413:
2513:Core/Src/main.c ****         int32_t delayed = g_trackFlangerBuf[track][rp];
 3911              		.loc 1 2513 18 view .LVU1168
 3912 0510 C3F30803 		ubfx	r3, r3, #0, #9
 3913              	.LVL414:
2514:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackFlanger[track].feedbackQ8) >> 8);
 3914              		.loc 1 2514 9 is_stmt 1 view .LVU1169
2514:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackFlanger[track].feedbackQ8) >> 8);
 3915              		.loc 1 2514 51 is_stmt 0 view .LVU1170
 3916 0514 DFF8E8A0 		ldr	r10, .L391+80
 3917 0518 03EB4423 		add	r3, r3, r4, lsl #9
 3918              	.LVL415:
2514:Core/Src/main.c ****         int32_t writeVal = s + ((delayed * g_trackFlanger[track].feedbackQ8) >> 8);
 3919              		.loc 1 2514 51 view .LVU1171
 3920 051c 3AF91380 		ldrsh	r8, [r10, r3, lsl #1]
 3921              	.LVL416:
2515:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(writeVal);
 3922              		.loc 1 2515 9 is_stmt 1 view .LVU1172
2515:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(writeVal);
 3923              		.loc 1 2515 65 is_stmt 0 view .LVU1173
 3924 0520 B878     		ldrb	r0, [r7, #2]	@ zero_extendqisi2
2515:Core/Src/main.c ****         g_trackFlangerBuf[track][wp] = ClipS16(writeVal);
 3925              		.loc 1 2515 42 view .LVU1174
 3926 0522 08FB00F0 		mul	r0, r8, r0
 3927              	.LVL417:
2516:Core/Src/main.c ****         s = ((s * (256 - g_trackFlanger[track].mixQ8)) + ((s + delayed) * g_trackFlanger[track].mix
 3928              		.loc 1 2516 9 is_stmt 1 view .LVU1175
2516:Core/Src/main.c ****         s = ((s * (256 - g_trackFlanger[track].mixQ8)) + ((s + delayed) * g_trackFlanger[track].mix
 3929              		.loc 1 2516 40 is_stmt 0 view .LVU1176
 3930 0526 05EB2020 		add	r0, r5, r0, asr #8
 3931              	.LVL418:
2516:Core/Src/main.c ****         s = ((s * (256 - g_trackFlanger[track].mixQ8)) + ((s + delayed) * g_trackFlanger[track].mix
 3932              		.loc 1 2516 40 view .LVU1177
 3933 052a FFF7FEFF 		bl	ClipS16
 3934              	.LVL419:
2516:Core/Src/main.c ****         s = ((s * (256 - g_trackFlanger[track].mixQ8)) + ((s + delayed) * g_trackFlanger[track].mix
 3935              		.loc 1 2516 38 discriminator 1 view .LVU1178
 3936 052e 6302     		lsls	r3, r4, #9
 3937 0530 3344     		add	r3, r3, r6
 3938 0532 2AF81300 		strh	r0, [r10, r3, lsl #1]	@ movhi
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3939              		.loc 1 2517 9 is_stmt 1 view .LVU1179
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3940              		.loc 1 2517 47 is_stmt 0 view .LVU1180
 3941 0536 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3942              		.loc 1 2517 24 view .LVU1181
 3943 0538 C3F58072 		rsb	r2, r3, #256
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3944              		.loc 1 2517 62 view .LVU1182
 3945 053c A844     		add	r8, r8, r5
 3946              	.LVL420:
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3947              		.loc 1 2517 73 view .LVU1183
 3948 053e 08FB03F3 		mul	r3, r8, r3
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 140


 3949              		.loc 1 2517 56 view .LVU1184
 3950 0542 05FB0233 		mla	r3, r5, r2, r3
2517:Core/Src/main.c ****         g_trackFlanger[track].writePos = (uint16_t)((wp + 1U) % TRACK_FX_BUF_SAMPLES);
 3951              		.loc 1 2517 11 view .LVU1185
 3952 0546 1D12     		asrs	r5, r3, #8
 3953              	.LVL421:
2518:Core/Src/main.c ****         uint8_t st = g_trackFlanger[track].rateStep;
 3954              		.loc 1 2518 9 is_stmt 1 view .LVU1186
2518:Core/Src/main.c ****         uint8_t st = g_trackFlanger[track].rateStep;
 3955              		.loc 1 2518 42 is_stmt 0 view .LVU1187
 3956 0548 0136     		adds	r6, r6, #1
 3957              	.LVL422:
2518:Core/Src/main.c ****         uint8_t st = g_trackFlanger[track].rateStep;
 3958              		.loc 1 2518 42 view .LVU1188
 3959 054a C6F30806 		ubfx	r6, r6, #0, #9
 3960              	.LVL423:
2518:Core/Src/main.c ****         uint8_t st = g_trackFlanger[track].rateStep;
 3961              		.loc 1 2518 40 view .LVU1189
 3962 054e FE80     		strh	r6, [r7, #6]	@ movhi
2519:Core/Src/main.c ****         if (st == 0U) st = 3U;
 3963              		.loc 1 2519 9 is_stmt 1 view .LVU1190
2519:Core/Src/main.c ****         if (st == 0U) st = 3U;
 3964              		.loc 1 2519 17 is_stmt 0 view .LVU1191
 3965 0550 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 3966              	.LVL424:
2520:Core/Src/main.c ****         g_trackFlanger[track].phase = (uint16_t)((g_trackFlanger[track].phase + st) & 0x01FFU);
 3967              		.loc 1 2520 9 is_stmt 1 view .LVU1192
2520:Core/Src/main.c ****         g_trackFlanger[track].phase = (uint16_t)((g_trackFlanger[track].phase + st) & 0x01FFU);
 3968              		.loc 1 2520 12 is_stmt 0 view .LVU1193
 3969 0552 03B9     		cbnz	r3, .L301
2520:Core/Src/main.c ****         g_trackFlanger[track].phase = (uint16_t)((g_trackFlanger[track].phase + st) & 0x01FFU);
 3970              		.loc 1 2520 26 discriminator 1 view .LVU1194
 3971 0554 0323     		movs	r3, #3
 3972              	.LVL425:
 3973              	.L301:
2521:Core/Src/main.c ****       }
 3974              		.loc 1 2521 9 is_stmt 1 view .LVU1195
2521:Core/Src/main.c ****       }
 3975              		.loc 1 2521 79 is_stmt 0 view .LVU1196
 3976 0556 4B44     		add	r3, r3, r9
 3977              	.LVL426:
2521:Core/Src/main.c ****       }
 3978              		.loc 1 2521 39 view .LVU1197
 3979 0558 C3F30803 		ubfx	r3, r3, #0, #9
2521:Core/Src/main.c ****       }
 3980              		.loc 1 2521 37 view .LVU1198
 3981 055c 04EB8401 		add	r1, r4, r4, lsl #2
 3982 0560 264A     		ldr	r2, .L391+76
 3983 0562 02EB4102 		add	r2, r2, r1, lsl #1
 3984 0566 1381     		strh	r3, [r2, #8]	@ movhi
 3985              	.LVL427:
 3986              	.L299:
2521:Core/Src/main.c ****       }
 3987              		.loc 1 2521 37 view .LVU1199
 3988              	.LBE64:
2524:Core/Src/main.c ****       {
 3989              		.loc 1 2524 7 is_stmt 1 view .LVU1200
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 141


2524:Core/Src/main.c ****       {
 3990              		.loc 1 2524 29 is_stmt 0 view .LVU1201
 3991 0568 264B     		ldr	r3, .L391+84
 3992 056a 13F83430 		ldrb	r3, [r3, r4, lsl #3]	@ zero_extendqisi2
2524:Core/Src/main.c ****       {
 3993              		.loc 1 2524 10 view .LVU1202
 3994 056e 002B     		cmp	r3, #0
 3995 0570 51D0     		beq	.L302
 3996              	.LBB65:
2526:Core/Src/main.c ****         uint16_t env = g_trackComp[track].envQ15;
 3997              		.loc 1 2526 9 is_stmt 1 view .LVU1203
2526:Core/Src/main.c ****         uint16_t env = g_trackComp[track].envQ15;
 3998              		.loc 1 2526 25 is_stmt 0 view .LVU1204
 3999 0572 002D     		cmp	r5, #0
 4000 0574 FFF635AE 		blt	.L381
2526:Core/Src/main.c ****         uint16_t env = g_trackComp[track].envQ15;
 4001              		.loc 1 2526 25 discriminator 2 view .LVU1205
 4002 0578 ABB2     		uxth	r3, r5
 4003              	.L304:
 4004              	.LVL428:
2527:Core/Src/main.c ****         if (absS > env) env = (uint16_t)(env + ((absS - env) >> 2));
 4005              		.loc 1 2527 9 is_stmt 1 view .LVU1206
2527:Core/Src/main.c ****         if (absS > env) env = (uint16_t)(env + ((absS - env) >> 2));
 4006              		.loc 1 2527 18 is_stmt 0 view .LVU1207
 4007 057a 224A     		ldr	r2, .L391+84
 4008 057c 02EBC402 		add	r2, r2, r4, lsl #3
 4009 0580 D288     		ldrh	r2, [r2, #6]
 4010              	.LVL429:
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4011              		.loc 1 2528 9 is_stmt 1 view .LVU1208
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4012              		.loc 1 2528 12 is_stmt 0 view .LVU1209
 4013 0582 9342     		cmp	r3, r2
 4014 0584 7FF630AE 		bls	.L305
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4015              		.loc 1 2528 25 is_stmt 1 discriminator 1 view .LVU1210
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4016              		.loc 1 2528 55 is_stmt 0 discriminator 1 view .LVU1211
 4017 0588 9B1A     		subs	r3, r3, r2
 4018              	.LVL430:
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4019              		.loc 1 2528 31 discriminator 1 view .LVU1212
 4020 058a C3F38F03 		ubfx	r3, r3, #2, #16
2528:Core/Src/main.c ****         else env = (uint16_t)(env - ((env - absS) >> 5));
 4021              		.loc 1 2528 29 discriminator 1 view .LVU1213
 4022 058e 1344     		add	r3, r3, r2
 4023 0590 9AB2     		uxth	r2, r3
 4024              	.LVL431:
 4025              	.L306:
2530:Core/Src/main.c **** 
 4026              		.loc 1 2530 9 is_stmt 1 view .LVU1214
2530:Core/Src/main.c **** 
 4027              		.loc 1 2530 35 is_stmt 0 view .LVU1215
 4028 0592 1C4B     		ldr	r3, .L391+84
 4029 0594 03EBC403 		add	r3, r3, r4, lsl #3
 4030 0598 DA80     		strh	r2, [r3, #6]	@ movhi
2532:Core/Src/main.c ****         {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 142


 4031              		.loc 1 2532 9 is_stmt 1 view .LVU1216
2532:Core/Src/main.c ****         {
 4032              		.loc 1 2532 37 is_stmt 0 view .LVU1217
 4033 059a 5B88     		ldrh	r3, [r3, #2]
2532:Core/Src/main.c ****         {
 4034              		.loc 1 2532 12 view .LVU1218
 4035 059c 9342     		cmp	r3, r2
 4036 059e 3AD2     		bcs	.L302
 4037              	.LBB54:
2534:Core/Src/main.c ****           int32_t gainQ15 = num / env;
 4038              		.loc 1 2534 11 is_stmt 1 view .LVU1219
2534:Core/Src/main.c ****           int32_t gainQ15 = num / env;
 4039              		.loc 1 2534 19 is_stmt 0 view .LVU1220
 4040 05a0 C3EBC333 		rsb	r3, r3, r3, lsl #15
 4041              	.LVL432:
2535:Core/Src/main.c ****           if (gainQ15 < 4096) gainQ15 = 4096;
 4042              		.loc 1 2535 11 is_stmt 1 view .LVU1221
2535:Core/Src/main.c ****           if (gainQ15 < 4096) gainQ15 = 4096;
 4043              		.loc 1 2535 19 is_stmt 0 view .LVU1222
 4044 05a4 93FBF2F3 		sdiv	r3, r3, r2
 4045              	.LVL433:
2536:Core/Src/main.c ****           s = (s * gainQ15) >> 15;
 4046              		.loc 1 2536 11 is_stmt 1 view .LVU1223
2536:Core/Src/main.c ****           s = (s * gainQ15) >> 15;
 4047              		.loc 1 2536 14 is_stmt 0 view .LVU1224
 4048 05a8 B3F5805F 		cmp	r3, #4096
 4049 05ac 30DA     		bge	.L307
 4050 05ae 2DE0     		b	.L392
 4051              	.L393:
 4052              		.align	2
 4053              	.L391:
 4054 05b0 00000000 		.word	g_trackPeakQ15
 4055 05b4 00000000 		.word	g_voices
 4056 05b8 00000000 		.word	g_samples
 4057 05bc 00000000 		.word	g_padStutterEnabled
 4058 05c0 00000000 		.word	g_padStutterCount
 4059 05c4 00000000 		.word	g_padStutterInterval
 4060 05c8 00000000 		.word	g_padScratchActive
 4061 05cc 00000000 		.word	g_padScratchPhase
 4062 05d0 00000000 		.word	g_padScratchDepthQ8
 4063 05d4 00000000 		.word	g_padScratchRateQ8
 4064 05d8 00000000 		.word	g_padTurnActive
 4065 05dc 00000000 		.word	g_padTurnMode
 4066 05e0 00000000 		.word	g_padTurnAuto
 4067 05e4 00000000 		.word	g_padTurnPhase
 4068 05e8 00000000 		.word	g_padTurnRateQ8
 4069 05ec 00000000 		.word	g_padTurnCounter
 4070 05f0 00000000 		.word	g_trackFilterType
 4071 05f4 00000000 		.word	g_padFilterType
 4072 05f8 00000000 		.word	g_trackEcho
 4073 05fc 00000000 		.word	g_trackFlanger
 4074 0600 00000000 		.word	g_trackFlangerBuf
 4075 0604 00000000 		.word	g_trackComp
 4076 0608 00400000 		.word	g_trackEchoBuf
 4077              	.L392:
2536:Core/Src/main.c ****           s = (s * gainQ15) >> 15;
 4078              		.loc 1 2536 39 discriminator 1 view .LVU1225
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 143


 4079 060c 4FF48053 		mov	r3, #4096
 4080              	.LVL434:
 4081              	.L307:
2537:Core/Src/main.c ****         }
 4082              		.loc 1 2537 11 is_stmt 1 view .LVU1226
2537:Core/Src/main.c ****         }
 4083              		.loc 1 2537 18 is_stmt 0 view .LVU1227
 4084 0610 05FB03F3 		mul	r3, r5, r3
 4085              	.LVL435:
2537:Core/Src/main.c ****         }
 4086              		.loc 1 2537 13 view .LVU1228
 4087 0614 DD13     		asrs	r5, r3, #15
 4088              	.LVL436:
 4089              	.L302:
2537:Core/Src/main.c ****         }
 4090              		.loc 1 2537 13 view .LVU1229
 4091              	.LBE54:
 4092              	.LBE65:
 4093              	.LBB66:
2542:Core/Src/main.c ****         if (distMix > 255U) distMix = 255U;
 4094              		.loc 1 2542 9 is_stmt 1 view .LVU1230
2542:Core/Src/main.c ****         if (distMix > 255U) distMix = 255U;
 4095              		.loc 1 2542 51 is_stmt 0 view .LVU1231
 4096 0616 234B     		ldr	r3, .L394
 4097 0618 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2542:Core/Src/main.c ****         if (distMix > 255U) distMix = 255U;
 4098              		.loc 1 2542 82 view .LVU1232
 4099 061a 234A     		ldr	r2, .L394+4
 4100 061c 115D     		ldrb	r1, [r2, r4]	@ zero_extendqisi2
2542:Core/Src/main.c ****         if (distMix > 255U) distMix = 255U;
 4101              		.loc 1 2542 18 view .LVU1233
 4102 061e 1944     		add	r1, r1, r3
 4103              	.LVL437:
2543:Core/Src/main.c ****         s = ApplySoftDist(s, (uint8_t)distMix);
 4104              		.loc 1 2543 9 is_stmt 1 view .LVU1234
2543:Core/Src/main.c ****         s = ApplySoftDist(s, (uint8_t)distMix);
 4105              		.loc 1 2543 12 is_stmt 0 view .LVU1235
 4106 0620 FF29     		cmp	r1, #255
 4107 0622 00D9     		bls	.L308
2543:Core/Src/main.c ****         s = ApplySoftDist(s, (uint8_t)distMix);
 4108              		.loc 1 2543 37 discriminator 1 view .LVU1236
 4109 0624 FF21     		movs	r1, #255
 4110              	.LVL438:
 4111              	.L308:
2544:Core/Src/main.c **** 
 4112              		.loc 1 2544 9 is_stmt 1 view .LVU1237
2544:Core/Src/main.c **** 
 4113              		.loc 1 2544 13 is_stmt 0 view .LVU1238
 4114 0626 C9B2     		uxtb	r1, r1
 4115              	.LVL439:
2544:Core/Src/main.c **** 
 4116              		.loc 1 2544 13 view .LVU1239
 4117 0628 2846     		mov	r0, r5
 4118 062a FFF7FEFF 		bl	ApplySoftDist
 4119              	.LVL440:
2546:Core/Src/main.c ****         if (g_padBitDepth[track] < crushBits) crushBits = g_padBitDepth[track];
 4120              		.loc 1 2546 9 is_stmt 1 view .LVU1240
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 144


2546:Core/Src/main.c ****         if (g_padBitDepth[track] < crushBits) crushBits = g_padBitDepth[track];
 4121              		.loc 1 2546 17 is_stmt 0 view .LVU1241
 4122 062e 1F4B     		ldr	r3, .L394+8
 4123 0630 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 4124 0632 D9B2     		uxtb	r1, r3
 4125              	.LVL441:
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4126              		.loc 1 2547 9 is_stmt 1 view .LVU1242
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4127              		.loc 1 2547 26 is_stmt 0 view .LVU1243
 4128 0634 1E4A     		ldr	r2, .L394+12
 4129 0636 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4130              		.loc 1 2547 12 view .LVU1244
 4131 0638 9A42     		cmp	r2, r3
 4132 063a 02D2     		bcs	.L309
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4133              		.loc 1 2547 47 is_stmt 1 discriminator 1 view .LVU1245
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4134              		.loc 1 2547 57 is_stmt 0 discriminator 1 view .LVU1246
 4135 063c 1C4B     		ldr	r3, .L394+12
 4136 063e 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 4137              	.LVL442:
2547:Core/Src/main.c ****         s = ApplyBitCrush(s, crushBits);
 4138              		.loc 1 2547 57 discriminator 1 view .LVU1247
 4139 0640 C9B2     		uxtb	r1, r1
 4140              	.L309:
 4141              	.LVL443:
2548:Core/Src/main.c ****       }
 4142              		.loc 1 2548 9 is_stmt 1 view .LVU1248
2548:Core/Src/main.c ****       }
 4143              		.loc 1 2548 13 is_stmt 0 view .LVU1249
 4144 0642 FFF7FEFF 		bl	ApplyBitCrush
 4145              	.LVL444:
2548:Core/Src/main.c ****       }
 4146              		.loc 1 2548 13 view .LVU1250
 4147 0646 0546     		mov	r5, r0
 4148              	.LVL445:
2548:Core/Src/main.c ****       }
 4149              		.loc 1 2548 13 view .LVU1251
 4150              	.LBE66:
2551:Core/Src/main.c ****       {
 4151              		.loc 1 2551 7 is_stmt 1 view .LVU1252
2551:Core/Src/main.c ****       {
 4152              		.loc 1 2551 29 is_stmt 0 view .LVU1253
 4153 0648 1A4B     		ldr	r3, .L394+16
 4154 064a 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2551:Core/Src/main.c ****       {
 4155              		.loc 1 2551 10 view .LVU1254
 4156 064c 002B     		cmp	r3, #0
 4157 064e 7FF4D1AD 		bne	.L382
 4158              	.LVL446:
 4159              	.L310:
2563:Core/Src/main.c ****       {
 4160              		.loc 1 2563 7 is_stmt 1 view .LVU1255
2563:Core/Src/main.c ****       {
 4161              		.loc 1 2563 26 is_stmt 0 view .LVU1256
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 145


 4162 0652 194B     		ldr	r3, .L394+20
 4163 0654 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2563:Core/Src/main.c ****       {
 4164              		.loc 1 2563 10 view .LVU1257
 4165 0656 23B1     		cbz	r3, .L311
2563:Core/Src/main.c ****       {
 4166              		.loc 1 2563 53 discriminator 1 view .LVU1258
 4167 0658 184B     		ldr	r3, .L394+24
 4168 065a 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
2563:Core/Src/main.c ****       {
 4169              		.loc 1 2563 34 discriminator 1 view .LVU1259
 4170 065c 002B     		cmp	r3, #0
 4171 065e 7FF4E0AD 		bne	.L383
 4172              	.LVL447:
 4173              	.L311:
2569:Core/Src/main.c ****       {
 4174              		.loc 1 2569 7 is_stmt 1 view .LVU1260
2569:Core/Src/main.c ****       {
 4175              		.loc 1 2569 22 is_stmt 0 view .LVU1261
 4176 0662 174B     		ldr	r3, .L394+28
 4177 0664 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2569:Core/Src/main.c ****       {
 4178              		.loc 1 2569 10 view .LVU1262
 4179 0666 002B     		cmp	r3, #0
 4180 0668 3FF427AE 		beq	.L312
2571:Core/Src/main.c ****         {
 4181              		.loc 1 2571 9 is_stmt 1 view .LVU1263
2571:Core/Src/main.c ****         {
 4182              		.loc 1 2571 33 is_stmt 0 view .LVU1264
 4183 066c 144B     		ldr	r3, .L394+28
 4184 066e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
2571:Core/Src/main.c ****         {
 4185              		.loc 1 2571 12 view .LVU1265
 4186 0670 A342     		cmp	r3, r4
 4187 0672 3FF4E0AD 		beq	.L384
2578:Core/Src/main.c ****           {
 4188              		.loc 1 2578 11 is_stmt 1 view .LVU1266
2578:Core/Src/main.c ****           {
 4189              		.loc 1 2578 26 is_stmt 0 view .LVU1267
 4190 0676 124B     		ldr	r3, .L394+28
 4191 0678 5B88     		ldrh	r3, [r3, #2]
2578:Core/Src/main.c ****           {
 4192              		.loc 1 2578 15 view .LVU1268
 4193 067a E340     		lsrs	r3, r3, r4
2578:Core/Src/main.c ****           {
 4194              		.loc 1 2578 14 view .LVU1269
 4195 067c 13F0010F 		tst	r3, #1
 4196 0680 3FF41BAE 		beq	.L312
 4197              	.LBB67:
2580:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
 4198              		.loc 1 2580 13 is_stmt 1 view .LVU1270
2580:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
 4199              		.loc 1 2580 51 is_stmt 0 view .LVU1271
 4200 0684 0E4B     		ldr	r3, .L394+28
 4201 0686 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
2580:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
 4202              		.loc 1 2580 74 view .LVU1272
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 146


 4203 0688 1B89     		ldrh	r3, [r3, #8]
2580:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
 4204              		.loc 1 2580 61 view .LVU1273
 4205 068a 03FB02F2 		mul	r2, r3, r2
2580:Core/Src/main.c ****             if (duck > 224U) duck = 224U;
 4206              		.loc 1 2580 22 view .LVU1274
 4207 068e D30B     		lsrs	r3, r2, #15
 4208              	.LVL448:
2581:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 4209              		.loc 1 2581 13 is_stmt 1 view .LVU1275
2581:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 4210              		.loc 1 2581 16 is_stmt 0 view .LVU1276
 4211 0690 B2F5E10F 		cmp	r2, #7372800
 4212 0694 FFF40CAE 		bcc	.L316
2581:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 4213              		.loc 1 2581 35 discriminator 1 view .LVU1277
 4214 0698 E023     		movs	r3, #224
 4215              	.LVL449:
2581:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 4216              		.loc 1 2581 35 discriminator 1 view .LVU1278
 4217 069a 09E6     		b	.L316
 4218              	.LVL450:
 4219              	.L374:
2581:Core/Src/main.c ****             s = (s * (int32_t)(256U - duck)) >> 8;
 4220              		.loc 1 2581 35 discriminator 1 view .LVU1279
 4221              	.LBE67:
 4222              	.LBB68:
2588:Core/Src/main.c ****         if (track < TRACK_PEAK_COUNT && absS > g_trackPeakQ15[track]) g_trackPeakQ15[track] = absS;
 4223              		.loc 1 2588 25 discriminator 1 view .LVU1280
 4224 069c 6A42     		rsbs	r2, r5, #0
 4225 069e 92B2     		uxth	r2, r2
 4226 06a0 0FE6     		b	.L318
 4227              	.L395:
 4228 06a2 00BF     		.align	2
 4229              	.L394:
 4230 06a4 00000000 		.word	g_trackDistQ8
 4231 06a8 00000000 		.word	g_padDistQ8
 4232 06ac 00000000 		.word	g_trackBitDepth
 4233 06b0 00000000 		.word	g_padBitDepth
 4234 06b4 00000000 		.word	g_padScratchActive
 4235 06b8 00000000 		.word	g_padTurnActive
 4236 06bc 00000000 		.word	g_padTurnNoiseQ8
 4237 06c0 00000000 		.word	g_sidechain
 4238              	.LVL451:
 4239              	.L375:
2588:Core/Src/main.c ****         if (track < TRACK_PEAK_COUNT && absS > g_trackPeakQ15[track]) g_trackPeakQ15[track] = absS;
 4240              		.loc 1 2588 25 discriminator 1 view .LVU1281
 4241              	.LBE68:
 4242              	.LBE70:
 4243              	.LBE45:
2597:Core/Src/main.c ****     }
2598:Core/Src/main.c **** 
2599:Core/Src/main.c ****     if (g_sidechain.active)
 4244              		.loc 1 2599 20 view .LVU1282
 4245 06c4 DDF818A0 		ldr	r10, [sp, #24]
 4246              		.loc 1 2599 5 is_stmt 1 view .LVU1283
 4247              		.loc 1 2599 20 is_stmt 0 view .LVU1284
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 147


 4248 06c8 AD4B     		ldr	r3, .L396
 4249 06ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4250              		.loc 1 2599 8 view .LVU1285
 4251 06cc 83B1     		cbz	r3, .L322
 4252              	.LBB72:
2600:Core/Src/main.c ****     {
2601:Core/Src/main.c ****       uint16_t env = g_sidechain.envQ15;
 4253              		.loc 1 2601 7 is_stmt 1 view .LVU1286
 4254              		.loc 1 2601 16 is_stmt 0 view .LVU1287
 4255 06ce AC4B     		ldr	r3, .L396
 4256 06d0 1A89     		ldrh	r2, [r3, #8]
 4257              	.LVL452:
2602:Core/Src/main.c ****       if (srcPeak > env)
 4258              		.loc 1 2602 7 is_stmt 1 view .LVU1288
 4259              		.loc 1 2602 10 is_stmt 0 view .LVU1289
 4260 06d2 059B     		ldr	r3, [sp, #20]
 4261 06d4 9342     		cmp	r3, r2
 4262 06d6 40F2C681 		bls	.L323
 4263              	.LBB73:
2603:Core/Src/main.c ****       {
2604:Core/Src/main.c ****         uint32_t delta = srcPeak - env;
 4264              		.loc 1 2604 9 is_stmt 1 view .LVU1290
 4265              		.loc 1 2604 34 is_stmt 0 view .LVU1291
 4266 06da 991A     		subs	r1, r3, r2
 4267              	.LVL453:
2605:Core/Src/main.c ****         env = (uint16_t)(env + ((delta * g_sidechain.attackK) >> 8));
 4268              		.loc 1 2605 9 is_stmt 1 view .LVU1292
 4269              		.loc 1 2605 53 is_stmt 0 view .LVU1293
 4270 06dc A84B     		ldr	r3, .L396
 4271 06de 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 4272              		.loc 1 2605 40 view .LVU1294
 4273 06e0 01FB03F3 		mul	r3, r1, r3
 4274              		.loc 1 2605 15 view .LVU1295
 4275 06e4 C3F30F23 		ubfx	r3, r3, #8, #16
 4276              		.loc 1 2605 13 view .LVU1296
 4277 06e8 1344     		add	r3, r3, r2
 4278 06ea 9AB2     		uxth	r2, r3
 4279              	.LVL454:
 4280              	.L324:
 4281              		.loc 1 2605 13 view .LVU1297
 4282              	.LBE73:
2606:Core/Src/main.c ****       }
2607:Core/Src/main.c ****       else
2608:Core/Src/main.c ****       {
2609:Core/Src/main.c ****         uint32_t delta = env - srcPeak;
2610:Core/Src/main.c ****         env = (uint16_t)(env - ((delta * g_sidechain.releaseK) >> 8));
2611:Core/Src/main.c ****       }
2612:Core/Src/main.c ****       g_sidechain.envQ15 = env;
 4283              		.loc 1 2612 7 is_stmt 1 view .LVU1298
 4284              		.loc 1 2612 26 is_stmt 0 view .LVU1299
 4285 06ec A44B     		ldr	r3, .L396
 4286 06ee 1A81     		strh	r2, [r3, #8]	@ movhi
 4287              	.LVL455:
 4288              	.L322:
 4289              		.loc 1 2612 26 view .LVU1300
 4290              	.LBE72:
2613:Core/Src/main.c ****     }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 148


2614:Core/Src/main.c **** 
2615:Core/Src/main.c ****     g_lpL += (mixL - g_lpL) >> 3;
 4291              		.loc 1 2615 5 is_stmt 1 view .LVU1301
 4292              		.loc 1 2615 20 is_stmt 0 view .LVU1302
 4293 06f0 A44A     		ldr	r2, .L396+4
 4294 06f2 1068     		ldr	r0, [r2]
 4295 06f4 029B     		ldr	r3, [sp, #8]
 4296 06f6 1B1A     		subs	r3, r3, r0
 4297              		.loc 1 2615 11 view .LVU1303
 4298 06f8 00EBE300 		add	r0, r0, r3, asr #3
 4299 06fc 1060     		str	r0, [r2]
2616:Core/Src/main.c ****     g_lpR += (mixR - g_lpR) >> 3;
 4300              		.loc 1 2616 5 is_stmt 1 view .LVU1304
 4301              		.loc 1 2616 20 is_stmt 0 view .LVU1305
 4302 06fe A24A     		ldr	r2, .L396+8
 4303 0700 1768     		ldr	r7, [r2]
 4304 0702 039B     		ldr	r3, [sp, #12]
 4305 0704 DB1B     		subs	r3, r3, r7
 4306              		.loc 1 2616 11 view .LVU1306
 4307 0706 07EBE307 		add	r7, r7, r3, asr #3
 4308 070a 1760     		str	r7, [r2]
2617:Core/Src/main.c **** 
2618:Core/Src/main.c ****     int32_t dl = g_delayL[g_delayIdx];
 4309              		.loc 1 2618 5 is_stmt 1 view .LVU1307
 4310              		.loc 1 2618 26 is_stmt 0 view .LVU1308
 4311 070c 9F4B     		ldr	r3, .L396+12
 4312 070e D3F80080 		ldr	r8, [r3]
 4313 0712 9F4B     		ldr	r3, .L396+16
 4314 0714 33F91890 		ldrsh	r9, [r3, r8, lsl #1]
 4315              	.LVL456:
2619:Core/Src/main.c ****     int32_t dr = g_delayR[g_delayIdx];
 4316              		.loc 1 2619 5 is_stmt 1 view .LVU1309
 4317              		.loc 1 2619 26 is_stmt 0 view .LVU1310
 4318 0718 9E4B     		ldr	r3, .L396+20
 4319 071a 33F91830 		ldrsh	r3, [r3, r8, lsl #1]
 4320              	.LVL457:
2620:Core/Src/main.c **** 
2621:Core/Src/main.c ****     int32_t delayMixQ8 = g_delayActive ? g_delayMixQ8 : 0;
 4321              		.loc 1 2621 5 is_stmt 1 view .LVU1311
 4322              		.loc 1 2621 40 is_stmt 0 view .LVU1312
 4323 071e 9E4A     		ldr	r2, .L396+24
 4324 0720 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4325              		.loc 1 2621 55 view .LVU1313
 4326 0722 002A     		cmp	r2, #0
 4327 0724 00F0AA81 		beq	.L365
 4328              		.loc 1 2621 55 discriminator 1 view .LVU1314
 4329 0728 9C4A     		ldr	r2, .L396+28
 4330 072a 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 4331 072c E4B2     		uxtb	r4, r4
 4332              	.L325:
 4333              	.LVL458:
2622:Core/Src/main.c ****     int32_t outL = g_lpL + ((dl * delayMixQ8) >> 8);
 4334              		.loc 1 2622 5 is_stmt 1 view .LVU1315
 4335              		.loc 1 2622 33 is_stmt 0 view .LVU1316
 4336 072e 09FB04F5 		mul	r5, r9, r4
 4337              		.loc 1 2622 13 view .LVU1317
 4338 0732 00EB2525 		add	r5, r0, r5, asr #8
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 149


 4339              	.LVL459:
2623:Core/Src/main.c ****     int32_t outR = g_lpR + ((dr * delayMixQ8) >> 8);
 4340              		.loc 1 2623 5 is_stmt 1 view .LVU1318
 4341              		.loc 1 2623 33 is_stmt 0 view .LVU1319
 4342 0736 03FB04F4 		mul	r4, r3, r4
 4343              	.LVL460:
 4344              		.loc 1 2623 13 view .LVU1320
 4345 073a 07EB2424 		add	r4, r7, r4, asr #8
 4346              	.LVL461:
2624:Core/Src/main.c **** 
2625:Core/Src/main.c ****     int32_t fbQ8 = g_delayActive ? g_delayFbQ8 : 0;
 4347              		.loc 1 2625 5 is_stmt 1 view .LVU1321
 4348              		.loc 1 2625 34 is_stmt 0 view .LVU1322
 4349 073e 964A     		ldr	r2, .L396+24
 4350 0740 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4351              		.loc 1 2625 48 view .LVU1323
 4352 0742 002A     		cmp	r2, #0
 4353 0744 00F09C81 		beq	.L366
 4354              		.loc 1 2625 48 discriminator 1 view .LVU1324
 4355 0748 954A     		ldr	r2, .L396+32
 4356 074a 1678     		ldrb	r6, [r2]	@ zero_extendqisi2
 4357 074c F6B2     		uxtb	r6, r6
 4358              	.L326:
 4359              	.LVL462:
2626:Core/Src/main.c ****     g_delayL[g_delayIdx] = ClipS16((g_lpL >> 1) + ((dr * fbQ8) >> 9));
 4360              		.loc 1 2626 5 is_stmt 1 view .LVU1325
 4361              		.loc 1 2626 56 is_stmt 0 view .LVU1326
 4362 074e 06FB03F3 		mul	r3, r6, r3
 4363              	.LVL463:
 4364              		.loc 1 2626 64 view .LVU1327
 4365 0752 5B12     		asrs	r3, r3, #9
 4366              		.loc 1 2626 28 view .LVU1328
 4367 0754 03EB6000 		add	r0, r3, r0, asr #1
 4368 0758 FFF7FEFF 		bl	ClipS16
 4369              	.LVL464:
 4370              		.loc 1 2626 26 discriminator 1 view .LVU1329
 4371 075c 8C4B     		ldr	r3, .L396+16
 4372 075e 23F81800 		strh	r0, [r3, r8, lsl #1]	@ movhi
2627:Core/Src/main.c ****     g_delayR[g_delayIdx] = ClipS16((g_lpR >> 1) + ((dl * fbQ8) >> 9));
 4373              		.loc 1 2627 5 is_stmt 1 view .LVU1330
 4374              		.loc 1 2627 56 is_stmt 0 view .LVU1331
 4375 0762 09FB06F0 		mul	r0, r9, r6
 4376              		.loc 1 2627 64 view .LVU1332
 4377 0766 4012     		asrs	r0, r0, #9
 4378              		.loc 1 2627 28 view .LVU1333
 4379 0768 00EB6700 		add	r0, r0, r7, asr #1
 4380 076c FFF7FEFF 		bl	ClipS16
 4381              	.LVL465:
 4382              		.loc 1 2627 26 discriminator 1 view .LVU1334
 4383 0770 884B     		ldr	r3, .L396+20
 4384 0772 23F81800 		strh	r0, [r3, r8, lsl #1]	@ movhi
2628:Core/Src/main.c **** 
2629:Core/Src/main.c ****     if (g_fxFlangerOn && g_flangerEnabled)
 4385              		.loc 1 2629 5 is_stmt 1 view .LVU1335
 4386              		.loc 1 2629 9 is_stmt 0 view .LVU1336
 4387 0776 8B4B     		ldr	r3, .L396+36
 4388 0778 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 150


 4389              		.loc 1 2629 8 view .LVU1337
 4390 077a 002B     		cmp	r3, #0
 4391 077c 4AD0     		beq	.L327
 4392              		.loc 1 2629 23 discriminator 1 view .LVU1338
 4393 077e 8A4B     		ldr	r3, .L396+40
 4394 0780 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4395 0782 002B     		cmp	r3, #0
 4396 0784 46D0     		beq	.L327
 4397              	.LBB75:
2630:Core/Src/main.c ****     {
2631:Core/Src/main.c ****       uint32_t tri = (g_flangerPhase < 256U) ? g_flangerPhase : (511U - g_flangerPhase);
 4398              		.loc 1 2631 7 is_stmt 1 view .LVU1339
 4399              		.loc 1 2631 38 is_stmt 0 view .LVU1340
 4400 0786 894B     		ldr	r3, .L396+44
 4401 0788 1A88     		ldrh	r2, [r3]
 4402              		.loc 1 2631 63 view .LVU1341
 4403 078a FF2A     		cmp	r2, #255
 4404 078c 00F27A81 		bhi	.L328
 4405              		.loc 1 2631 63 discriminator 1 view .LVU1342
 4406 0790 1346     		mov	r3, r2
 4407              	.L329:
 4408              	.LVL466:
2632:Core/Src/main.c ****       uint32_t depth = g_flangerDepth;
 4409              		.loc 1 2632 7 is_stmt 1 view .LVU1343
 4410              		.loc 1 2632 16 is_stmt 0 view .LVU1344
 4411 0792 8749     		ldr	r1, .L396+48
 4412 0794 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 4413              	.LVL467:
2633:Core/Src/main.c ****       uint32_t tap = 12U + ((tri * depth) >> 8);
 4414              		.loc 1 2633 7 is_stmt 1 view .LVU1345
 4415              		.loc 1 2633 34 is_stmt 0 view .LVU1346
 4416 0796 01FB03F3 		mul	r3, r1, r3
 4417              	.LVL468:
 4418              		.loc 1 2633 43 view .LVU1347
 4419 079a 1B0A     		lsrs	r3, r3, #8
 4420              		.loc 1 2633 16 view .LVU1348
 4421 079c 0C33     		adds	r3, r3, #12
 4422              	.LVL469:
2634:Core/Src/main.c ****       uint32_t idxF = (g_delayIdx + DELAY_SAMPLES - tap) % DELAY_SAMPLES;
 4423              		.loc 1 2634 7 is_stmt 1 view .LVU1349
 4424              		.loc 1 2634 51 is_stmt 0 view .LVU1350
 4425 079e A8EB0308 		sub	r8, r8, r3
 4426 07a2 41F27071 		movw	r1, #6000
 4427              	.LVL470:
 4428              		.loc 1 2634 51 view .LVU1351
 4429 07a6 8844     		add	r8, r8, r1
 4430              		.loc 1 2634 16 view .LVU1352
 4431 07a8 824B     		ldr	r3, .L396+52
 4432              	.LVL471:
 4433              		.loc 1 2634 16 view .LVU1353
 4434 07aa A3FB0803 		umull	r0, r3, r3, r8
 4435 07ae DB09     		lsrs	r3, r3, #7
 4436 07b0 01FB1383 		mls	r3, r1, r3, r8
 4437              	.LVL472:
2635:Core/Src/main.c ****       int32_t dL = g_delayL[idxF];
 4438              		.loc 1 2635 7 is_stmt 1 view .LVU1354
 4439              		.loc 1 2635 28 is_stmt 0 view .LVU1355
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 151


 4440 07b4 7649     		ldr	r1, .L396+16
 4441 07b6 31F91310 		ldrsh	r1, [r1, r3, lsl #1]
 4442              	.LVL473:
2636:Core/Src/main.c ****       int32_t dR = g_delayR[idxF];
 4443              		.loc 1 2636 7 is_stmt 1 view .LVU1356
 4444              		.loc 1 2636 28 is_stmt 0 view .LVU1357
 4445 07ba 7648     		ldr	r0, .L396+20
 4446 07bc 30F91330 		ldrsh	r3, [r0, r3, lsl #1]
 4447              	.LVL474:
2637:Core/Src/main.c ****       int32_t fbL = (dL * g_flangerFeedbackQ8) >> 9;
 4448              		.loc 1 2637 7 is_stmt 1 view .LVU1358
 4449              		.loc 1 2637 25 is_stmt 0 view .LVU1359
 4450 07c0 7D48     		ldr	r0, .L396+56
 4451 07c2 0678     		ldrb	r6, [r0]	@ zero_extendqisi2
 4452              	.LVL475:
 4453              		.loc 1 2637 25 view .LVU1360
 4454 07c4 01FB06F6 		mul	r6, r1, r6
 4455              	.LVL476:
2638:Core/Src/main.c ****       int32_t fbR = (dR * g_flangerFeedbackQ8) >> 9;
 4456              		.loc 1 2638 7 is_stmt 1 view .LVU1361
 4457              		.loc 1 2638 25 is_stmt 0 view .LVU1362
 4458 07c8 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 4459 07ca 03FB00F0 		mul	r0, r3, r0
 4460              	.LVL477:
2639:Core/Src/main.c ****       outL += ((dL + fbL) * g_flangerMixQ8) >> 9;
 4461              		.loc 1 2639 7 is_stmt 1 view .LVU1363
 4462              		.loc 1 2639 20 is_stmt 0 view .LVU1364
 4463 07ce 01EB6621 		add	r1, r1, r6, asr #9
 4464              	.LVL478:
 4465              		.loc 1 2639 27 view .LVU1365
 4466 07d2 7A4E     		ldr	r6, .L396+60
 4467              	.LVL479:
 4468              		.loc 1 2639 27 view .LVU1366
 4469 07d4 3778     		ldrb	r7, [r6]	@ zero_extendqisi2
 4470 07d6 07FB01F1 		mul	r1, r7, r1
 4471              		.loc 1 2639 12 view .LVU1367
 4472 07da 05EB6125 		add	r5, r5, r1, asr #9
 4473              	.LVL480:
2640:Core/Src/main.c ****       outR += ((dR + fbR) * g_flangerMixQ8) >> 9;
 4474              		.loc 1 2640 7 is_stmt 1 view .LVU1368
 4475              		.loc 1 2640 20 is_stmt 0 view .LVU1369
 4476 07de 03EB6023 		add	r3, r3, r0, asr #9
 4477              	.LVL481:
 4478              		.loc 1 2640 27 view .LVU1370
 4479 07e2 3178     		ldrb	r1, [r6]	@ zero_extendqisi2
 4480 07e4 01FB03F3 		mul	r3, r1, r3
 4481              		.loc 1 2640 12 view .LVU1371
 4482 07e8 04EB6324 		add	r4, r4, r3, asr #9
 4483              	.LVL482:
2641:Core/Src/main.c ****       uint8_t st = g_flangerRateStep;
 4484              		.loc 1 2641 7 is_stmt 1 view .LVU1372
 4485              		.loc 1 2641 15 is_stmt 0 view .LVU1373
 4486 07ec 744B     		ldr	r3, .L396+64
 4487 07ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4488 07f0 DBB2     		uxtb	r3, r3
 4489              	.LVL483:
2642:Core/Src/main.c ****       if (g_fxSparkleOn) st = (uint8_t)(st + 2U);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 152


 4490              		.loc 1 2642 7 is_stmt 1 view .LVU1374
 4491              		.loc 1 2642 11 is_stmt 0 view .LVU1375
 4492 07f2 7449     		ldr	r1, .L396+68
 4493 07f4 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 4494              		.loc 1 2642 10 view .LVU1376
 4495 07f6 09B1     		cbz	r1, .L330
 4496              		.loc 1 2642 26 is_stmt 1 discriminator 1 view .LVU1377
 4497              		.loc 1 2642 29 is_stmt 0 discriminator 1 view .LVU1378
 4498 07f8 0233     		adds	r3, r3, #2
 4499              	.LVL484:
 4500              		.loc 1 2642 29 discriminator 1 view .LVU1379
 4501 07fa DBB2     		uxtb	r3, r3
 4502              	.LVL485:
 4503              	.L330:
2643:Core/Src/main.c ****       if (st < 1U) st = 1U;
 4504              		.loc 1 2643 7 is_stmt 1 view .LVU1380
 4505              		.loc 1 2643 10 is_stmt 0 view .LVU1381
 4506 07fc 03B9     		cbnz	r3, .L331
 4507              		.loc 1 2643 23 discriminator 1 view .LVU1382
 4508 07fe 0123     		movs	r3, #1
 4509              	.LVL486:
 4510              	.L331:
2644:Core/Src/main.c ****       g_flangerPhase += st;
 4511              		.loc 1 2644 7 is_stmt 1 view .LVU1383
 4512              		.loc 1 2644 22 is_stmt 0 view .LVU1384
 4513 0800 1344     		add	r3, r3, r2
 4514              	.LVL487:
 4515              		.loc 1 2644 22 view .LVU1385
 4516 0802 9BB2     		uxth	r3, r3
 4517 0804 694A     		ldr	r2, .L396+44
 4518 0806 1380     		strh	r3, [r2]	@ movhi
2645:Core/Src/main.c ****       if (g_flangerPhase >= 512U) g_flangerPhase = 0;
 4519              		.loc 1 2645 7 is_stmt 1 view .LVU1386
 4520              		.loc 1 2645 10 is_stmt 0 view .LVU1387
 4521 0808 B3F5007F 		cmp	r3, #512
 4522 080c 02D3     		bcc	.L327
 4523              		.loc 1 2645 35 is_stmt 1 discriminator 1 view .LVU1388
 4524              		.loc 1 2645 50 is_stmt 0 discriminator 1 view .LVU1389
 4525 080e 1346     		mov	r3, r2
 4526 0810 0022     		movs	r2, #0
 4527 0812 1A80     		strh	r2, [r3]	@ movhi
 4528              	.LVL488:
 4529              	.L327:
 4530              		.loc 1 2645 50 discriminator 1 view .LVU1390
 4531              	.LBE75:
2646:Core/Src/main.c ****     }
2647:Core/Src/main.c **** 
2648:Core/Src/main.c ****     if (g_phaserEnabled)
 4532              		.loc 1 2648 5 is_stmt 1 view .LVU1391
 4533              		.loc 1 2648 9 is_stmt 0 view .LVU1392
 4534 0814 6C4B     		ldr	r3, .L396+72
 4535 0816 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4536              		.loc 1 2648 8 view .LVU1393
 4537 0818 002B     		cmp	r3, #0
 4538 081a 35D0     		beq	.L332
 4539              	.LBB76:
2649:Core/Src/main.c ****     {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 153


2650:Core/Src/main.c ****       uint16_t tri = (g_phaserPhase < 256U) ? g_phaserPhase : (511U - g_phaserPhase);
 4540              		.loc 1 2650 7 is_stmt 1 view .LVU1394
 4541              		.loc 1 2650 37 is_stmt 0 view .LVU1395
 4542 081c 6B4B     		ldr	r3, .L396+76
 4543 081e 1B88     		ldrh	r3, [r3]
 4544 0820 9BB2     		uxth	r3, r3
 4545              		.loc 1 2650 16 view .LVU1396
 4546 0822 FF2B     		cmp	r3, #255
 4547 0824 40F23281 		bls	.L333
 4548              		.loc 1 2650 69 discriminator 1 view .LVU1397
 4549 0828 684B     		ldr	r3, .L396+76
 4550 082a 1B88     		ldrh	r3, [r3]
 4551 082c 9BB2     		uxth	r3, r3
 4552              		.loc 1 2650 16 discriminator 1 view .LVU1398
 4553 082e C3F5FF73 		rsb	r3, r3, #510
 4554 0832 0133     		adds	r3, r3, #1
 4555 0834 9BB2     		uxth	r3, r3
 4556              	.L334:
 4557              	.LVL489:
2651:Core/Src/main.c ****       int32_t aQ8 = 64 + ((tri * g_phaserDepthQ8) >> 8);
 4558              		.loc 1 2651 7 is_stmt 1 view .LVU1399
 4559              		.loc 1 2651 32 is_stmt 0 view .LVU1400
 4560 0836 664A     		ldr	r2, .L396+80
 4561 0838 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4562 083a 02FB03F3 		mul	r3, r2, r3
 4563              	.LVL490:
 4564              		.loc 1 2651 51 view .LVU1401
 4565 083e 1B12     		asrs	r3, r3, #8
 4566              		.loc 1 2651 15 view .LVU1402
 4567 0840 4033     		adds	r3, r3, #64
 4568              	.LVL491:
2652:Core/Src/main.c ****       int32_t fbIn = ((int32_t)g_phaserLast * g_phaserFeedbackQ8) >> 8;
 4569              		.loc 1 2652 7 is_stmt 1 view .LVU1403
 4570              		.loc 1 2652 23 is_stmt 0 view .LVU1404
 4571 0842 644E     		ldr	r6, .L396+84
 4572 0844 3088     		ldrh	r0, [r6]
 4573 0846 00B2     		sxth	r0, r0
 4574              		.loc 1 2652 45 view .LVU1405
 4575 0848 634A     		ldr	r2, .L396+88
 4576 084a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4577 084c 02FB00F0 		mul	r0, r2, r0
 4578              	.LVL492:
2653:Core/Src/main.c ****       int32_t apL = (outL + fbIn) + ((aQ8 * (int32_t)g_phaserLast) >> 8);
 4579              		.loc 1 2653 7 is_stmt 1 view .LVU1406
 4580              		.loc 1 2653 27 is_stmt 0 view .LVU1407
 4581 0850 05EB2020 		add	r0, r5, r0, asr #8
 4582              	.LVL493:
 4583              		.loc 1 2653 45 view .LVU1408
 4584 0854 3288     		ldrh	r2, [r6]
 4585              		.loc 1 2653 45 view .LVU1409
 4586 0856 12B2     		sxth	r2, r2
 4587              		.loc 1 2653 43 view .LVU1410
 4588 0858 03FB02F2 		mul	r2, r3, r2
 4589              		.loc 1 2653 15 view .LVU1411
 4590 085c 00EB2220 		add	r0, r0, r2, asr #8
 4591              	.LVL494:
2654:Core/Src/main.c ****       outL = g_phaserLast - ((aQ8 * apL) >> 8);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 154


 4592              		.loc 1 2654 7 is_stmt 1 view .LVU1412
 4593              		.loc 1 2654 27 is_stmt 0 view .LVU1413
 4594 0860 3588     		ldrh	r5, [r6]
 4595              	.LVL495:
 4596              		.loc 1 2654 27 view .LVU1414
 4597 0862 2DB2     		sxth	r5, r5
 4598              		.loc 1 2654 35 view .LVU1415
 4599 0864 00FB03F3 		mul	r3, r0, r3
 4600              	.LVL496:
 4601              		.loc 1 2654 12 view .LVU1416
 4602 0868 A5EB2325 		sub	r5, r5, r3, asr #8
 4603              	.LVL497:
2655:Core/Src/main.c ****       g_phaserLast = (int16_t)ClipS16(apL);
 4604              		.loc 1 2655 7 is_stmt 1 view .LVU1417
 4605              		.loc 1 2655 31 is_stmt 0 view .LVU1418
 4606 086c FFF7FEFF 		bl	ClipS16
 4607              	.LVL498:
 4608              		.loc 1 2655 20 discriminator 1 view .LVU1419
 4609 0870 3080     		strh	r0, [r6]	@ movhi
2656:Core/Src/main.c ****       outR = outR + (outL >> 3);
 4610              		.loc 1 2656 7 is_stmt 1 view .LVU1420
 4611              		.loc 1 2656 12 is_stmt 0 view .LVU1421
 4612 0872 04EBE504 		add	r4, r4, r5, asr #3
 4613              	.LVL499:
2657:Core/Src/main.c ****       g_phaserPhase = (uint16_t)((g_phaserPhase + g_phaserRateStep) & 0x01FFU);
 4614              		.loc 1 2657 7 is_stmt 1 view .LVU1422
 4615              		.loc 1 2657 49 is_stmt 0 view .LVU1423
 4616 0876 594B     		ldr	r3, .L396+92
 4617 0878 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 4618 087a 544A     		ldr	r2, .L396+76
 4619 087c 1388     		ldrh	r3, [r2]
 4620 087e 11FA83F3 		uxtah	r3, r1, r3
 4621              		.loc 1 2657 23 view .LVU1424
 4622 0882 C3F30803 		ubfx	r3, r3, #0, #9
 4623              		.loc 1 2657 21 view .LVU1425
 4624 0886 1380     		strh	r3, [r2]	@ movhi
 4625              	.LVL500:
 4626              	.L332:
 4627              		.loc 1 2657 21 view .LVU1426
 4628              	.LBE76:
2658:Core/Src/main.c ****     }
2659:Core/Src/main.c **** 
2660:Core/Src/main.c ****     int32_t mv = g_masterVolume;
 4629              		.loc 1 2660 5 is_stmt 1 view .LVU1427
 4630              		.loc 1 2660 13 is_stmt 0 view .LVU1428
 4631 0888 554B     		ldr	r3, .L396+96
 4632 088a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4633 088c DAB2     		uxtb	r2, r3
 4634              	.LVL501:
2661:Core/Src/main.c ****     if (mv < 0) mv = 0;
 4635              		.loc 1 2661 5 is_stmt 1 view .LVU1429
2662:Core/Src/main.c ****     if (mv > 180) mv = 180;
 4636              		.loc 1 2662 5 view .LVU1430
 4637              		.loc 1 2662 8 is_stmt 0 view .LVU1431
 4638 088e B42B     		cmp	r3, #180
 4639 0890 00DD     		ble	.L335
 4640              		.loc 1 2662 22 discriminator 1 view .LVU1432
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 155


 4641 0892 B422     		movs	r2, #180
 4642              	.LVL502:
 4643              	.L335:
2663:Core/Src/main.c ****     outL = (outL * mv) / 100;
 4644              		.loc 1 2663 5 is_stmt 1 view .LVU1433
 4645              		.loc 1 2663 18 is_stmt 0 view .LVU1434
 4646 0894 02FB05F5 		mul	r5, r2, r5
 4647              	.LVL503:
 4648              		.loc 1 2663 10 view .LVU1435
 4649 0898 524B     		ldr	r3, .L396+100
 4650 089a 83FB0501 		smull	r0, r1, r3, r5
 4651 089e E817     		asrs	r0, r5, #31
 4652 08a0 C0EB6110 		rsb	r0, r0, r1, asr #5
 4653              	.LVL504:
2664:Core/Src/main.c ****     outR = (outR * mv) / 100;
 4654              		.loc 1 2664 5 is_stmt 1 view .LVU1436
 4655              		.loc 1 2664 18 is_stmt 0 view .LVU1437
 4656 08a4 02FB04F4 		mul	r4, r2, r4
 4657              	.LVL505:
 4658              		.loc 1 2664 10 view .LVU1438
 4659 08a8 83FB0423 		smull	r2, r3, r3, r4
 4660              	.LVL506:
 4661              		.loc 1 2664 10 view .LVU1439
 4662 08ac E417     		asrs	r4, r4, #31
 4663 08ae C4EB6314 		rsb	r4, r4, r3, asr #5
 4664              	.LVL507:
2665:Core/Src/main.c ****     outL = (outL * g_abMasterTrimQ8) >> 8;
 4665              		.loc 1 2665 5 is_stmt 1 view .LVU1440
 4666              		.loc 1 2665 18 is_stmt 0 view .LVU1441
 4667 08b2 4D4B     		ldr	r3, .L396+104
 4668 08b4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 4669 08b6 02FB00F0 		mul	r0, r2, r0
 4670              	.LVL508:
 4671              		.loc 1 2665 10 view .LVU1442
 4672 08ba 0012     		asrs	r0, r0, #8
 4673              	.LVL509:
2666:Core/Src/main.c ****     outR = (outR * g_abMasterTrimQ8) >> 8;
 4674              		.loc 1 2666 5 is_stmt 1 view .LVU1443
 4675              		.loc 1 2666 18 is_stmt 0 view .LVU1444
 4676 08bc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4677 08be 03FB04F4 		mul	r4, r3, r4
 4678              	.LVL510:
 4679              		.loc 1 2666 10 view .LVU1445
 4680 08c2 2412     		asrs	r4, r4, #8
 4681              	.LVL511:
2667:Core/Src/main.c **** 
2668:Core/Src/main.c ****     if (g_globalSrReduce > 1U)
 4682              		.loc 1 2668 5 is_stmt 1 view .LVU1446
 4683              		.loc 1 2668 26 is_stmt 0 view .LVU1447
 4684 08c4 494B     		ldr	r3, .L396+108
 4685 08c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4686              		.loc 1 2668 8 view .LVU1448
 4687 08c8 012B     		cmp	r3, #1
 4688 08ca 13D9     		bls	.L336
2669:Core/Src/main.c ****     {
2670:Core/Src/main.c ****       if (g_globalSrPhase == 0U)
 4689              		.loc 1 2670 7 is_stmt 1 view .LVU1449
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 156


 4690              		.loc 1 2670 27 is_stmt 0 view .LVU1450
 4691 08cc 484B     		ldr	r3, .L396+112
 4692 08ce 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4693              		.loc 1 2670 10 view .LVU1451
 4694 08d0 002B     		cmp	r3, #0
 4695 08d2 40F0DF80 		bne	.L337
2671:Core/Src/main.c ****       {
2672:Core/Src/main.c ****         g_globalSrHoldL = outL;
 4696              		.loc 1 2672 9 is_stmt 1 view .LVU1452
 4697              		.loc 1 2672 25 is_stmt 0 view .LVU1453
 4698 08d6 474A     		ldr	r2, .L396+116
 4699 08d8 1060     		str	r0, [r2]
2673:Core/Src/main.c ****         g_globalSrHoldR = outR;
 4700              		.loc 1 2673 9 is_stmt 1 view .LVU1454
 4701              		.loc 1 2673 25 is_stmt 0 view .LVU1455
 4702 08da 474A     		ldr	r2, .L396+120
 4703 08dc 1460     		str	r4, [r2]
 4704              	.LVL512:
 4705              	.L338:
2674:Core/Src/main.c ****       }
2675:Core/Src/main.c ****       else
2676:Core/Src/main.c ****       {
2677:Core/Src/main.c ****         outL = g_globalSrHoldL;
2678:Core/Src/main.c ****         outR = g_globalSrHoldR;
2679:Core/Src/main.c ****       }
2680:Core/Src/main.c ****       g_globalSrPhase++;
 4706              		.loc 1 2680 7 is_stmt 1 view .LVU1456
 4707              		.loc 1 2680 22 is_stmt 0 view .LVU1457
 4708 08de 0133     		adds	r3, r3, #1
 4709 08e0 DBB2     		uxtb	r3, r3
 4710 08e2 434A     		ldr	r2, .L396+112
 4711 08e4 1370     		strb	r3, [r2]
2681:Core/Src/main.c ****       if (g_globalSrPhase >= g_globalSrReduce) g_globalSrPhase = 0U;
 4712              		.loc 1 2681 7 is_stmt 1 view .LVU1458
 4713              		.loc 1 2681 27 is_stmt 0 view .LVU1459
 4714 08e6 414A     		ldr	r2, .L396+108
 4715 08e8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4716              		.loc 1 2681 10 view .LVU1460
 4717 08ea 9A42     		cmp	r2, r3
 4718 08ec 02D8     		bhi	.L336
 4719              		.loc 1 2681 48 is_stmt 1 discriminator 1 view .LVU1461
 4720              		.loc 1 2681 64 is_stmt 0 discriminator 1 view .LVU1462
 4721 08ee 404B     		ldr	r3, .L396+112
 4722 08f0 0022     		movs	r2, #0
 4723 08f2 1A70     		strb	r2, [r3]
 4724              	.L336:
2682:Core/Src/main.c ****     }
2683:Core/Src/main.c **** 
2684:Core/Src/main.c ****     outL = ApplyBitCrush(outL, g_globalBitDepth);
 4725              		.loc 1 2684 5 is_stmt 1 view .LVU1463
 4726              		.loc 1 2684 12 is_stmt 0 view .LVU1464
 4727 08f4 414D     		ldr	r5, .L396+124
 4728 08f6 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 4729 08f8 FFF7FEFF 		bl	ApplyBitCrush
 4730              	.LVL513:
 4731              		.loc 1 2684 12 view .LVU1465
 4732 08fc 0646     		mov	r6, r0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 157


 4733              	.LVL514:
2685:Core/Src/main.c ****     outR = ApplyBitCrush(outR, g_globalBitDepth);
 4734              		.loc 1 2685 5 is_stmt 1 view .LVU1466
 4735              		.loc 1 2685 12 is_stmt 0 view .LVU1467
 4736 08fe 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 4737 0900 2046     		mov	r0, r4
 4738              	.LVL515:
 4739              		.loc 1 2685 12 view .LVU1468
 4740 0902 FFF7FEFF 		bl	ApplyBitCrush
 4741              	.LVL516:
 4742 0906 0546     		mov	r5, r0
 4743              	.LVL517:
2686:Core/Src/main.c ****     outL = ApplyGlobalDistMode(outL);
 4744              		.loc 1 2686 5 is_stmt 1 view .LVU1469
 4745              		.loc 1 2686 12 is_stmt 0 view .LVU1470
 4746 0908 3046     		mov	r0, r6
 4747              	.LVL518:
 4748              		.loc 1 2686 12 view .LVU1471
 4749 090a FFF7FEFF 		bl	ApplyGlobalDistMode
 4750              	.LVL519:
 4751 090e 0446     		mov	r4, r0
 4752              	.LVL520:
2687:Core/Src/main.c ****     outR = ApplyGlobalDistMode(outR);
 4753              		.loc 1 2687 5 is_stmt 1 view .LVU1472
 4754              		.loc 1 2687 12 is_stmt 0 view .LVU1473
 4755 0910 2846     		mov	r0, r5
 4756              	.LVL521:
 4757              		.loc 1 2687 12 view .LVU1474
 4758 0912 FFF7FEFF 		bl	ApplyGlobalDistMode
 4759              	.LVL522:
 4760 0916 0546     		mov	r5, r0
 4761              	.LVL523:
2688:Core/Src/main.c **** 
2689:Core/Src/main.c ****     outL = ApplyOnePoleFilter(outL, g_globalFilterType, g_globalFilterCutQ8, g_globalFilterResQ8, &
 4762              		.loc 1 2689 5 is_stmt 1 view .LVU1475
 4763              		.loc 1 2689 12 is_stmt 0 view .LVU1476
 4764 0918 DFF8FC80 		ldr	r8, .L396+152
 4765 091c 98F80010 		ldrb	r1, [r8]	@ zero_extendqisi2
 4766 0920 374F     		ldr	r7, .L396+128
 4767 0922 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 4768 0924 374E     		ldr	r6, .L396+132
 4769 0926 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 4770 0928 3748     		ldr	r0, .L396+136
 4771              	.LVL524:
 4772              		.loc 1 2689 12 view .LVU1477
 4773 092a 0090     		str	r0, [sp]
 4774 092c 2046     		mov	r0, r4
 4775 092e FFF7FEFF 		bl	ApplyOnePoleFilter
 4776              	.LVL525:
 4777 0932 0446     		mov	r4, r0
 4778              	.LVL526:
2690:Core/Src/main.c ****     outR = ApplyOnePoleFilter(outR, g_globalFilterType, g_globalFilterCutQ8, g_globalFilterResQ8, &
 4779              		.loc 1 2690 5 is_stmt 1 view .LVU1478
 4780              		.loc 1 2690 12 is_stmt 0 view .LVU1479
 4781 0934 98F80010 		ldrb	r1, [r8]	@ zero_extendqisi2
 4782 0938 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 4783 093a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 158


 4784 093c 3348     		ldr	r0, .L396+140
 4785              	.LVL527:
 4786              		.loc 1 2690 12 view .LVU1480
 4787 093e 0090     		str	r0, [sp]
 4788 0940 2846     		mov	r0, r5
 4789 0942 FFF7FEFF 		bl	ApplyOnePoleFilter
 4790              	.LVL528:
 4791 0946 0546     		mov	r5, r0
 4792              	.LVL529:
2691:Core/Src/main.c **** 
2692:Core/Src/main.c ****     if (g_masterCompEnabled)
 4793              		.loc 1 2692 5 is_stmt 1 view .LVU1481
 4794              		.loc 1 2692 9 is_stmt 0 view .LVU1482
 4795 0948 314B     		ldr	r3, .L396+144
 4796 094a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4797              		.loc 1 2692 8 view .LVU1483
 4798 094c 002B     		cmp	r3, #0
 4799 094e 00F0CB80 		beq	.L339
 4800              	.LBB77:
2693:Core/Src/main.c ****     {
2694:Core/Src/main.c ****       uint16_t absMix = (uint16_t)(((outL < 0 ? -outL : outL) > (outR < 0 ? -outR : outR)) ? (outL 
 4801              		.loc 1 2694 7 is_stmt 1 view .LVU1484
 4802              		.loc 1 2694 55 is_stmt 0 view .LVU1485
 4803 0952 84EAE472 		eor	r2, r4, r4, asr #31
 4804 0956 A2EBE472 		sub	r2, r2, r4, asr #31
 4805              		.loc 1 2694 83 view .LVU1486
 4806 095a 80EAE073 		eor	r3, r0, r0, asr #31
 4807 095e A3EBE073 		sub	r3, r3, r0, asr #31
 4808              		.loc 1 2694 25 view .LVU1487
 4809 0962 9A42     		cmp	r2, r3
 4810 0964 40F39E80 		ble	.L340
 4811              		.loc 1 2694 25 discriminator 1 view .LVU1488
 4812 0968 002C     		cmp	r4, #0
 4813 096a C0F29880 		blt	.L385
 4814              		.loc 1 2694 25 discriminator 4 view .LVU1489
 4815 096e A3B2     		uxth	r3, r4
 4816              	.L342:
 4817              	.LVL530:
2695:Core/Src/main.c ****       uint16_t env = g_masterCompEnvQ15;
 4818              		.loc 1 2695 7 is_stmt 1 view .LVU1490
 4819              		.loc 1 2695 16 is_stmt 0 view .LVU1491
 4820 0970 284A     		ldr	r2, .L396+148
 4821 0972 1288     		ldrh	r2, [r2]
 4822 0974 92B2     		uxth	r2, r2
 4823              	.LVL531:
2696:Core/Src/main.c ****       if (absMix > env)
 4824              		.loc 1 2696 7 is_stmt 1 view .LVU1492
 4825              		.loc 1 2696 10 is_stmt 0 view .LVU1493
 4826 0976 9342     		cmp	r3, r2
 4827 0978 40F29B80 		bls	.L344
 4828 097c 4EE0     		b	.L397
 4829              	.L398:
 4830 097e 00BF     		.align	2
 4831              	.L396:
 4832 0980 00000000 		.word	g_sidechain
 4833 0984 00000000 		.word	g_lpL
 4834 0988 00000000 		.word	g_lpR
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 159


 4835 098c 00000000 		.word	g_delayIdx
 4836 0990 E0AE0000 		.word	g_delayL
 4837 0994 00800000 		.word	g_delayR
 4838 0998 00000000 		.word	g_delayActive
 4839 099c 00000000 		.word	g_delayMixQ8
 4840 09a0 00000000 		.word	g_delayFbQ8
 4841 09a4 00000000 		.word	g_fxFlangerOn
 4842 09a8 00000000 		.word	g_flangerEnabled
 4843 09ac 00000000 		.word	g_flangerPhase
 4844 09b0 00000000 		.word	g_flangerDepth
 4845 09b4 F1197605 		.word	91625969
 4846 09b8 00000000 		.word	g_flangerFeedbackQ8
 4847 09bc 00000000 		.word	g_flangerMixQ8
 4848 09c0 00000000 		.word	g_flangerRateStep
 4849 09c4 00000000 		.word	g_fxSparkleOn
 4850 09c8 00000000 		.word	g_phaserEnabled
 4851 09cc 00000000 		.word	g_phaserPhase
 4852 09d0 00000000 		.word	g_phaserDepthQ8
 4853 09d4 00000000 		.word	g_phaserLast
 4854 09d8 00000000 		.word	g_phaserFeedbackQ8
 4855 09dc 00000000 		.word	g_phaserRateStep
 4856 09e0 00000000 		.word	g_masterVolume
 4857 09e4 1F85EB51 		.word	1374389535
 4858 09e8 00000000 		.word	g_abMasterTrimQ8
 4859 09ec 00000000 		.word	g_globalSrReduce
 4860 09f0 00000000 		.word	g_globalSrPhase
 4861 09f4 00000000 		.word	g_globalSrHoldL
 4862 09f8 00000000 		.word	g_globalSrHoldR
 4863 09fc 00000000 		.word	g_globalBitDepth
 4864 0a00 00000000 		.word	g_globalFilterCutQ8
 4865 0a04 00000000 		.word	g_globalFilterResQ8
 4866 0a08 00000000 		.word	g_globalFilterStateL
 4867 0a0c 00000000 		.word	g_globalFilterStateR
 4868 0a10 00000000 		.word	g_masterCompEnabled
 4869 0a14 00000000 		.word	g_masterCompEnvQ15
 4870 0a18 00000000 		.word	g_globalFilterType
 4871              	.L397:
 4872              	.LBB78:
2697:Core/Src/main.c ****       {
2698:Core/Src/main.c ****         uint32_t d = absMix - env;
 4873              		.loc 1 2698 9 is_stmt 1 view .LVU1494
 4874              		.loc 1 2698 29 is_stmt 0 view .LVU1495
 4875 0a1c 9B1A     		subs	r3, r3, r2
 4876              	.LVL532:
2699:Core/Src/main.c ****         env = (uint16_t)(env + ((d * g_masterCompAttackK) >> 8));
 4877              		.loc 1 2699 9 is_stmt 1 view .LVU1496
 4878              		.loc 1 2699 36 is_stmt 0 view .LVU1497
 4879 0a1e 5D49     		ldr	r1, .L399
 4880 0a20 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 4881 0a22 01FB03F3 		mul	r3, r1, r3
 4882              	.LVL533:
 4883              		.loc 1 2699 15 view .LVU1498
 4884 0a26 C3F30F23 		ubfx	r3, r3, #8, #16
 4885              		.loc 1 2699 13 view .LVU1499
 4886 0a2a 1344     		add	r3, r3, r2
 4887 0a2c 9AB2     		uxth	r2, r3
 4888              	.LVL534:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 160


 4889              	.L345:
 4890              		.loc 1 2699 13 view .LVU1500
 4891              	.LBE78:
2700:Core/Src/main.c ****       }
2701:Core/Src/main.c ****       else
2702:Core/Src/main.c ****       {
2703:Core/Src/main.c ****         uint32_t d = env - absMix;
2704:Core/Src/main.c ****         env = (uint16_t)(env - ((d * g_masterCompReleaseK) >> 8));
2705:Core/Src/main.c ****       }
2706:Core/Src/main.c ****       g_masterCompEnvQ15 = env;
 4892              		.loc 1 2706 7 is_stmt 1 view .LVU1501
 4893              		.loc 1 2706 26 is_stmt 0 view .LVU1502
 4894 0a2e 5A4B     		ldr	r3, .L399+4
 4895 0a30 1A80     		strh	r2, [r3]	@ movhi
2707:Core/Src/main.c **** 
2708:Core/Src/main.c ****       if (env > g_masterCompThresholdQ15 && env > 0U)
 4896              		.loc 1 2708 7 is_stmt 1 view .LVU1503
 4897              		.loc 1 2708 15 is_stmt 0 view .LVU1504
 4898 0a32 5A4B     		ldr	r3, .L399+8
 4899 0a34 1B88     		ldrh	r3, [r3]
 4900 0a36 9BB2     		uxth	r3, r3
 4901              		.loc 1 2708 10 view .LVU1505
 4902 0a38 9342     		cmp	r3, r2
 4903 0a3a 4CD2     		bcs	.L346
 4904              	.LBB79:
2709:Core/Src/main.c ****       {
2710:Core/Src/main.c ****         int32_t gainQ15 = ((int32_t)g_masterCompThresholdQ15 * 32767) / env;
 4905              		.loc 1 2710 9 is_stmt 1 view .LVU1506
 4906              		.loc 1 2710 28 is_stmt 0 view .LVU1507
 4907 0a3c 574B     		ldr	r3, .L399+8
 4908 0a3e 1B88     		ldrh	r3, [r3]
 4909 0a40 9BB2     		uxth	r3, r3
 4910              		.loc 1 2710 62 view .LVU1508
 4911 0a42 C3EBC333 		rsb	r3, r3, r3, lsl #15
 4912              		.loc 1 2710 17 view .LVU1509
 4913 0a46 93FBF2F3 		sdiv	r3, r3, r2
 4914              	.LVL535:
2711:Core/Src/main.c ****         gainQ15 = (gainQ15 * (int32_t)g_masterCompRatioQ8) >> 8;
 4915              		.loc 1 2711 9 is_stmt 1 view .LVU1510
 4916              		.loc 1 2711 30 is_stmt 0 view .LVU1511
 4917 0a4a 554A     		ldr	r2, .L399+12
 4918              	.LVL536:
 4919              		.loc 1 2711 30 view .LVU1512
 4920 0a4c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 4921              		.loc 1 2711 28 view .LVU1513
 4922 0a4e 02FB03F3 		mul	r3, r2, r3
 4923              	.LVL537:
 4924              		.loc 1 2711 17 view .LVU1514
 4925 0a52 1A12     		asrs	r2, r3, #8
 4926              	.LVL538:
2712:Core/Src/main.c ****         if (gainQ15 > 32767) gainQ15 = 32767;
 4927              		.loc 1 2712 9 is_stmt 1 view .LVU1515
 4928              		.loc 1 2712 12 is_stmt 0 view .LVU1516
 4929 0a54 B3F5000F 		cmp	r3, #8388608
 4930 0a58 35DA     		bge	.L369
2713:Core/Src/main.c ****         if (gainQ15 < 4096) gainQ15 = 4096;
 4931              		.loc 1 2713 9 is_stmt 1 view .LVU1517
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 161


 4932              		.loc 1 2713 12 is_stmt 0 view .LVU1518
 4933 0a5a B2F5805F 		cmp	r2, #4096
 4934 0a5e 34DA     		bge	.L347
 4935              		.loc 1 2713 37 discriminator 1 view .LVU1519
 4936 0a60 4FF48052 		mov	r2, #4096
 4937              	.LVL539:
 4938              		.loc 1 2713 37 discriminator 1 view .LVU1520
 4939 0a64 31E0     		b	.L347
 4940              	.LVL540:
 4941              	.L323:
 4942              		.loc 1 2713 37 discriminator 1 view .LVU1521
 4943              	.LBE79:
 4944              	.LBE77:
 4945              	.LBB82:
 4946              	.LBB74:
2609:Core/Src/main.c ****         env = (uint16_t)(env - ((delta * g_sidechain.releaseK) >> 8));
 4947              		.loc 1 2609 9 is_stmt 1 view .LVU1522
2609:Core/Src/main.c ****         env = (uint16_t)(env - ((delta * g_sidechain.releaseK) >> 8));
 4948              		.loc 1 2609 30 is_stmt 0 view .LVU1523
 4949 0a66 059B     		ldr	r3, [sp, #20]
 4950 0a68 D31A     		subs	r3, r2, r3
 4951              	.LVL541:
2610:Core/Src/main.c ****       }
 4952              		.loc 1 2610 9 is_stmt 1 view .LVU1524
2610:Core/Src/main.c ****       }
 4953              		.loc 1 2610 53 is_stmt 0 view .LVU1525
 4954 0a6a 4E49     		ldr	r1, .L399+16
 4955 0a6c 8979     		ldrb	r1, [r1, #6]	@ zero_extendqisi2
2610:Core/Src/main.c ****       }
 4956              		.loc 1 2610 40 view .LVU1526
 4957 0a6e 01FB03F3 		mul	r3, r1, r3
 4958              	.LVL542:
2610:Core/Src/main.c ****       }
 4959              		.loc 1 2610 15 view .LVU1527
 4960 0a72 C3F30F23 		ubfx	r3, r3, #8, #16
2610:Core/Src/main.c ****       }
 4961              		.loc 1 2610 13 view .LVU1528
 4962 0a76 D21A     		subs	r2, r2, r3
 4963              	.LVL543:
2610:Core/Src/main.c ****       }
 4964              		.loc 1 2610 13 view .LVU1529
 4965 0a78 92B2     		uxth	r2, r2
 4966 0a7a 37E6     		b	.L324
 4967              	.LVL544:
 4968              	.L365:
2610:Core/Src/main.c ****       }
 4969              		.loc 1 2610 13 view .LVU1530
 4970              	.LBE74:
 4971              	.LBE82:
2621:Core/Src/main.c ****     int32_t outL = g_lpL + ((dl * delayMixQ8) >> 8);
 4972              		.loc 1 2621 55 discriminator 2 view .LVU1531
 4973 0a7c 0024     		movs	r4, #0
 4974 0a7e 56E6     		b	.L325
 4975              	.LVL545:
 4976              	.L366:
2625:Core/Src/main.c ****     g_delayL[g_delayIdx] = ClipS16((g_lpL >> 1) + ((dr * fbQ8) >> 9));
 4977              		.loc 1 2625 48 discriminator 2 view .LVU1532
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 162


 4978 0a80 0026     		movs	r6, #0
 4979 0a82 64E6     		b	.L326
 4980              	.LVL546:
 4981              	.L328:
 4982              	.LBB83:
2631:Core/Src/main.c ****       uint32_t depth = g_flangerDepth;
 4983              		.loc 1 2631 63 discriminator 2 view .LVU1533
 4984 0a84 C2F5FF73 		rsb	r3, r2, #510
 4985 0a88 0133     		adds	r3, r3, #1
 4986 0a8a 82E6     		b	.L329
 4987              	.LVL547:
 4988              	.L333:
2631:Core/Src/main.c ****       uint32_t depth = g_flangerDepth;
 4989              		.loc 1 2631 63 discriminator 2 view .LVU1534
 4990              	.LBE83:
 4991              	.LBB84:
2650:Core/Src/main.c ****       int32_t aQ8 = 64 + ((tri * g_phaserDepthQ8) >> 8);
 4992              		.loc 1 2650 16 discriminator 2 view .LVU1535
 4993 0a8c 464B     		ldr	r3, .L399+20
 4994 0a8e 1B88     		ldrh	r3, [r3]
 4995 0a90 9BB2     		uxth	r3, r3
 4996 0a92 D0E6     		b	.L334
 4997              	.LVL548:
 4998              	.L337:
2650:Core/Src/main.c ****       int32_t aQ8 = 64 + ((tri * g_phaserDepthQ8) >> 8);
 4999              		.loc 1 2650 16 discriminator 2 view .LVU1536
 5000              	.LBE84:
2677:Core/Src/main.c ****         outR = g_globalSrHoldR;
 5001              		.loc 1 2677 9 is_stmt 1 view .LVU1537
2677:Core/Src/main.c ****         outR = g_globalSrHoldR;
 5002              		.loc 1 2677 14 is_stmt 0 view .LVU1538
 5003 0a94 454A     		ldr	r2, .L399+24
 5004 0a96 1068     		ldr	r0, [r2]
 5005              	.LVL549:
2678:Core/Src/main.c ****       }
 5006              		.loc 1 2678 9 is_stmt 1 view .LVU1539
2678:Core/Src/main.c ****       }
 5007              		.loc 1 2678 14 is_stmt 0 view .LVU1540
 5008 0a98 454A     		ldr	r2, .L399+28
 5009 0a9a 1468     		ldr	r4, [r2]
 5010              	.LVL550:
2678:Core/Src/main.c ****       }
 5011              		.loc 1 2678 14 view .LVU1541
 5012 0a9c 1FE7     		b	.L338
 5013              	.LVL551:
 5014              	.L385:
 5015              	.LBB85:
2694:Core/Src/main.c ****       uint16_t env = g_masterCompEnvQ15;
 5016              		.loc 1 2694 25 discriminator 3 view .LVU1542
 5017 0a9e 6342     		rsbs	r3, r4, #0
 5018 0aa0 9BB2     		uxth	r3, r3
 5019 0aa2 65E7     		b	.L342
 5020              	.L340:
2694:Core/Src/main.c ****       uint16_t env = g_masterCompEnvQ15;
 5021              		.loc 1 2694 25 discriminator 2 view .LVU1543
 5022 0aa4 0028     		cmp	r0, #0
 5023 0aa6 01DB     		blt	.L386
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 163


2694:Core/Src/main.c ****       uint16_t env = g_masterCompEnvQ15;
 5024              		.loc 1 2694 25 discriminator 9 view .LVU1544
 5025 0aa8 83B2     		uxth	r3, r0
 5026 0aaa 61E7     		b	.L342
 5027              	.L386:
2694:Core/Src/main.c ****       uint16_t env = g_masterCompEnvQ15;
 5028              		.loc 1 2694 25 discriminator 8 view .LVU1545
 5029 0aac 4342     		rsbs	r3, r0, #0
 5030 0aae 9BB2     		uxth	r3, r3
 5031 0ab0 5EE7     		b	.L342
 5032              	.LVL552:
 5033              	.L344:
 5034              	.LBB80:
2703:Core/Src/main.c ****         env = (uint16_t)(env - ((d * g_masterCompReleaseK) >> 8));
 5035              		.loc 1 2703 9 is_stmt 1 view .LVU1546
2703:Core/Src/main.c ****         env = (uint16_t)(env - ((d * g_masterCompReleaseK) >> 8));
 5036              		.loc 1 2703 26 is_stmt 0 view .LVU1547
 5037 0ab2 D31A     		subs	r3, r2, r3
 5038              	.LVL553:
2704:Core/Src/main.c ****       }
 5039              		.loc 1 2704 9 is_stmt 1 view .LVU1548
2704:Core/Src/main.c ****       }
 5040              		.loc 1 2704 36 is_stmt 0 view .LVU1549
 5041 0ab4 3F49     		ldr	r1, .L399+32
 5042 0ab6 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 5043 0ab8 01FB03F3 		mul	r3, r1, r3
 5044              	.LVL554:
2704:Core/Src/main.c ****       }
 5045              		.loc 1 2704 15 view .LVU1550
 5046 0abc C3F30F23 		ubfx	r3, r3, #8, #16
2704:Core/Src/main.c ****       }
 5047              		.loc 1 2704 13 view .LVU1551
 5048 0ac0 D21A     		subs	r2, r2, r3
 5049              	.LVL555:
2704:Core/Src/main.c ****       }
 5050              		.loc 1 2704 13 view .LVU1552
 5051 0ac2 92B2     		uxth	r2, r2
 5052 0ac4 B3E7     		b	.L345
 5053              	.LVL556:
 5054              	.L369:
2704:Core/Src/main.c ****       }
 5055              		.loc 1 2704 13 view .LVU1553
 5056              	.LBE80:
 5057              	.LBB81:
2712:Core/Src/main.c ****         if (gainQ15 < 4096) gainQ15 = 4096;
 5058              		.loc 1 2712 38 discriminator 1 view .LVU1554
 5059 0ac6 47F6FF72 		movw	r2, #32767
 5060              	.LVL557:
 5061              	.L347:
2714:Core/Src/main.c ****         outL = (outL * gainQ15) >> 15;
 5062              		.loc 1 2714 9 is_stmt 1 view .LVU1555
 5063              		.loc 1 2714 22 is_stmt 0 view .LVU1556
 5064 0aca 02FB04F4 		mul	r4, r2, r4
 5065              	.LVL558:
 5066              		.loc 1 2714 14 view .LVU1557
 5067 0ace E413     		asrs	r4, r4, #15
 5068              	.LVL559:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 164


2715:Core/Src/main.c ****         outR = (outR * gainQ15) >> 15;
 5069              		.loc 1 2715 9 is_stmt 1 view .LVU1558
 5070              		.loc 1 2715 22 is_stmt 0 view .LVU1559
 5071 0ad0 05FB02F2 		mul	r2, r5, r2
 5072              	.LVL560:
 5073              		.loc 1 2715 14 view .LVU1560
 5074 0ad4 D513     		asrs	r5, r2, #15
 5075              	.LVL561:
 5076              	.L346:
 5077              		.loc 1 2715 14 view .LVU1561
 5078              	.LBE81:
2716:Core/Src/main.c ****       }
2717:Core/Src/main.c **** 
2718:Core/Src/main.c ****       outL = (outL * g_masterCompMakeupQ8) >> 8;
 5079              		.loc 1 2718 7 is_stmt 1 view .LVU1562
 5080              		.loc 1 2718 20 is_stmt 0 view .LVU1563
 5081 0ad6 384A     		ldr	r2, .L399+36
 5082 0ad8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 5083 0ada 04FB03F3 		mul	r3, r4, r3
 5084              		.loc 1 2718 12 view .LVU1564
 5085 0ade 1C12     		asrs	r4, r3, #8
 5086              	.LVL562:
2719:Core/Src/main.c ****       outR = (outR * g_masterCompMakeupQ8) >> 8;
 5087              		.loc 1 2719 7 is_stmt 1 view .LVU1565
 5088              		.loc 1 2719 20 is_stmt 0 view .LVU1566
 5089 0ae0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 5090 0ae2 05FB03F3 		mul	r3, r5, r3
 5091              		.loc 1 2719 12 view .LVU1567
 5092 0ae6 1D12     		asrs	r5, r3, #8
 5093              	.LVL563:
 5094              	.L339:
 5095              		.loc 1 2719 12 view .LVU1568
 5096              	.LBE85:
2720:Core/Src/main.c ****     }
2721:Core/Src/main.c **** 
2722:Core/Src/main.c ****     int32_t absL = (outL < 0) ? -outL : outL;
 5097              		.loc 1 2722 5 is_stmt 1 view .LVU1569
 5098              		.loc 1 2722 13 is_stmt 0 view .LVU1570
 5099 0ae8 84EAE473 		eor	r3, r4, r4, asr #31
 5100 0aec A3EBE473 		sub	r3, r3, r4, asr #31
 5101              	.LVL564:
2723:Core/Src/main.c ****     int32_t absR = (outR < 0) ? -outR : outR;
 5102              		.loc 1 2723 5 is_stmt 1 view .LVU1571
 5103              		.loc 1 2723 13 is_stmt 0 view .LVU1572
 5104 0af0 85EAE572 		eor	r2, r5, r5, asr #31
 5105 0af4 A2EBE572 		sub	r2, r2, r5, asr #31
 5106              	.LVL565:
2724:Core/Src/main.c ****     int32_t pk = (absL > absR) ? absL : absR;
 5107              		.loc 1 2724 5 is_stmt 1 view .LVU1573
 5108              		.loc 1 2724 13 is_stmt 0 view .LVU1574
 5109 0af8 9342     		cmp	r3, r2
 5110 0afa B8BF     		it	lt
 5111 0afc 1346     		movlt	r3, r2
 5112              	.LVL566:
2725:Core/Src/main.c ****     if (pk > 32767) pk = 32767;
 5113              		.loc 1 2725 5 is_stmt 1 view .LVU1575
 5114              		.loc 1 2725 8 is_stmt 0 view .LVU1576
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 165


 5115 0afe B3F5004F 		cmp	r3, #32768
 5116 0b02 01DB     		blt	.L348
 5117              		.loc 1 2725 24 discriminator 1 view .LVU1577
 5118 0b04 47F6FF73 		movw	r3, #32767
 5119              	.LVL567:
 5120              	.L348:
2726:Core/Src/main.c ****     if (pk > g_masterPeakQ15) g_masterPeakQ15 = (uint16_t)pk;
 5121              		.loc 1 2726 5 is_stmt 1 view .LVU1578
 5122              		.loc 1 2726 12 is_stmt 0 view .LVU1579
 5123 0b08 2C4A     		ldr	r2, .L399+40
 5124              	.LVL568:
 5125              		.loc 1 2726 12 view .LVU1580
 5126 0b0a 1288     		ldrh	r2, [r2]
 5127 0b0c 92B2     		uxth	r2, r2
 5128              		.loc 1 2726 8 view .LVU1581
 5129 0b0e 9A42     		cmp	r2, r3
 5130 0b10 02DA     		bge	.L349
 5131              		.loc 1 2726 31 is_stmt 1 discriminator 1 view .LVU1582
 5132              		.loc 1 2726 49 is_stmt 0 discriminator 1 view .LVU1583
 5133 0b12 9BB2     		uxth	r3, r3
 5134              	.LVL569:
 5135              		.loc 1 2726 47 discriminator 1 view .LVU1584
 5136 0b14 294A     		ldr	r2, .L399+40
 5137 0b16 1380     		strh	r3, [r2]	@ movhi
 5138              	.L349:
2727:Core/Src/main.c **** 
2728:Core/Src/main.c ****     g_delayIdx++;
 5139              		.loc 1 2728 5 is_stmt 1 view .LVU1585
 5140              		.loc 1 2728 15 is_stmt 0 view .LVU1586
 5141 0b18 294A     		ldr	r2, .L399+44
 5142 0b1a 1368     		ldr	r3, [r2]
 5143 0b1c 0133     		adds	r3, r3, #1
 5144 0b1e 1360     		str	r3, [r2]
2729:Core/Src/main.c ****     if (g_delayIdx >= DELAY_SAMPLES) g_delayIdx = 0;
 5145              		.loc 1 2729 5 is_stmt 1 view .LVU1587
 5146              		.loc 1 2729 8 is_stmt 0 view .LVU1588
 5147 0b20 41F26F72 		movw	r2, #5999
 5148 0b24 9342     		cmp	r3, r2
 5149 0b26 02D9     		bls	.L350
 5150              		.loc 1 2729 38 is_stmt 1 discriminator 1 view .LVU1589
 5151              		.loc 1 2729 49 is_stmt 0 discriminator 1 view .LVU1590
 5152 0b28 254B     		ldr	r3, .L399+44
 5153 0b2a 0022     		movs	r2, #0
 5154 0b2c 1A60     		str	r2, [r3]
 5155              	.L350:
2730:Core/Src/main.c **** 
2731:Core/Src/main.c ****     dst[i * 2] = (uint16_t)ClipS16(outL);
 5156              		.loc 1 2731 5 is_stmt 1 view .LVU1591
 5157              		.loc 1 2731 28 is_stmt 0 view .LVU1592
 5158 0b2e 2046     		mov	r0, r4
 5159 0b30 FFF7FEFF 		bl	ClipS16
 5160              	.LVL570:
 5161              		.loc 1 2731 8 discriminator 1 view .LVU1593
 5162 0b34 049E     		ldr	r6, [sp, #16]
 5163 0b36 B400     		lsls	r4, r6, #2
 5164              	.LVL571:
 5165              		.loc 1 2731 16 discriminator 1 view .LVU1594
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 166


 5166 0b38 2AF82600 		strh	r0, [r10, r6, lsl #2]	@ movhi
2732:Core/Src/main.c ****     dst[i * 2 + 1] = (uint16_t)ClipS16(outR);
 5167              		.loc 1 2732 5 is_stmt 1 view .LVU1595
 5168              		.loc 1 2732 32 is_stmt 0 view .LVU1596
 5169 0b3c 2846     		mov	r0, r5
 5170 0b3e FFF7FEFF 		bl	ClipS16
 5171              	.LVL572:
 5172              		.loc 1 2732 8 discriminator 1 view .LVU1597
 5173 0b42 0234     		adds	r4, r4, #2
 5174              		.loc 1 2732 20 discriminator 1 view .LVU1598
 5175 0b44 2AF80400 		strh	r0, [r10, r4]	@ movhi
 5176              	.LBE43:
2382:Core/Src/main.c ****   {
 5177              		.loc 1 2382 37 is_stmt 1 discriminator 2 view .LVU1599
 5178 0b48 731C     		adds	r3, r6, #1
 5179 0b4a 0493     		str	r3, [sp, #16]
 5180              	.LVL573:
 5181              	.L270:
2382:Core/Src/main.c ****   {
 5182              		.loc 1 2382 26 discriminator 1 view .LVU1600
 5183 0b4c 049B     		ldr	r3, [sp, #16]
 5184 0b4e 079A     		ldr	r2, [sp, #28]
 5185 0b50 9342     		cmp	r3, r2
 5186 0b52 1CD2     		bcs	.L387
 5187              	.LBB87:
2384:Core/Src/main.c ****     {
 5188              		.loc 1 2384 5 view .LVU1601
2384:Core/Src/main.c ****     {
 5189              		.loc 1 2384 9 is_stmt 0 view .LVU1602
 5190 0b54 1B4B     		ldr	r3, .L399+48
 5191 0b56 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2384:Core/Src/main.c ****     {
 5192              		.loc 1 2384 8 view .LVU1603
 5193 0b58 23B1     		cbz	r3, .L271
2384:Core/Src/main.c ****     {
 5194              		.loc 1 2384 49 discriminator 1 view .LVU1604
 5195 0b5a 1B4B     		ldr	r3, .L399+52
 5196 0b5c 1B68     		ldr	r3, [r3]
2384:Core/Src/main.c ****     {
 5197              		.loc 1 2384 26 discriminator 1 view .LVU1605
 5198 0b5e 002B     		cmp	r3, #0
 5199 0b60 3FF472AA 		beq	.L388
 5200              	.L271:
2394:Core/Src/main.c **** 
 5201              		.loc 1 2394 5 is_stmt 1 view .LVU1606
2394:Core/Src/main.c **** 
 5202              		.loc 1 2394 9 is_stmt 0 view .LVU1607
 5203 0b64 174B     		ldr	r3, .L399+48
 5204 0b66 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2394:Core/Src/main.c **** 
 5205              		.loc 1 2394 8 view .LVU1608
 5206 0b68 2BB1     		cbz	r3, .L276
2394:Core/Src/main.c **** 
 5207              		.loc 1 2394 49 discriminator 1 view .LVU1609
 5208 0b6a 174B     		ldr	r3, .L399+52
 5209 0b6c 1B68     		ldr	r3, [r3]
2394:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 167


 5210              		.loc 1 2394 26 discriminator 1 view .LVU1610
 5211 0b6e 13B1     		cbz	r3, .L276
2394:Core/Src/main.c **** 
 5212              		.loc 1 2394 55 is_stmt 1 discriminator 2 view .LVU1611
2394:Core/Src/main.c **** 
 5213              		.loc 1 2394 74 is_stmt 0 discriminator 2 view .LVU1612
 5214 0b70 013B     		subs	r3, r3, #1
 5215 0b72 154A     		ldr	r2, .L399+52
 5216 0b74 1360     		str	r3, [r2]
 5217              	.L276:
 5218              	.LBB86:
 5219              	.LBB71:
 5220              	.LBB69:
2574:Core/Src/main.c ****         }
 5221              		.loc 1 2574 39 discriminator 1 view .LVU1613
 5222 0b76 4FF0000B 		mov	fp, #0
 5223 0b7a CDF814B0 		str	fp, [sp, #20]
 5224 0b7e CDF80CB0 		str	fp, [sp, #12]
 5225 0b82 CDF808B0 		str	fp, [sp, #8]
 5226 0b86 CDF818A0 		str	r10, [sp, #24]
 5227 0b8a FFF7B9BB 		b	.L320
 5228              	.LVL574:
 5229              	.L387:
2574:Core/Src/main.c ****         }
 5230              		.loc 1 2574 39 discriminator 1 view .LVU1614
 5231              	.LBE69:
 5232              	.LBE71:
 5233              	.LBE86:
 5234              	.LBE87:
 5235              	.LBE42:
2733:Core/Src/main.c ****   }
2734:Core/Src/main.c **** }
 5236              		.loc 1 2734 1 view .LVU1615
 5237 0b8e 09B0     		add	sp, sp, #36
 5238              	.LCFI18:
 5239              		.cfi_def_cfa_offset 36
 5240              		@ sp needed
 5241 0b90 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5242              	.LVL575:
 5243              	.L400:
 5244              		.loc 1 2734 1 view .LVU1616
 5245              		.align	2
 5246              	.L399:
 5247 0b94 00000000 		.word	g_masterCompAttackK
 5248 0b98 00000000 		.word	g_masterCompEnvQ15
 5249 0b9c 00000000 		.word	g_masterCompThresholdQ15
 5250 0ba0 00000000 		.word	g_masterCompRatioQ8
 5251 0ba4 00000000 		.word	g_sidechain
 5252 0ba8 00000000 		.word	g_phaserPhase
 5253 0bac 00000000 		.word	g_globalSrHoldL
 5254 0bb0 00000000 		.word	g_globalSrHoldR
 5255 0bb4 00000000 		.word	g_masterCompReleaseK
 5256 0bb8 00000000 		.word	g_masterCompMakeupQ8
 5257 0bbc 00000000 		.word	g_masterPeakQ15
 5258 0bc0 00000000 		.word	g_delayIdx
 5259 0bc4 00000000 		.word	g_demoSeqEnabled
 5260 0bc8 00000000 		.word	g_samplesToNextStep
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 168


 5261              		.cfi_endproc
 5262              	.LFE182:
 5264              		.section	.text.MX_GPIO_Init,"ax",%progbits
 5265              		.align	1
 5266              		.syntax unified
 5267              		.thumb
 5268              		.thumb_func
 5270              	MX_GPIO_Init:
 5271              	.LFB189:
2735:Core/Src/main.c **** 
2736:Core/Src/main.c **** int main(void)
2737:Core/Src/main.c **** {
2738:Core/Src/main.c ****   HAL_Init();
2739:Core/Src/main.c ****   Debug_LED_Init();
2740:Core/Src/main.c **** 
2741:Core/Src/main.c ****   Debug_LED_Blink(3);
2742:Core/Src/main.c ****   SystemClock_Config();
2743:Core/Src/main.c ****   Debug_LED_Blink(5);
2744:Core/Src/main.c **** 
2745:Core/Src/main.c ****   MX_GPIO_Init();
2746:Core/Src/main.c ****   MX_DMA_Init();
2747:Core/Src/main.c ****   MX_SPI1_Init();
2748:Core/Src/main.c ****   MX_SDIO_SD_Init();
2749:Core/Src/main.c ****   MX_I2S2_Init();
2750:Core/Src/main.c ****   Debug_LED_Blink(2);
2751:Core/Src/main.c **** 
2752:Core/Src/main.c ****   /* Armar recepción SPI slave: esperar Txn 1 del master */
2753:Core/Src/main.c ****   SpiRearmReceive();
2754:Core/Src/main.c **** 
2755:Core/Src/main.c ****   memset(g_samples, 0, sizeof(g_samples));
2756:Core/Src/main.c ****   g_samplesLoadedMask = 0U;
2757:Core/Src/main.c **** 
2758:Core/Src/main.c ****   /* ── Mapa SD: pad → (carpeta, fichero WAV) ───────────────
2759:Core/Src/main.c ****    * Carpeta "RED 808 KARZ" → nombre 8.3 en FAT32: "RED808~1"
2760:Core/Src/main.c ****    * Pads 8,9,15 vienen de subcarpetas /LT/ /MT/ /LC/ (primer WAV)
2761:Core/Src/main.c ****    * NULL en fichero = sin carga SD, el ESP32 envía el sample por SPI
2762:Core/Src/main.c ****    * ───────────────────────────────
2763:Core/Src/main.c ****   typedef struct { const char *dir; const char *file; } PadSrc;
2764:Core/Src/main.c ****   static const PadSrc map[NUM_INSTRUMENTS] = {
2765:Core/Src/main.c ****     { "RED808~1", "808 BD 3-1.wav" },  /* 0  BD - Bass Drum           */
2766:Core/Src/main.c ****     { "RED808~1", "808 SD 1-5.wav" },  /* 1  SD - Snare               */
2767:Core/Src/main.c ****     { "RED808~1", "808 HH.wav"     },  /* 2  CH - Closed Hi-Hat       */
2768:Core/Src/main.c ****     { "RED808~1", "808 OH 1.wav"   },  /* 3  OH - Open Hi-Hat         */
2769:Core/Src/main.c ****     { "RED808~1", "808 CY 3-1.wav" },  /* 4  CY - Cymbal              */
2770:Core/Src/main.c ****     { "RED808~1", "808 CP.wav"     },  /* 5  CP - Clap                */
2771:Core/Src/main.c ****     { "RED808~1", "808 RS.wav"     },  /* 6  RS - Rimshot             */
2772:Core/Src/main.c ****     { "RED808~1", "808 COW.wav"    },  /* 7  CB - Cowbell             */
2773:Core/Src/main.c ****     { "LT",       NULL             },  /* 8  LT - Low Tom  (subdir)   */
2774:Core/Src/main.c ****     { "MT",       NULL             },  /* 9  MT - Mid Tom  (subdir)   */
2775:Core/Src/main.c ****     { "RED808~1", "808 HT 3.wav"   },  /* 10 HT - High Tom            */
2776:Core/Src/main.c ****     { "RED808~1", "808 MA.wav"     },  /* 11 MA - Maracas             */
2777:Core/Src/main.c ****     { "RED808~1", "808 CL.wav"     },  /* 12 CL - Claves              */
2778:Core/Src/main.c ****     { "RED808~1", "808 HC 1.wav"   },  /* 13 HC - Hi Conga            */
2779:Core/Src/main.c ****     { "RED808~1", "808 MC 3.wav"   },  /* 14 MC - Mid Conga           */
2780:Core/Src/main.c ****     { "LC",       NULL             },  /* 15 LC - Low Conga (subdir)  */
2781:Core/Src/main.c ****   };
2782:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 169


2783:Core/Src/main.c ****   for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++)
2784:Core/Src/main.c ****   {
2785:Core/Src/main.c ****     int ok = -1;
2786:Core/Src/main.c ****     if (map[i].file != NULL)
2787:Core/Src/main.c ****       ok = LoadInstrumentFromFile(map[i].dir, map[i].file, &g_samples[i]);
2788:Core/Src/main.c ****     else if (map[i].dir != NULL)
2789:Core/Src/main.c ****       ok = LoadInstrumentFromFolder(map[i].dir, &g_samples[i]);
2790:Core/Src/main.c **** 
2791:Core/Src/main.c ****     if (ok != 0)
2792:Core/Src/main.c ****       GenerateFallbackSample((uint8_t)i, &g_samples[i]);
2793:Core/Src/main.c ****   }
2794:Core/Src/main.c **** 
2795:Core/Src/main.c ****   g_samplesPerStep = (DEMO_SAMPLE_RATE * 60U) / (DEMO_BPM * 4U);
2796:Core/Src/main.c ****   g_samplesToNextStep = 1;
2797:Core/Src/main.c ****   g_step = 0;
2798:Core/Src/main.c ****   g_songStep = 0;
2799:Core/Src/main.c ****   g_demoSeqEnabled = 0U;   /* demo OFF: solo suena por triggers */
2800:Core/Src/main.c **** 
2801:Core/Src/main.c ****   HAL_GPIO_WritePin(DEBUG_LED2_PORT, DEBUG_LED2_PIN, GPIO_PIN_SET);
2802:Core/Src/main.c **** 
2803:Core/Src/main.c ****   /* Pre-render las dos mitades antes de arrancar el DMA circular */
2804:Core/Src/main.c ****   RenderDemoBuffer(i2sBuf,                    AUDIO_TX_WORDS);  /* buf A */
2805:Core/Src/main.c ****   RenderDemoBuffer(i2sBuf + AUDIO_TX_WORDS,   AUDIO_TX_WORDS);  /* buf B */
2806:Core/Src/main.c **** 
2807:Core/Src/main.c ****   /* Arrancar DMA circular I2S — robusto ante HAL_BUSY */
2808:Core/Src/main.c ****   g_audioFillHalf = 0xFFU;
2809:Core/Src/main.c ****   g_audioLastCbTick = HAL_GetTick();
2810:Core/Src/main.c ****   for (uint32_t tries = 0; tries < 6U; tries++)
2811:Core/Src/main.c ****   {
2812:Core/Src/main.c ****     if (HAL_I2S_Transmit_DMA(&hi2s2, i2sBuf, AUDIO_TX_WORDS_FULL) == HAL_OK) break;
2813:Core/Src/main.c ****     HAL_I2S_DMAStop(&hi2s2);
2814:Core/Src/main.c ****     HAL_Delay(1);
2815:Core/Src/main.c ****     if (tries == 5U) Error_Handler();
2816:Core/Src/main.c ****   }
2817:Core/Src/main.c **** 
2818:Core/Src/main.c ****   while (1)
2819:Core/Src/main.c ****   {
2820:Core/Src/main.c ****     /* Watchdog audio: si no llegan callbacks, reiniciar DMA */
2821:Core/Src/main.c ****     if ((HAL_GetTick() - g_audioLastCbTick) > 120U)
2822:Core/Src/main.c ****     {
2823:Core/Src/main.c ****       g_audioFillHalf = 0xFFU;
2824:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf,                    AUDIO_TX_WORDS);
2825:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf + AUDIO_TX_WORDS,   AUDIO_TX_WORDS);
2826:Core/Src/main.c ****       HAL_I2S_DMAStop(&hi2s2);
2827:Core/Src/main.c ****       if (HAL_I2S_Transmit_DMA(&hi2s2, i2sBuf, AUDIO_TX_WORDS_FULL) == HAL_OK)
2828:Core/Src/main.c ****         g_audioLastCbTick = HAL_GetTick();
2829:Core/Src/main.c ****     }
2830:Core/Src/main.c **** 
2831:Core/Src/main.c ****     /* El callback I2S setea g_audioFillHalf=0 (1ª mitad) o =1 (2ª mitad) */
2832:Core/Src/main.c ****     if (g_audioFillHalf != 0xFFU)
2833:Core/Src/main.c ****     {
2834:Core/Src/main.c ****       uint8_t free_half = g_audioFillHalf;
2835:Core/Src/main.c ****       g_audioFillHalf = 0xFFU;
2836:Core/Src/main.c ****       ProcessSpiTriggers();
2837:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf + free_half * AUDIO_TX_WORDS, AUDIO_TX_WORDS);
2838:Core/Src/main.c ****     }
2839:Core/Src/main.c ****   }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 170


2840:Core/Src/main.c **** }
2841:Core/Src/main.c **** 
2842:Core/Src/main.c **** void SystemClock_Config(void)
2843:Core/Src/main.c **** {
2844:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
2845:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
2846:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
2847:Core/Src/main.c **** 
2848:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
2849:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
2850:Core/Src/main.c **** 
2851:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
2852:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
2853:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
2854:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
2855:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
2856:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
2857:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
2858:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
2859:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
2860:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
2861:Core/Src/main.c **** 
2862:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
2863:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
2864:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
2865:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
2866:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
2867:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) Error_Handler();
2868:Core/Src/main.c **** 
2869:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
2870:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
2871:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
2872:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) Error_Handler();
2873:Core/Src/main.c **** }
2874:Core/Src/main.c **** 
2875:Core/Src/main.c **** static void MX_I2S2_Init(void)
2876:Core/Src/main.c **** {
2877:Core/Src/main.c ****   hi2s2.Instance = SPI2;
2878:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
2879:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
2880:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
2881:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
2882:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
2883:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
2884:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
2885:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
2886:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK) Error_Handler();
2887:Core/Src/main.c **** }
2888:Core/Src/main.c **** 
2889:Core/Src/main.c **** static void MX_SPI1_Init(void)
2890:Core/Src/main.c **** {
2891:Core/Src/main.c ****   hspi1.Instance = SPI1;
2892:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
2893:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
2894:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
2895:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
2896:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 171


2897:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
2898:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
2899:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
2900:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
2901:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
2902:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
2903:Core/Src/main.c **** }
2904:Core/Src/main.c **** 
2905:Core/Src/main.c **** static void MX_DMA_Init(void)
2906:Core/Src/main.c **** {
2907:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
2908:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
2909:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
2910:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
2911:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
2912:Core/Src/main.c ****   /* SPI1 RX DMA2_Stream0 — prioridad 2 */
2913:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
2914:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
2915:Core/Src/main.c **** }
2916:Core/Src/main.c **** 
2917:Core/Src/main.c **** static void MX_SDIO_SD_Init(void)
2918:Core/Src/main.c **** {
2919:Core/Src/main.c ****   hsd.Instance = SDIO;
2920:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
2921:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
2922:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
2923:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
2924:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
2925:Core/Src/main.c ****   hsd.Init.ClockDiv = 2;
2926:Core/Src/main.c ****   if (HAL_SD_Init(&hsd) != HAL_OK) Error_Handler();
2927:Core/Src/main.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) Error_Handler();
2928:Core/Src/main.c **** }
2929:Core/Src/main.c **** 
2930:Core/Src/main.c **** static void MX_GPIO_Init(void)
2931:Core/Src/main.c **** {
 5272              		.loc 1 2931 1 is_stmt 1 view -0
 5273              		.cfi_startproc
 5274              		@ args = 0, pretend = 0, frame = 24
 5275              		@ frame_needed = 0, uses_anonymous_args = 0
 5276              		@ link register save eliminated.
 5277 0000 86B0     		sub	sp, sp, #24
 5278              	.LCFI19:
 5279              		.cfi_def_cfa_offset 24
2932:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 5280              		.loc 1 2932 3 view .LVU1618
 5281              	.LBB88:
 5282              		.loc 1 2932 3 view .LVU1619
 5283 0002 0022     		movs	r2, #0
 5284 0004 0092     		str	r2, [sp]
 5285              		.loc 1 2932 3 view .LVU1620
 5286 0006 1F4B     		ldr	r3, .L403
 5287 0008 196B     		ldr	r1, [r3, #48]
 5288 000a 41F00201 		orr	r1, r1, #2
 5289 000e 1963     		str	r1, [r3, #48]
 5290              		.loc 1 2932 3 view .LVU1621
 5291 0010 196B     		ldr	r1, [r3, #48]
 5292 0012 01F00201 		and	r1, r1, #2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 172


 5293 0016 0091     		str	r1, [sp]
 5294              		.loc 1 2932 3 view .LVU1622
 5295 0018 0099     		ldr	r1, [sp]
 5296              	.LBE88:
 5297              		.loc 1 2932 3 view .LVU1623
2933:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 5298              		.loc 1 2933 3 view .LVU1624
 5299              	.LBB89:
 5300              		.loc 1 2933 3 view .LVU1625
 5301 001a 0192     		str	r2, [sp, #4]
 5302              		.loc 1 2933 3 view .LVU1626
 5303 001c 196B     		ldr	r1, [r3, #48]
 5304 001e 41F00401 		orr	r1, r1, #4
 5305 0022 1963     		str	r1, [r3, #48]
 5306              		.loc 1 2933 3 view .LVU1627
 5307 0024 196B     		ldr	r1, [r3, #48]
 5308 0026 01F00401 		and	r1, r1, #4
 5309 002a 0191     		str	r1, [sp, #4]
 5310              		.loc 1 2933 3 view .LVU1628
 5311 002c 0199     		ldr	r1, [sp, #4]
 5312              	.LBE89:
 5313              		.loc 1 2933 3 view .LVU1629
2934:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 5314              		.loc 1 2934 3 view .LVU1630
 5315              	.LBB90:
 5316              		.loc 1 2934 3 view .LVU1631
 5317 002e 0292     		str	r2, [sp, #8]
 5318              		.loc 1 2934 3 view .LVU1632
 5319 0030 196B     		ldr	r1, [r3, #48]
 5320 0032 41F00101 		orr	r1, r1, #1
 5321 0036 1963     		str	r1, [r3, #48]
 5322              		.loc 1 2934 3 view .LVU1633
 5323 0038 196B     		ldr	r1, [r3, #48]
 5324 003a 01F00101 		and	r1, r1, #1
 5325 003e 0291     		str	r1, [sp, #8]
 5326              		.loc 1 2934 3 view .LVU1634
 5327 0040 0299     		ldr	r1, [sp, #8]
 5328              	.LBE90:
 5329              		.loc 1 2934 3 view .LVU1635
2935:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 5330              		.loc 1 2935 3 view .LVU1636
 5331              	.LBB91:
 5332              		.loc 1 2935 3 view .LVU1637
 5333 0042 0392     		str	r2, [sp, #12]
 5334              		.loc 1 2935 3 view .LVU1638
 5335 0044 196B     		ldr	r1, [r3, #48]
 5336 0046 41F00801 		orr	r1, r1, #8
 5337 004a 1963     		str	r1, [r3, #48]
 5338              		.loc 1 2935 3 view .LVU1639
 5339 004c 196B     		ldr	r1, [r3, #48]
 5340 004e 01F00801 		and	r1, r1, #8
 5341 0052 0391     		str	r1, [sp, #12]
 5342              		.loc 1 2935 3 view .LVU1640
 5343 0054 0399     		ldr	r1, [sp, #12]
 5344              	.LBE91:
 5345              		.loc 1 2935 3 view .LVU1641
2936:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 173


 5346              		.loc 1 2936 3 view .LVU1642
 5347              	.LBB92:
 5348              		.loc 1 2936 3 view .LVU1643
 5349 0056 0492     		str	r2, [sp, #16]
 5350              		.loc 1 2936 3 view .LVU1644
 5351 0058 196B     		ldr	r1, [r3, #48]
 5352 005a 41F01001 		orr	r1, r1, #16
 5353 005e 1963     		str	r1, [r3, #48]
 5354              		.loc 1 2936 3 view .LVU1645
 5355 0060 196B     		ldr	r1, [r3, #48]
 5356 0062 01F01001 		and	r1, r1, #16
 5357 0066 0491     		str	r1, [sp, #16]
 5358              		.loc 1 2936 3 view .LVU1646
 5359 0068 0499     		ldr	r1, [sp, #16]
 5360              	.LBE92:
 5361              		.loc 1 2936 3 view .LVU1647
2937:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 5362              		.loc 1 2937 3 view .LVU1648
 5363              	.LBB93:
 5364              		.loc 1 2937 3 view .LVU1649
 5365 006a 0592     		str	r2, [sp, #20]
 5366              		.loc 1 2937 3 view .LVU1650
 5367 006c 1A6B     		ldr	r2, [r3, #48]
 5368 006e 42F08002 		orr	r2, r2, #128
 5369 0072 1A63     		str	r2, [r3, #48]
 5370              		.loc 1 2937 3 view .LVU1651
 5371 0074 1B6B     		ldr	r3, [r3, #48]
 5372 0076 03F08003 		and	r3, r3, #128
 5373 007a 0593     		str	r3, [sp, #20]
 5374              		.loc 1 2937 3 view .LVU1652
 5375 007c 059B     		ldr	r3, [sp, #20]
 5376              	.LBE93:
 5377              		.loc 1 2937 3 view .LVU1653
2938:Core/Src/main.c **** }
 5378              		.loc 1 2938 1 is_stmt 0 view .LVU1654
 5379 007e 06B0     		add	sp, sp, #24
 5380              	.LCFI20:
 5381              		.cfi_def_cfa_offset 0
 5382              		@ sp needed
 5383 0080 7047     		bx	lr
 5384              	.L404:
 5385 0082 00BF     		.align	2
 5386              	.L403:
 5387 0084 00380240 		.word	1073887232
 5388              		.cfi_endproc
 5389              	.LFE189:
 5391              		.section	.text.SpiRearmReceive,"ax",%progbits
 5392              		.align	1
 5393              		.syntax unified
 5394              		.thumb
 5395              		.thumb_func
 5397              	SpiRearmReceive:
 5398              	.LFB167:
1144:Core/Src/main.c ****   g_spiWaitingPayload = 0;
 5399              		.loc 1 1144 1 is_stmt 1 view -0
 5400              		.cfi_startproc
 5401              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 174


 5402              		@ frame_needed = 0, uses_anonymous_args = 0
 5403 0000 08B5     		push	{r3, lr}
 5404              	.LCFI21:
 5405              		.cfi_def_cfa_offset 8
 5406              		.cfi_offset 3, -8
 5407              		.cfi_offset 14, -4
1145:Core/Src/main.c ****   HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf, 8);
 5408              		.loc 1 1145 3 view .LVU1656
1145:Core/Src/main.c ****   HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf, 8);
 5409              		.loc 1 1145 23 is_stmt 0 view .LVU1657
 5410 0002 044B     		ldr	r3, .L407
 5411 0004 0022     		movs	r2, #0
 5412 0006 1A70     		strb	r2, [r3]
1146:Core/Src/main.c **** }
 5413              		.loc 1 1146 3 is_stmt 1 view .LVU1658
 5414 0008 0822     		movs	r2, #8
 5415 000a 0349     		ldr	r1, .L407+4
 5416 000c 0348     		ldr	r0, .L407+8
 5417 000e FFF7FEFF 		bl	HAL_SPI_Receive_DMA
 5418              	.LVL576:
1147:Core/Src/main.c **** 
 5419              		.loc 1 1147 1 is_stmt 0 view .LVU1659
 5420 0012 08BD     		pop	{r3, pc}
 5421              	.L408:
 5422              		.align	2
 5423              	.L407:
 5424 0014 00000000 		.word	g_spiWaitingPayload
 5425 0018 00000000 		.word	g_spiRxBuf
 5426 001c 00000000 		.word	hspi1
 5427              		.cfi_endproc
 5428              	.LFE167:
 5430              		.section	.text.ClearTrackLiveFx,"ax",%progbits
 5431              		.align	1
 5432              		.syntax unified
 5433              		.thumb
 5434              		.thumb_func
 5436              	ClearTrackLiveFx:
 5437              	.LVL577:
 5438              	.LFB172:
1198:Core/Src/main.c ****   g_trackEcho[track].active = 0U;
 5439              		.loc 1 1198 1 is_stmt 1 view -0
 5440              		.cfi_startproc
 5441              		@ args = 0, pretend = 0, frame = 0
 5442              		@ frame_needed = 0, uses_anonymous_args = 0
1198:Core/Src/main.c ****   g_trackEcho[track].active = 0U;
 5443              		.loc 1 1198 1 is_stmt 0 view .LVU1661
 5444 0000 70B5     		push	{r4, r5, r6, lr}
 5445              	.LCFI22:
 5446              		.cfi_def_cfa_offset 16
 5447              		.cfi_offset 4, -16
 5448              		.cfi_offset 5, -12
 5449              		.cfi_offset 6, -8
 5450              		.cfi_offset 14, -4
1199:Core/Src/main.c ****   g_trackEcho[track].delaySamples = 0U;
 5451              		.loc 1 1199 3 is_stmt 1 view .LVU1662
1199:Core/Src/main.c ****   g_trackEcho[track].delaySamples = 0U;
 5452              		.loc 1 1199 29 is_stmt 0 view .LVU1663
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 175


 5453 0002 174B     		ldr	r3, .L411
 5454 0004 0024     		movs	r4, #0
 5455 0006 03F83040 		strb	r4, [r3, r0, lsl #3]
1200:Core/Src/main.c ****   g_trackEcho[track].feedbackQ8 = 0U;
 5456              		.loc 1 1200 3 is_stmt 1 view .LVU1664
1200:Core/Src/main.c ****   g_trackEcho[track].feedbackQ8 = 0U;
 5457              		.loc 1 1200 35 is_stmt 0 view .LVU1665
 5458 000a 03EBC003 		add	r3, r3, r0, lsl #3
 5459 000e 5C80     		strh	r4, [r3, #2]	@ movhi
1201:Core/Src/main.c ****   g_trackEcho[track].mixQ8 = 0U;
 5460              		.loc 1 1201 3 is_stmt 1 view .LVU1666
1201:Core/Src/main.c ****   g_trackEcho[track].mixQ8 = 0U;
 5461              		.loc 1 1201 33 is_stmt 0 view .LVU1667
 5462 0010 1C71     		strb	r4, [r3, #4]
1202:Core/Src/main.c ****   g_trackEcho[track].writePos = 0U;
 5463              		.loc 1 1202 3 is_stmt 1 view .LVU1668
1202:Core/Src/main.c ****   g_trackEcho[track].writePos = 0U;
 5464              		.loc 1 1202 28 is_stmt 0 view .LVU1669
 5465 0012 5C71     		strb	r4, [r3, #5]
1203:Core/Src/main.c **** 
 5466              		.loc 1 1203 3 is_stmt 1 view .LVU1670
1203:Core/Src/main.c **** 
 5467              		.loc 1 1203 31 is_stmt 0 view .LVU1671
 5468 0014 DC80     		strh	r4, [r3, #6]	@ movhi
1205:Core/Src/main.c ****   g_trackFlanger[track].depthQ8 = 0U;
 5469              		.loc 1 1205 3 is_stmt 1 view .LVU1672
1205:Core/Src/main.c ****   g_trackFlanger[track].depthQ8 = 0U;
 5470              		.loc 1 1205 32 is_stmt 0 view .LVU1673
 5471 0016 134A     		ldr	r2, .L411+4
 5472 0018 00EB8003 		add	r3, r0, r0, lsl #2
 5473 001c 5900     		lsls	r1, r3, #1
 5474 001e 02EB4303 		add	r3, r2, r3, lsl #1
 5475 0022 5454     		strb	r4, [r2, r1]
1206:Core/Src/main.c ****   g_trackFlanger[track].feedbackQ8 = 0U;
 5476              		.loc 1 1206 3 is_stmt 1 view .LVU1674
1206:Core/Src/main.c ****   g_trackFlanger[track].feedbackQ8 = 0U;
 5477              		.loc 1 1206 33 is_stmt 0 view .LVU1675
 5478 0024 5C70     		strb	r4, [r3, #1]
1207:Core/Src/main.c ****   g_trackFlanger[track].mixQ8 = 0U;
 5479              		.loc 1 1207 3 is_stmt 1 view .LVU1676
1207:Core/Src/main.c ****   g_trackFlanger[track].mixQ8 = 0U;
 5480              		.loc 1 1207 36 is_stmt 0 view .LVU1677
 5481 0026 9C70     		strb	r4, [r3, #2]
1208:Core/Src/main.c ****   g_trackFlanger[track].rateStep = 0U;
 5482              		.loc 1 1208 3 is_stmt 1 view .LVU1678
1208:Core/Src/main.c ****   g_trackFlanger[track].rateStep = 0U;
 5483              		.loc 1 1208 31 is_stmt 0 view .LVU1679
 5484 0028 DC70     		strb	r4, [r3, #3]
1209:Core/Src/main.c ****   g_trackFlanger[track].writePos = 0U;
 5485              		.loc 1 1209 3 is_stmt 1 view .LVU1680
1209:Core/Src/main.c ****   g_trackFlanger[track].writePos = 0U;
 5486              		.loc 1 1209 34 is_stmt 0 view .LVU1681
 5487 002a 1C71     		strb	r4, [r3, #4]
1210:Core/Src/main.c ****   g_trackFlanger[track].phase = 0U;
 5488              		.loc 1 1210 3 is_stmt 1 view .LVU1682
1210:Core/Src/main.c ****   g_trackFlanger[track].phase = 0U;
 5489              		.loc 1 1210 34 is_stmt 0 view .LVU1683
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 176


 5490 002c DC80     		strh	r4, [r3, #6]	@ movhi
1211:Core/Src/main.c **** 
 5491              		.loc 1 1211 3 is_stmt 1 view .LVU1684
1211:Core/Src/main.c **** 
 5492              		.loc 1 1211 31 is_stmt 0 view .LVU1685
 5493 002e 1C81     		strh	r4, [r3, #8]	@ movhi
1213:Core/Src/main.c ****   g_trackComp[track].envQ15 = 0U;
 5494              		.loc 1 1213 3 is_stmt 1 view .LVU1686
1213:Core/Src/main.c ****   g_trackComp[track].envQ15 = 0U;
 5495              		.loc 1 1213 29 is_stmt 0 view .LVU1687
 5496 0030 0D4B     		ldr	r3, .L411+8
 5497 0032 03F83040 		strb	r4, [r3, r0, lsl #3]
1214:Core/Src/main.c **** 
 5498              		.loc 1 1214 3 is_stmt 1 view .LVU1688
1214:Core/Src/main.c **** 
 5499              		.loc 1 1214 29 is_stmt 0 view .LVU1689
 5500 0036 03EBC003 		add	r3, r3, r0, lsl #3
 5501 003a DC80     		strh	r4, [r3, #6]	@ movhi
1216:Core/Src/main.c ****   memset(g_trackFlangerBuf[track], 0, sizeof(g_trackFlangerBuf[track]));
 5502              		.loc 1 1216 3 is_stmt 1 view .LVU1690
1216:Core/Src/main.c ****   memset(g_trackFlangerBuf[track], 0, sizeof(g_trackFlangerBuf[track]));
 5503              		.loc 1 1216 24 is_stmt 0 view .LVU1691
 5504 003c 8602     		lsls	r6, r0, #10
1216:Core/Src/main.c ****   memset(g_trackFlangerBuf[track], 0, sizeof(g_trackFlangerBuf[track]));
 5505              		.loc 1 1216 3 view .LVU1692
 5506 003e 4FF48065 		mov	r5, #1024
 5507 0042 2A46     		mov	r2, r5
 5508 0044 2146     		mov	r1, r4
 5509 0046 094B     		ldr	r3, .L411+12
 5510 0048 03EB8020 		add	r0, r3, r0, lsl #10
 5511              	.LVL578:
1216:Core/Src/main.c ****   memset(g_trackFlangerBuf[track], 0, sizeof(g_trackFlangerBuf[track]));
 5512              		.loc 1 1216 3 view .LVU1693
 5513 004c FFF7FEFF 		bl	memset
 5514              	.LVL579:
1217:Core/Src/main.c **** }
 5515              		.loc 1 1217 3 is_stmt 1 view .LVU1694
 5516 0050 2A46     		mov	r2, r5
 5517 0052 2146     		mov	r1, r4
 5518 0054 0648     		ldr	r0, .L411+16
 5519 0056 3044     		add	r0, r0, r6
 5520 0058 FFF7FEFF 		bl	memset
 5521              	.LVL580:
1218:Core/Src/main.c **** 
 5522              		.loc 1 1218 1 is_stmt 0 view .LVU1695
 5523 005c 70BD     		pop	{r4, r5, r6, pc}
 5524              	.L412:
 5525 005e 00BF     		.align	2
 5526              	.L411:
 5527 0060 00000000 		.word	g_trackEcho
 5528 0064 00000000 		.word	g_trackFlanger
 5529 0068 00000000 		.word	g_trackComp
 5530 006c 00400000 		.word	g_trackEchoBuf
 5531 0070 00000000 		.word	g_trackFlangerBuf
 5532              		.cfi_endproc
 5533              	.LFE172:
 5535              		.section	.text.ClearTrackAllFx,"ax",%progbits
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 177


 5536              		.align	1
 5537              		.syntax unified
 5538              		.thumb
 5539              		.thumb_func
 5541              	ClearTrackAllFx:
 5542              	.LVL581:
 5543              	.LFB173:
1221:Core/Src/main.c ****   g_trackFilterType[track] = 0U;
 5544              		.loc 1 1221 1 is_stmt 1 view -0
 5545              		.cfi_startproc
 5546              		@ args = 0, pretend = 0, frame = 0
 5547              		@ frame_needed = 0, uses_anonymous_args = 0
1221:Core/Src/main.c ****   g_trackFilterType[track] = 0U;
 5548              		.loc 1 1221 1 is_stmt 0 view .LVU1697
 5549 0000 08B5     		push	{r3, lr}
 5550              	.LCFI23:
 5551              		.cfi_def_cfa_offset 8
 5552              		.cfi_offset 3, -8
 5553              		.cfi_offset 14, -4
1222:Core/Src/main.c ****   g_trackFilterCutQ8[track] = 200U;
 5554              		.loc 1 1222 3 is_stmt 1 view .LVU1698
1222:Core/Src/main.c ****   g_trackFilterCutQ8[track] = 200U;
 5555              		.loc 1 1222 28 is_stmt 0 view .LVU1699
 5556 0002 0022     		movs	r2, #0
 5557 0004 0B49     		ldr	r1, .L415
 5558 0006 0A54     		strb	r2, [r1, r0]
1223:Core/Src/main.c ****   g_trackFilterResQ8[track] = 32U;
 5559              		.loc 1 1223 3 is_stmt 1 view .LVU1700
1223:Core/Src/main.c ****   g_trackFilterResQ8[track] = 32U;
 5560              		.loc 1 1223 29 is_stmt 0 view .LVU1701
 5561 0008 0B49     		ldr	r1, .L415+4
 5562 000a 4FF0C80C 		mov	ip, #200
 5563 000e 01F800C0 		strb	ip, [r1, r0]
1224:Core/Src/main.c ****   g_trackFilterState[track] = 0;
 5564              		.loc 1 1224 3 is_stmt 1 view .LVU1702
1224:Core/Src/main.c ****   g_trackFilterState[track] = 0;
 5565              		.loc 1 1224 29 is_stmt 0 view .LVU1703
 5566 0012 0A49     		ldr	r1, .L415+8
 5567 0014 4FF0200C 		mov	ip, #32
 5568 0018 01F800C0 		strb	ip, [r1, r0]
1225:Core/Src/main.c ****   g_trackDistQ8[track] = 0U;
 5569              		.loc 1 1225 3 is_stmt 1 view .LVU1704
1225:Core/Src/main.c ****   g_trackDistQ8[track] = 0U;
 5570              		.loc 1 1225 29 is_stmt 0 view .LVU1705
 5571 001c 0849     		ldr	r1, .L415+12
 5572 001e 41F82020 		str	r2, [r1, r0, lsl #2]
1226:Core/Src/main.c ****   g_trackBitDepth[track] = 16U;
 5573              		.loc 1 1226 3 is_stmt 1 view .LVU1706
1226:Core/Src/main.c ****   g_trackBitDepth[track] = 16U;
 5574              		.loc 1 1226 24 is_stmt 0 view .LVU1707
 5575 0022 0849     		ldr	r1, .L415+16
 5576 0024 0A54     		strb	r2, [r1, r0]
1227:Core/Src/main.c ****   ClearTrackLiveFx(track);
 5577              		.loc 1 1227 3 is_stmt 1 view .LVU1708
1227:Core/Src/main.c ****   ClearTrackLiveFx(track);
 5578              		.loc 1 1227 26 is_stmt 0 view .LVU1709
 5579 0026 084A     		ldr	r2, .L415+20
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 178


 5580 0028 1021     		movs	r1, #16
 5581 002a 1154     		strb	r1, [r2, r0]
1228:Core/Src/main.c **** }
 5582              		.loc 1 1228 3 is_stmt 1 view .LVU1710
 5583 002c FFF7FEFF 		bl	ClearTrackLiveFx
 5584              	.LVL582:
1229:Core/Src/main.c **** 
 5585              		.loc 1 1229 1 is_stmt 0 view .LVU1711
 5586 0030 08BD     		pop	{r3, pc}
 5587              	.L416:
 5588 0032 00BF     		.align	2
 5589              	.L415:
 5590 0034 00000000 		.word	g_trackFilterType
 5591 0038 00000000 		.word	g_trackFilterCutQ8
 5592 003c 00000000 		.word	g_trackFilterResQ8
 5593 0040 00000000 		.word	g_trackFilterState
 5594 0044 00000000 		.word	g_trackDistQ8
 5595 0048 00000000 		.word	g_trackBitDepth
 5596              		.cfi_endproc
 5597              	.LFE173:
 5599              		.section	.text.SpiEnqueueResponse,"ax",%progbits
 5600              		.align	1
 5601              		.syntax unified
 5602              		.thumb
 5603              		.thumb_func
 5605              	SpiEnqueueResponse:
 5606              	.LVL583:
 5607              	.LFB168:
1150:Core/Src/main.c ****   /* Comandos sin respuesta (TRIG_LIVE, SMPL_*, volumen, etc.): solo Txn 1.
 5608              		.loc 1 1150 1 is_stmt 1 view -0
 5609              		.cfi_startproc
 5610              		@ args = 0, pretend = 0, frame = 0
 5611              		@ frame_needed = 0, uses_anonymous_args = 0
1150:Core/Src/main.c ****   /* Comandos sin respuesta (TRIG_LIVE, SMPL_*, volumen, etc.): solo Txn 1.
 5612              		.loc 1 1150 1 is_stmt 0 view .LVU1713
 5613 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 5614              	.LCFI24:
 5615              		.cfi_def_cfa_offset 24
 5616              		.cfi_offset 3, -24
 5617              		.cfi_offset 4, -20
 5618              		.cfi_offset 5, -16
 5619              		.cfi_offset 6, -12
 5620              		.cfi_offset 7, -8
 5621              		.cfi_offset 14, -4
 5622 0002 0746     		mov	r7, r0
 5623 0004 0D46     		mov	r5, r1
 5624 0006 1646     		mov	r6, r2
1153:Core/Src/main.c ****   {
 5625              		.loc 1 1153 3 is_stmt 1 view .LVU1714
1153:Core/Src/main.c ****   {
 5626              		.loc 1 1153 6 is_stmt 0 view .LVU1715
 5627 0008 1C46     		mov	r4, r3
 5628 000a 03B9     		cbnz	r3, .L418
1153:Core/Src/main.c ****   {
 5629              		.loc 1 1153 17 discriminator 1 view .LVU1716
 5630 000c 0AB3     		cbz	r2, .L422
 5631              	.L418:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 179


1160:Core/Src/main.c ****   g_spiTxBuf[0] = SPI_MAGIC_RESP;
 5632              		.loc 1 1160 3 is_stmt 1 view .LVU1717
1160:Core/Src/main.c ****   g_spiTxBuf[0] = SPI_MAGIC_RESP;
 5633              		.loc 1 1160 18 is_stmt 0 view .LVU1718
 5634 000e 2146     		mov	r1, r4
 5635              	.LVL584:
1160:Core/Src/main.c ****   g_spiTxBuf[0] = SPI_MAGIC_RESP;
 5636              		.loc 1 1160 18 view .LVU1719
 5637 0010 3046     		mov	r0, r6
 5638              	.LVL585:
1160:Core/Src/main.c ****   g_spiTxBuf[0] = SPI_MAGIC_RESP;
 5639              		.loc 1 1160 18 view .LVU1720
 5640 0012 FFF7FEFF 		bl	SpiCrc16
 5641              	.LVL586:
1161:Core/Src/main.c ****   g_spiTxBuf[1] = cmd;
 5642              		.loc 1 1161 3 is_stmt 1 view .LVU1721
1161:Core/Src/main.c ****   g_spiTxBuf[1] = cmd;
 5643              		.loc 1 1161 17 is_stmt 0 view .LVU1722
 5644 0016 104B     		ldr	r3, .L423
 5645 0018 5A22     		movs	r2, #90
 5646 001a 1A70     		strb	r2, [r3]
1162:Core/Src/main.c ****   g_spiTxBuf[2] = (uint8_t)(len & 0xFFU);
 5647              		.loc 1 1162 3 is_stmt 1 view .LVU1723
1162:Core/Src/main.c ****   g_spiTxBuf[2] = (uint8_t)(len & 0xFFU);
 5648              		.loc 1 1162 17 is_stmt 0 view .LVU1724
 5649 001c 5F70     		strb	r7, [r3, #1]
1163:Core/Src/main.c ****   g_spiTxBuf[3] = (uint8_t)((len >> 8) & 0xFFU);
 5650              		.loc 1 1163 3 is_stmt 1 view .LVU1725
1163:Core/Src/main.c ****   g_spiTxBuf[3] = (uint8_t)((len >> 8) & 0xFFU);
 5651              		.loc 1 1163 17 is_stmt 0 view .LVU1726
 5652 001e 9C70     		strb	r4, [r3, #2]
1164:Core/Src/main.c ****   g_spiTxBuf[4] = (uint8_t)(sequence & 0xFFU);
 5653              		.loc 1 1164 3 is_stmt 1 view .LVU1727
1164:Core/Src/main.c ****   g_spiTxBuf[4] = (uint8_t)(sequence & 0xFFU);
 5654              		.loc 1 1164 19 is_stmt 0 view .LVU1728
 5655 0020 220A     		lsrs	r2, r4, #8
1164:Core/Src/main.c ****   g_spiTxBuf[4] = (uint8_t)(sequence & 0xFFU);
 5656              		.loc 1 1164 17 view .LVU1729
 5657 0022 DA70     		strb	r2, [r3, #3]
1165:Core/Src/main.c ****   g_spiTxBuf[5] = (uint8_t)((sequence >> 8) & 0xFFU);
 5658              		.loc 1 1165 3 is_stmt 1 view .LVU1730
1165:Core/Src/main.c ****   g_spiTxBuf[5] = (uint8_t)((sequence >> 8) & 0xFFU);
 5659              		.loc 1 1165 17 is_stmt 0 view .LVU1731
 5660 0024 1D71     		strb	r5, [r3, #4]
1166:Core/Src/main.c ****   g_spiTxBuf[6] = (uint8_t)(crc & 0xFFU);
 5661              		.loc 1 1166 3 is_stmt 1 view .LVU1732
1166:Core/Src/main.c ****   g_spiTxBuf[6] = (uint8_t)(crc & 0xFFU);
 5662              		.loc 1 1166 19 is_stmt 0 view .LVU1733
 5663 0026 2D0A     		lsrs	r5, r5, #8
 5664              	.LVL587:
1166:Core/Src/main.c ****   g_spiTxBuf[6] = (uint8_t)(crc & 0xFFU);
 5665              		.loc 1 1166 17 view .LVU1734
 5666 0028 5D71     		strb	r5, [r3, #5]
1167:Core/Src/main.c ****   g_spiTxBuf[7] = (uint8_t)((crc >> 8) & 0xFFU);
 5667              		.loc 1 1167 3 is_stmt 1 view .LVU1735
1167:Core/Src/main.c ****   g_spiTxBuf[7] = (uint8_t)((crc >> 8) & 0xFFU);
 5668              		.loc 1 1167 17 is_stmt 0 view .LVU1736
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 180


 5669 002a 9871     		strb	r0, [r3, #6]
1168:Core/Src/main.c ****   if (len > 0U && payload != NULL)
 5670              		.loc 1 1168 3 is_stmt 1 view .LVU1737
1168:Core/Src/main.c ****   if (len > 0U && payload != NULL)
 5671              		.loc 1 1168 19 is_stmt 0 view .LVU1738
 5672 002c C0F30720 		ubfx	r0, r0, #8, #8
 5673              	.LVL588:
1168:Core/Src/main.c ****   if (len > 0U && payload != NULL)
 5674              		.loc 1 1168 17 view .LVU1739
 5675 0030 D871     		strb	r0, [r3, #7]
1169:Core/Src/main.c ****     memcpy(g_spiTxBuf + 8U, payload, len);
 5676              		.loc 1 1169 3 is_stmt 1 view .LVU1740
1169:Core/Src/main.c ****     memcpy(g_spiTxBuf + 8U, payload, len);
 5677              		.loc 1 1169 6 is_stmt 0 view .LVU1741
 5678 0032 34B1     		cbz	r4, .L420
1169:Core/Src/main.c ****     memcpy(g_spiTxBuf + 8U, payload, len);
 5679              		.loc 1 1169 16 discriminator 1 view .LVU1742
 5680 0034 2EB1     		cbz	r6, .L420
1170:Core/Src/main.c **** 
 5681              		.loc 1 1170 5 is_stmt 1 view .LVU1743
 5682 0036 2246     		mov	r2, r4
 5683 0038 3146     		mov	r1, r6
 5684 003a 03F10800 		add	r0, r3, #8
 5685 003e FFF7FEFF 		bl	memcpy
 5686              	.LVL589:
 5687              	.L420:
1173:Core/Src/main.c **** }
 5688              		.loc 1 1173 3 view .LVU1744
 5689 0042 04F10802 		add	r2, r4, #8
 5690 0046 92B2     		uxth	r2, r2
 5691 0048 0349     		ldr	r1, .L423
 5692 004a 0448     		ldr	r0, .L423+4
 5693 004c FFF7FEFF 		bl	HAL_SPI_Transmit_IT
 5694              	.LVL590:
 5695              	.L417:
1174:Core/Src/main.c **** 
 5696              		.loc 1 1174 1 is_stmt 0 view .LVU1745
 5697 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 5698              	.LVL591:
 5699              	.L422:
1155:Core/Src/main.c ****     return;
 5700              		.loc 1 1155 5 is_stmt 1 view .LVU1746
 5701 0052 FFF7FEFF 		bl	SpiRearmReceive
 5702              	.LVL592:
1156:Core/Src/main.c ****   }
 5703              		.loc 1 1156 5 view .LVU1747
 5704 0056 FBE7     		b	.L417
 5705              	.L424:
 5706              		.align	2
 5707              	.L423:
 5708 0058 00000000 		.word	g_spiTxBuf
 5709 005c 00000000 		.word	hspi1
 5710              		.cfi_endproc
 5711              	.LFE168:
 5713              		.section	.text.SpiHandleCommand,"ax",%progbits
 5714              		.align	1
 5715              		.syntax unified
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 181


 5716              		.thumb
 5717              		.thumb_func
 5719              	SpiHandleCommand:
 5720              	.LVL593:
 5721              	.LFB175:
1262:Core/Src/main.c ****   uint8_t sendGenericAck = 1U;
 5722              		.loc 1 1262 1 view -0
 5723              		.cfi_startproc
 5724              		@ args = 0, pretend = 0, frame = 80
 5725              		@ frame_needed = 0, uses_anonymous_args = 0
1262:Core/Src/main.c ****   uint8_t sendGenericAck = 1U;
 5726              		.loc 1 1262 1 is_stmt 0 view .LVU1749
 5727 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 5728              	.LCFI25:
 5729              		.cfi_def_cfa_offset 36
 5730              		.cfi_offset 4, -36
 5731              		.cfi_offset 5, -32
 5732              		.cfi_offset 6, -28
 5733              		.cfi_offset 7, -24
 5734              		.cfi_offset 8, -20
 5735              		.cfi_offset 9, -16
 5736              		.cfi_offset 10, -12
 5737              		.cfi_offset 11, -8
 5738              		.cfi_offset 14, -4
 5739 0004 2DED028B 		vpush.64	{d8}
 5740              	.LCFI26:
 5741              		.cfi_def_cfa_offset 44
 5742              		.cfi_offset 80, -44
 5743              		.cfi_offset 81, -40
 5744 0008 95B0     		sub	sp, sp, #84
 5745              	.LCFI27:
 5746              		.cfi_def_cfa_offset 128
 5747 000a 0446     		mov	r4, r0
 5748 000c 0F46     		mov	r7, r1
 5749 000e 1646     		mov	r6, r2
 5750 0010 1D46     		mov	r5, r3
1263:Core/Src/main.c **** 
 5751              		.loc 1 1263 3 is_stmt 1 view .LVU1750
 5752              	.LVL594:
1265:Core/Src/main.c ****   {
 5753              		.loc 1 1265 3 view .LVU1751
 5754 0012 0138     		subs	r0, r0, #1
 5755              	.LVL595:
1265:Core/Src/main.c ****   {
 5756              		.loc 1 1265 3 is_stmt 0 view .LVU1752
 5757 0014 F028     		cmp	r0, #240
 5758 0016 01F29284 		bhi	.L720
 5759 001a DFE810F0 		tbh	[pc, r0, lsl #1]
 5760              	.LVL596:
 5761              	.L428:
 5762 001e F100     		.2byte	(.L498-.L428)/2
 5763 0020 0501     		.2byte	(.L497-.L428)/2
 5764 0022 1601     		.2byte	(.L496-.L428)/2
 5765 0024 1101     		.2byte	(.L495-.L428)/2
 5766 0026 9B07     		.2byte	(.L494-.L428)/2
 5767 0028 900C     		.2byte	(.L720-.L428)/2
 5768 002a 900C     		.2byte	(.L720-.L428)/2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 182


 5769 002c 900C     		.2byte	(.L720-.L428)/2
 5770 002e 900C     		.2byte	(.L720-.L428)/2
 5771 0030 900C     		.2byte	(.L720-.L428)/2
 5772 0032 900C     		.2byte	(.L720-.L428)/2
 5773 0034 900C     		.2byte	(.L720-.L428)/2
 5774 0036 900C     		.2byte	(.L720-.L428)/2
 5775 0038 900C     		.2byte	(.L720-.L428)/2
 5776 003a 900C     		.2byte	(.L720-.L428)/2
 5777 003c 2201     		.2byte	(.L493-.L428)/2
 5778 003e 2E01     		.2byte	(.L492-.L428)/2
 5779 0040 3A01     		.2byte	(.L491-.L428)/2
 5780 0042 4601     		.2byte	(.L490-.L428)/2
 5781 0044 5501     		.2byte	(.L489-.L428)/2
 5782 0046 900C     		.2byte	(.L720-.L428)/2
 5783 0048 900C     		.2byte	(.L720-.L428)/2
 5784 004a 900C     		.2byte	(.L720-.L428)/2
 5785 004c 900C     		.2byte	(.L720-.L428)/2
 5786 004e 900C     		.2byte	(.L720-.L428)/2
 5787 0050 900C     		.2byte	(.L720-.L428)/2
 5788 0052 900C     		.2byte	(.L720-.L428)/2
 5789 0054 900C     		.2byte	(.L720-.L428)/2
 5790 0056 900C     		.2byte	(.L720-.L428)/2
 5791 0058 900C     		.2byte	(.L720-.L428)/2
 5792 005a 900C     		.2byte	(.L720-.L428)/2
 5793 005c 8C01     		.2byte	(.L488-.L428)/2
 5794 005e E501     		.2byte	(.L487-.L428)/2
 5795 0060 F201     		.2byte	(.L486-.L428)/2
 5796 0062 FF01     		.2byte	(.L485-.L428)/2
 5797 0064 0F02     		.2byte	(.L484-.L428)/2
 5798 0066 4102     		.2byte	(.L483-.L428)/2
 5799 0068 4C02     		.2byte	(.L482-.L428)/2
 5800 006a 900C     		.2byte	(.L720-.L428)/2
 5801 006c 900C     		.2byte	(.L720-.L428)/2
 5802 006e 900C     		.2byte	(.L720-.L428)/2
 5803 0070 900C     		.2byte	(.L720-.L428)/2
 5804 0072 900C     		.2byte	(.L720-.L428)/2
 5805 0074 900C     		.2byte	(.L720-.L428)/2
 5806 0076 900C     		.2byte	(.L720-.L428)/2
 5807 0078 900C     		.2byte	(.L720-.L428)/2
 5808 007a 900C     		.2byte	(.L720-.L428)/2
 5809 007c D802     		.2byte	(.L481-.L428)/2
 5810 007e 0903     		.2byte	(.L480-.L428)/2
 5811 0080 E302     		.2byte	(.L479-.L428)/2
 5812 0082 0F03     		.2byte	(.L478-.L428)/2
 5813 0084 DE03     		.2byte	(.L477-.L428)/2
 5814 0086 0F04     		.2byte	(.L476-.L428)/2
 5815 0088 E903     		.2byte	(.L475-.L428)/2
 5816 008a 6104     		.2byte	(.L474-.L428)/2
 5817 008c 3503     		.2byte	(.L473-.L428)/2
 5818 008e 6603     		.2byte	(.L472-.L428)/2
 5819 0090 4003     		.2byte	(.L471-.L428)/2
 5820 0092 9203     		.2byte	(.L470-.L428)/2
 5821 0094 B803     		.2byte	(.L469-.L428)/2
 5822 0096 8704     		.2byte	(.L468-.L428)/2
 5823 0098 9204     		.2byte	(.L467-.L428)/2
 5824 009a C304     		.2byte	(.L466-.L428)/2
 5825 009c 1B05     		.2byte	(.L465-.L428)/2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 183


 5826 009e 4705     		.2byte	(.L464-.L428)/2
 5827 00a0 EB04     		.2byte	(.L463-.L428)/2
 5828 00a2 900C     		.2byte	(.L720-.L428)/2
 5829 00a4 900C     		.2byte	(.L720-.L428)/2
 5830 00a6 900C     		.2byte	(.L720-.L428)/2
 5831 00a8 900C     		.2byte	(.L720-.L428)/2
 5832 00aa 900C     		.2byte	(.L720-.L428)/2
 5833 00ac 900C     		.2byte	(.L720-.L428)/2
 5834 00ae 900C     		.2byte	(.L720-.L428)/2
 5835 00b0 900C     		.2byte	(.L720-.L428)/2
 5836 00b2 900C     		.2byte	(.L720-.L428)/2
 5837 00b4 900C     		.2byte	(.L720-.L428)/2
 5838 00b6 900C     		.2byte	(.L720-.L428)/2
 5839 00b8 900C     		.2byte	(.L720-.L428)/2
 5840 00ba 900C     		.2byte	(.L720-.L428)/2
 5841 00bc A102     		.2byte	(.L462-.L428)/2
 5842 00be BC02     		.2byte	(.L461-.L428)/2
 5843 00c0 950A     		.2byte	(.L460-.L428)/2
 5844 00c2 C10A     		.2byte	(.L459-.L428)/2
 5845 00c4 7305     		.2byte	(.L458-.L428)/2
 5846 00c6 1B06     		.2byte	(.L457-.L428)/2
 5847 00c8 A506     		.2byte	(.L456-.L428)/2
 5848 00ca 0B07     		.2byte	(.L455-.L428)/2
 5849 00cc CC02     		.2byte	(.L454-.L428)/2
 5850 00ce 900C     		.2byte	(.L720-.L428)/2
 5851 00d0 900C     		.2byte	(.L720-.L428)/2
 5852 00d2 900C     		.2byte	(.L720-.L428)/2
 5853 00d4 900C     		.2byte	(.L720-.L428)/2
 5854 00d6 900C     		.2byte	(.L720-.L428)/2
 5855 00d8 900C     		.2byte	(.L720-.L428)/2
 5856 00da 900C     		.2byte	(.L720-.L428)/2
 5857 00dc 900C     		.2byte	(.L720-.L428)/2
 5858 00de 900C     		.2byte	(.L720-.L428)/2
 5859 00e0 900C     		.2byte	(.L720-.L428)/2
 5860 00e2 900C     		.2byte	(.L720-.L428)/2
 5861 00e4 900C     		.2byte	(.L720-.L428)/2
 5862 00e6 900C     		.2byte	(.L720-.L428)/2
 5863 00e8 900C     		.2byte	(.L720-.L428)/2
 5864 00ea 900C     		.2byte	(.L720-.L428)/2
 5865 00ec 900C     		.2byte	(.L720-.L428)/2
 5866 00ee 900C     		.2byte	(.L720-.L428)/2
 5867 00f0 900C     		.2byte	(.L720-.L428)/2
 5868 00f2 900C     		.2byte	(.L720-.L428)/2
 5869 00f4 900C     		.2byte	(.L720-.L428)/2
 5870 00f6 900C     		.2byte	(.L720-.L428)/2
 5871 00f8 900C     		.2byte	(.L720-.L428)/2
 5872 00fa 900C     		.2byte	(.L720-.L428)/2
 5873 00fc 5B09     		.2byte	(.L453-.L428)/2
 5874 00fe 8B09     		.2byte	(.L452-.L428)/2
 5875 0100 D30A     		.2byte	(.L451-.L428)/2
 5876 0102 FF0A     		.2byte	(.L450-.L428)/2
 5877 0104 2409     		.2byte	(.L449-.L428)/2
 5878 0106 C308     		.2byte	(.L448-.L428)/2
 5879 0108 EF08     		.2byte	(.L447-.L428)/2
 5880 010a 3109     		.2byte	(.L446-.L428)/2
 5881 010c A409     		.2byte	(.L445-.L428)/2
 5882 010e 1B0A     		.2byte	(.L444-.L428)/2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 184


 5883 0110 9A09     		.2byte	(.L443-.L428)/2
 5884 0112 900C     		.2byte	(.L720-.L428)/2
 5885 0114 900C     		.2byte	(.L720-.L428)/2
 5886 0116 900C     		.2byte	(.L720-.L428)/2
 5887 0118 900C     		.2byte	(.L720-.L428)/2
 5888 011a 900C     		.2byte	(.L720-.L428)/2
 5889 011c 900C     		.2byte	(.L720-.L428)/2
 5890 011e 900C     		.2byte	(.L720-.L428)/2
 5891 0120 900C     		.2byte	(.L720-.L428)/2
 5892 0122 900C     		.2byte	(.L720-.L428)/2
 5893 0124 900C     		.2byte	(.L720-.L428)/2
 5894 0126 900C     		.2byte	(.L720-.L428)/2
 5895 0128 900C     		.2byte	(.L720-.L428)/2
 5896 012a 900C     		.2byte	(.L720-.L428)/2
 5897 012c 900C     		.2byte	(.L720-.L428)/2
 5898 012e 900C     		.2byte	(.L720-.L428)/2
 5899 0130 900C     		.2byte	(.L720-.L428)/2
 5900 0132 900C     		.2byte	(.L720-.L428)/2
 5901 0134 900C     		.2byte	(.L720-.L428)/2
 5902 0136 900C     		.2byte	(.L720-.L428)/2
 5903 0138 900C     		.2byte	(.L720-.L428)/2
 5904 013a 900C     		.2byte	(.L720-.L428)/2
 5905 013c 1707     		.2byte	(.L442-.L428)/2
 5906 013e 9407     		.2byte	(.L441-.L428)/2
 5907 0140 900C     		.2byte	(.L720-.L428)/2
 5908 0142 900C     		.2byte	(.L720-.L428)/2
 5909 0144 900C     		.2byte	(.L720-.L428)/2
 5910 0146 900C     		.2byte	(.L720-.L428)/2
 5911 0148 900C     		.2byte	(.L720-.L428)/2
 5912 014a 900C     		.2byte	(.L720-.L428)/2
 5913 014c 900C     		.2byte	(.L720-.L428)/2
 5914 014e 900C     		.2byte	(.L720-.L428)/2
 5915 0150 900C     		.2byte	(.L720-.L428)/2
 5916 0152 900C     		.2byte	(.L720-.L428)/2
 5917 0154 900C     		.2byte	(.L720-.L428)/2
 5918 0156 900C     		.2byte	(.L720-.L428)/2
 5919 0158 900C     		.2byte	(.L720-.L428)/2
 5920 015a 900C     		.2byte	(.L720-.L428)/2
 5921 015c BC07     		.2byte	(.L440-.L428)/2
 5922 015e 0508     		.2byte	(.L439-.L428)/2
 5923 0160 5008     		.2byte	(.L438-.L428)/2
 5924 0162 8508     		.2byte	(.L437-.L428)/2
 5925 0164 A808     		.2byte	(.L436-.L428)/2
 5926 0166 900C     		.2byte	(.L720-.L428)/2
 5927 0168 900C     		.2byte	(.L720-.L428)/2
 5928 016a 900C     		.2byte	(.L720-.L428)/2
 5929 016c 900C     		.2byte	(.L720-.L428)/2
 5930 016e 900C     		.2byte	(.L720-.L428)/2
 5931 0170 900C     		.2byte	(.L720-.L428)/2
 5932 0172 900C     		.2byte	(.L720-.L428)/2
 5933 0174 900C     		.2byte	(.L720-.L428)/2
 5934 0176 900C     		.2byte	(.L720-.L428)/2
 5935 0178 900C     		.2byte	(.L720-.L428)/2
 5936 017a 900C     		.2byte	(.L720-.L428)/2
 5937 017c 900C     		.2byte	(.L720-.L428)/2
 5938 017e 900C     		.2byte	(.L720-.L428)/2
 5939 0180 900C     		.2byte	(.L720-.L428)/2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 185


 5940 0182 900C     		.2byte	(.L720-.L428)/2
 5941 0184 900C     		.2byte	(.L720-.L428)/2
 5942 0186 900C     		.2byte	(.L720-.L428)/2
 5943 0188 900C     		.2byte	(.L720-.L428)/2
 5944 018a 900C     		.2byte	(.L720-.L428)/2
 5945 018c 900C     		.2byte	(.L720-.L428)/2
 5946 018e 900C     		.2byte	(.L720-.L428)/2
 5947 0190 900C     		.2byte	(.L720-.L428)/2
 5948 0192 900C     		.2byte	(.L720-.L428)/2
 5949 0194 900C     		.2byte	(.L720-.L428)/2
 5950 0196 900C     		.2byte	(.L720-.L428)/2
 5951 0198 900C     		.2byte	(.L720-.L428)/2
 5952 019a 900C     		.2byte	(.L720-.L428)/2
 5953 019c 900C     		.2byte	(.L720-.L428)/2
 5954 019e 900C     		.2byte	(.L720-.L428)/2
 5955 01a0 900C     		.2byte	(.L720-.L428)/2
 5956 01a2 900C     		.2byte	(.L720-.L428)/2
 5957 01a4 900C     		.2byte	(.L720-.L428)/2
 5958 01a6 900C     		.2byte	(.L720-.L428)/2
 5959 01a8 900C     		.2byte	(.L720-.L428)/2
 5960 01aa 900C     		.2byte	(.L720-.L428)/2
 5961 01ac 900C     		.2byte	(.L720-.L428)/2
 5962 01ae 900C     		.2byte	(.L720-.L428)/2
 5963 01b0 900C     		.2byte	(.L720-.L428)/2
 5964 01b2 900C     		.2byte	(.L720-.L428)/2
 5965 01b4 900C     		.2byte	(.L720-.L428)/2
 5966 01b6 900C     		.2byte	(.L720-.L428)/2
 5967 01b8 900C     		.2byte	(.L720-.L428)/2
 5968 01ba 900C     		.2byte	(.L720-.L428)/2
 5969 01bc 900C     		.2byte	(.L720-.L428)/2
 5970 01be 900C     		.2byte	(.L720-.L428)/2
 5971 01c0 900C     		.2byte	(.L720-.L428)/2
 5972 01c2 900C     		.2byte	(.L720-.L428)/2
 5973 01c4 900C     		.2byte	(.L720-.L428)/2
 5974 01c6 900C     		.2byte	(.L720-.L428)/2
 5975 01c8 900C     		.2byte	(.L720-.L428)/2
 5976 01ca 900C     		.2byte	(.L720-.L428)/2
 5977 01cc 900C     		.2byte	(.L720-.L428)/2
 5978 01ce 900C     		.2byte	(.L720-.L428)/2
 5979 01d0 900C     		.2byte	(.L720-.L428)/2
 5980 01d2 900C     		.2byte	(.L720-.L428)/2
 5981 01d4 900C     		.2byte	(.L720-.L428)/2
 5982 01d6 900C     		.2byte	(.L720-.L428)/2
 5983 01d8 900C     		.2byte	(.L720-.L428)/2
 5984 01da 900C     		.2byte	(.L720-.L428)/2
 5985 01dc 3F0B     		.2byte	(.L435-.L428)/2
 5986 01de B90B     		.2byte	(.L721-.L428)/2
 5987 01e0 BB0B     		.2byte	(.L433-.L428)/2
 5988 01e2 C30B     		.2byte	(.L432-.L428)/2
 5989 01e4 900C     		.2byte	(.L720-.L428)/2
 5990 01e6 900C     		.2byte	(.L720-.L428)/2
 5991 01e8 900C     		.2byte	(.L720-.L428)/2
 5992 01ea 900C     		.2byte	(.L720-.L428)/2
 5993 01ec 900C     		.2byte	(.L720-.L428)/2
 5994 01ee 900C     		.2byte	(.L720-.L428)/2
 5995 01f0 900C     		.2byte	(.L720-.L428)/2
 5996 01f2 900C     		.2byte	(.L720-.L428)/2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 186


 5997 01f4 900C     		.2byte	(.L720-.L428)/2
 5998 01f6 900C     		.2byte	(.L720-.L428)/2
 5999 01f8 CF0B     		.2byte	(.L431-.L428)/2
 6000 01fa ED0B     		.2byte	(.L430-.L428)/2
 6001 01fc 3B0C     		.2byte	(.L429-.L428)/2
 6002 01fe 670C     		.2byte	(.L427-.L428)/2
 6003              		.p2align 1
 6004              	.L498:
1268:Core/Src/main.c ****       {
 6005              		.loc 1 1268 7 is_stmt 1 view .LVU1753
1268:Core/Src/main.c ****       {
 6006              		.loc 1 1268 10 is_stmt 0 view .LVU1754
 6007 0200 012A     		cmp	r2, #1
 6008 0202 41F2A583 		bls	.L722
 6009              	.LBB94:
1270:Core/Src/main.c ****         uint8_t vel = payload[1];
 6010              		.loc 1 1270 9 is_stmt 1 view .LVU1755
1270:Core/Src/main.c ****         uint8_t vel = payload[1];
 6011              		.loc 1 1270 17 is_stmt 0 view .LVU1756
 6012 0206 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 6013              	.LVL597:
1271:Core/Src/main.c ****         if (len >= 3U)
 6014              		.loc 1 1271 9 is_stmt 1 view .LVU1757
1271:Core/Src/main.c ****         if (len >= 3U)
 6015              		.loc 1 1271 17 is_stmt 0 view .LVU1758
 6016 0208 4978     		ldrb	r1, [r1, #1]	@ zero_extendqisi2
 6017              	.LVL598:
1272:Core/Src/main.c ****         {
 6018              		.loc 1 1272 9 is_stmt 1 view .LVU1759
1272:Core/Src/main.c ****         {
 6019              		.loc 1 1272 12 is_stmt 0 view .LVU1760
 6020 020a 022A     		cmp	r2, #2
 6021 020c 07D9     		bls	.L499
 6022              	.LBB95:
1274:Core/Src/main.c ****           vel = (uint8_t)((vel * tv) / 100U);
 6023              		.loc 1 1274 11 is_stmt 1 view .LVU1761
1274:Core/Src/main.c ****           vel = (uint8_t)((vel * tv) / 100U);
 6024              		.loc 1 1274 32 is_stmt 0 view .LVU1762
 6025 020e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 6026              	.LVL599:
1275:Core/Src/main.c ****         }
 6027              		.loc 1 1275 11 is_stmt 1 view .LVU1763
1275:Core/Src/main.c ****         }
 6028              		.loc 1 1275 32 is_stmt 0 view .LVU1764
 6029 0210 03FB01F1 		mul	r1, r3, r1
 6030              	.LVL600:
1275:Core/Src/main.c ****         }
 6031              		.loc 1 1275 38 view .LVU1765
 6032 0214 C14B     		ldr	r3, .L942
 6033 0216 A3FB0131 		umull	r3, r1, r3, r1
1275:Core/Src/main.c ****         }
 6034              		.loc 1 1275 15 view .LVU1766
 6035 021a C1F34711 		ubfx	r1, r1, #5, #8
 6036              	.LVL601:
 6037              	.L499:
1275:Core/Src/main.c ****         }
 6038              		.loc 1 1275 15 view .LVU1767
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 187


 6039              	.LBE95:
1277:Core/Src/main.c ****       }
 6040              		.loc 1 1277 9 is_stmt 1 view .LVU1768
 6041 021e FFF7FEFF 		bl	SpiQueueTrigger
 6042              	.LVL602:
1277:Core/Src/main.c ****       }
 6043              		.loc 1 1277 9 is_stmt 0 view .LVU1769
 6044              	.LBE94:
1263:Core/Src/main.c **** 
 6045              		.loc 1 1263 11 view .LVU1770
 6046 0222 2646     		mov	r6, r4
 6047              	.LVL603:
1263:Core/Src/main.c **** 
 6048              		.loc 1 1263 11 view .LVU1771
 6049 0224 01F08CBB 		b	.L426
 6050              	.LVL604:
 6051              	.L497:
1282:Core/Src/main.c ****       break;
 6052              		.loc 1 1282 7 is_stmt 1 view .LVU1772
1282:Core/Src/main.c ****       break;
 6053              		.loc 1 1282 10 is_stmt 0 view .LVU1773
 6054 0228 012A     		cmp	r2, #1
 6055 022a 02D8     		bhi	.L907
1263:Core/Src/main.c **** 
 6056              		.loc 1 1263 11 view .LVU1774
 6057 022c 0126     		movs	r6, #1
 6058 022e 01F087BB 		b	.L426
 6059              	.L907:
1282:Core/Src/main.c ****       break;
 6060              		.loc 1 1282 22 is_stmt 1 discriminator 1 view .LVU1775
 6061 0232 4978     		ldrb	r1, [r1, #1]	@ zero_extendqisi2
 6062              	.LVL605:
1282:Core/Src/main.c ****       break;
 6063              		.loc 1 1282 22 is_stmt 0 discriminator 1 view .LVU1776
 6064 0234 3878     		ldrb	r0, [r7]	@ zero_extendqisi2
 6065 0236 FFF7FEFF 		bl	SpiQueueTrigger
 6066              	.LVL606:
1263:Core/Src/main.c **** 
 6067              		.loc 1 1263 11 view .LVU1777
 6068 023a 0126     		movs	r6, #1
 6069              	.LVL607:
1263:Core/Src/main.c **** 
 6070              		.loc 1 1263 11 view .LVU1778
 6071 023c 01F080BB 		b	.L426
 6072              	.LVL608:
 6073              	.L495:
1286:Core/Src/main.c ****       break;
 6074              		.loc 1 1286 7 is_stmt 1 view .LVU1779
 6075 0240 FFF7FEFF 		bl	StopAllVoices
 6076              	.LVL609:
1287:Core/Src/main.c **** 
 6077              		.loc 1 1287 7 view .LVU1780
1263:Core/Src/main.c **** 
 6078              		.loc 1 1263 11 is_stmt 0 view .LVU1781
 6079 0244 0126     		movs	r6, #1
 6080              	.LVL610:
1287:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 188


 6081              		.loc 1 1287 7 view .LVU1782
 6082 0246 01F07BBB 		b	.L426
 6083              	.LVL611:
 6084              	.L496:
1290:Core/Src/main.c ****       break;
 6085              		.loc 1 1290 7 is_stmt 1 view .LVU1783
1290:Core/Src/main.c ****       break;
 6086              		.loc 1 1290 10 is_stmt 0 view .LVU1784
 6087 024a 12B9     		cbnz	r2, .L908
1263:Core/Src/main.c **** 
 6088              		.loc 1 1263 11 view .LVU1785
 6089 024c 0126     		movs	r6, #1
 6090 024e 01F077BB 		b	.L426
 6091              	.L908:
1290:Core/Src/main.c ****       break;
 6092              		.loc 1 1290 22 is_stmt 1 discriminator 1 view .LVU1786
1290:Core/Src/main.c ****       break;
 6093              		.loc 1 1290 60 is_stmt 0 discriminator 1 view .LVU1787
 6094 0252 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
1290:Core/Src/main.c ****       break;
 6095              		.loc 1 1290 22 discriminator 1 view .LVU1788
 6096 0254 00F00F00 		and	r0, r0, #15
 6097 0258 FFF7FEFF 		bl	StopInstrumentVoices
 6098              	.LVL612:
1263:Core/Src/main.c **** 
 6099              		.loc 1 1263 11 view .LVU1789
 6100 025c 0126     		movs	r6, #1
 6101              	.LVL613:
1263:Core/Src/main.c **** 
 6102              		.loc 1 1263 11 view .LVU1790
 6103 025e 01F06FBB 		b	.L426
 6104              	.LVL614:
 6105              	.L493:
1294:Core/Src/main.c ****       {
 6106              		.loc 1 1294 7 is_stmt 1 view .LVU1791
1294:Core/Src/main.c ****       {
 6107              		.loc 1 1294 10 is_stmt 0 view .LVU1792
 6108 0262 002A     		cmp	r2, #0
 6109 0264 01F07683 		beq	.L725
 6110              	.LBB96:
1296:Core/Src/main.c ****         if (v > 180U) v = 180U;
 6111              		.loc 1 1296 9 is_stmt 1 view .LVU1793
1296:Core/Src/main.c ****         if (v > 180U) v = 180U;
 6112              		.loc 1 1296 17 is_stmt 0 view .LVU1794
 6113 0268 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 6114              	.LVL615:
1297:Core/Src/main.c ****         g_masterVolume = v;
 6115              		.loc 1 1297 9 is_stmt 1 view .LVU1795
1297:Core/Src/main.c ****         g_masterVolume = v;
 6116              		.loc 1 1297 12 is_stmt 0 view .LVU1796
 6117 026a B42B     		cmp	r3, #180
 6118 026c 00D9     		bls	.L500
1297:Core/Src/main.c ****         g_masterVolume = v;
 6119              		.loc 1 1297 25 discriminator 1 view .LVU1797
 6120 026e B423     		movs	r3, #180
 6121              	.LVL616:
 6122              	.L500:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 189


1298:Core/Src/main.c ****       }
 6123              		.loc 1 1298 9 is_stmt 1 view .LVU1798
1298:Core/Src/main.c ****       }
 6124              		.loc 1 1298 24 is_stmt 0 view .LVU1799
 6125 0270 AB4A     		ldr	r2, .L942+4
 6126              	.LVL617:
1298:Core/Src/main.c ****       }
 6127              		.loc 1 1298 24 view .LVU1800
 6128 0272 1370     		strb	r3, [r2]
 6129              	.LBE96:
1263:Core/Src/main.c **** 
 6130              		.loc 1 1263 11 view .LVU1801
 6131 0274 0126     		movs	r6, #1
 6132              	.LVL618:
1263:Core/Src/main.c **** 
 6133              		.loc 1 1263 11 view .LVU1802
 6134 0276 01F063BB 		b	.L426
 6135              	.LVL619:
 6136              	.L492:
1303:Core/Src/main.c ****       {
 6137              		.loc 1 1303 7 is_stmt 1 view .LVU1803
1303:Core/Src/main.c ****       {
 6138              		.loc 1 1303 10 is_stmt 0 view .LVU1804
 6139 027a 002A     		cmp	r2, #0
 6140 027c 01F06C83 		beq	.L727
 6141              	.LBB97:
1305:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6142              		.loc 1 1305 9 is_stmt 1 view .LVU1805
1305:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6143              		.loc 1 1305 17 is_stmt 0 view .LVU1806
 6144 0280 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 6145              	.LVL620:
1306:Core/Src/main.c ****         g_seqVolume = v;
 6146              		.loc 1 1306 9 is_stmt 1 view .LVU1807
1306:Core/Src/main.c ****         g_seqVolume = v;
 6147              		.loc 1 1306 12 is_stmt 0 view .LVU1808
 6148 0282 C82B     		cmp	r3, #200
 6149 0284 00D9     		bls	.L501
1306:Core/Src/main.c ****         g_seqVolume = v;
 6150              		.loc 1 1306 25 discriminator 1 view .LVU1809
 6151 0286 C823     		movs	r3, #200
 6152              	.LVL621:
 6153              	.L501:
1307:Core/Src/main.c ****       }
 6154              		.loc 1 1307 9 is_stmt 1 view .LVU1810
1307:Core/Src/main.c ****       }
 6155              		.loc 1 1307 21 is_stmt 0 view .LVU1811
 6156 0288 A64A     		ldr	r2, .L942+8
 6157              	.LVL622:
1307:Core/Src/main.c ****       }
 6158              		.loc 1 1307 21 view .LVU1812
 6159 028a 1370     		strb	r3, [r2]
 6160              	.LBE97:
1263:Core/Src/main.c **** 
 6161              		.loc 1 1263 11 view .LVU1813
 6162 028c 0126     		movs	r6, #1
 6163              	.LVL623:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 190


1263:Core/Src/main.c **** 
 6164              		.loc 1 1263 11 view .LVU1814
 6165 028e 01F057BB 		b	.L426
 6166              	.LVL624:
 6167              	.L491:
1312:Core/Src/main.c ****       {
 6168              		.loc 1 1312 7 is_stmt 1 view .LVU1815
1312:Core/Src/main.c ****       {
 6169              		.loc 1 1312 10 is_stmt 0 view .LVU1816
 6170 0292 002A     		cmp	r2, #0
 6171 0294 01F06283 		beq	.L729
 6172              	.LBB98:
1314:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6173              		.loc 1 1314 9 is_stmt 1 view .LVU1817
1314:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6174              		.loc 1 1314 17 is_stmt 0 view .LVU1818
 6175 0298 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 6176              	.LVL625:
1315:Core/Src/main.c ****         g_liveVolume = v;
 6177              		.loc 1 1315 9 is_stmt 1 view .LVU1819
1315:Core/Src/main.c ****         g_liveVolume = v;
 6178              		.loc 1 1315 12 is_stmt 0 view .LVU1820
 6179 029a C82B     		cmp	r3, #200
 6180 029c 00D9     		bls	.L502
1315:Core/Src/main.c ****         g_liveVolume = v;
 6181              		.loc 1 1315 25 discriminator 1 view .LVU1821
 6182 029e C823     		movs	r3, #200
 6183              	.LVL626:
 6184              	.L502:
1316:Core/Src/main.c ****       }
 6185              		.loc 1 1316 9 is_stmt 1 view .LVU1822
1316:Core/Src/main.c ****       }
 6186              		.loc 1 1316 22 is_stmt 0 view .LVU1823
 6187 02a0 A14A     		ldr	r2, .L942+12
 6188              	.LVL627:
1316:Core/Src/main.c ****       }
 6189              		.loc 1 1316 22 view .LVU1824
 6190 02a2 1370     		strb	r3, [r2]
 6191              	.LBE98:
1263:Core/Src/main.c **** 
 6192              		.loc 1 1263 11 view .LVU1825
 6193 02a4 0126     		movs	r6, #1
 6194              	.LVL628:
1263:Core/Src/main.c **** 
 6195              		.loc 1 1263 11 view .LVU1826
 6196 02a6 01F04BBB 		b	.L426
 6197              	.LVL629:
 6198              	.L490:
1321:Core/Src/main.c ****       {
 6199              		.loc 1 1321 7 is_stmt 1 view .LVU1827
1321:Core/Src/main.c ****       {
 6200              		.loc 1 1321 10 is_stmt 0 view .LVU1828
 6201 02aa 012A     		cmp	r2, #1
 6202 02ac 41F25883 		bls	.L731
 6203              	.LBB99:
1323:Core/Src/main.c ****         uint8_t v = payload[1];
 6204              		.loc 1 1323 9 is_stmt 1 view .LVU1829
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 191


1323:Core/Src/main.c ****         uint8_t v = payload[1];
 6205              		.loc 1 1323 29 is_stmt 0 view .LVU1830
 6206 02b0 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1323:Core/Src/main.c ****         uint8_t v = payload[1];
 6207              		.loc 1 1323 17 view .LVU1831
 6208 02b2 03F00F03 		and	r3, r3, #15
 6209              	.LVL630:
1324:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6210              		.loc 1 1324 9 is_stmt 1 view .LVU1832
1324:Core/Src/main.c ****         if (v > 200U) v = 200U;
 6211              		.loc 1 1324 17 is_stmt 0 view .LVU1833
 6212 02b6 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 6213              	.LVL631:
1325:Core/Src/main.c ****         g_trackVolume[tr] = v;
 6214              		.loc 1 1325 9 is_stmt 1 view .LVU1834
1325:Core/Src/main.c ****         g_trackVolume[tr] = v;
 6215              		.loc 1 1325 12 is_stmt 0 view .LVU1835
 6216 02b8 C82A     		cmp	r2, #200
 6217 02ba 00D9     		bls	.L503
1325:Core/Src/main.c ****         g_trackVolume[tr] = v;
 6218              		.loc 1 1325 25 discriminator 1 view .LVU1836
 6219 02bc C822     		movs	r2, #200
 6220              	.LVL632:
 6221              	.L503:
1326:Core/Src/main.c ****       }
 6222              		.loc 1 1326 9 is_stmt 1 view .LVU1837
1326:Core/Src/main.c ****       }
 6223              		.loc 1 1326 27 is_stmt 0 view .LVU1838
 6224 02be 9B49     		ldr	r1, .L942+16
 6225              	.LVL633:
1326:Core/Src/main.c ****       }
 6226              		.loc 1 1326 27 view .LVU1839
 6227 02c0 CA54     		strb	r2, [r1, r3]
 6228              	.LBE99:
1263:Core/Src/main.c **** 
 6229              		.loc 1 1263 11 view .LVU1840
 6230 02c2 0126     		movs	r6, #1
 6231              	.LVL634:
1263:Core/Src/main.c **** 
 6232              		.loc 1 1263 11 view .LVU1841
 6233 02c4 01F03CBB 		b	.L426
 6234              	.LVL635:
 6235              	.L489:
1331:Core/Src/main.c ****       {
 6236              		.loc 1 1331 7 is_stmt 1 view .LVU1842
1331:Core/Src/main.c ****       {
 6237              		.loc 1 1331 10 is_stmt 0 view .LVU1843
 6238 02c8 032A     		cmp	r2, #3
 6239 02ca 41F24B83 		bls	.L733
 6240              	.LBB100:
1333:Core/Src/main.c ****         memcpy(&pitch, payload, sizeof(float));
 6241              		.loc 1 1333 9 is_stmt 1 view .LVU1844
1334:Core/Src/main.c ****         if (pitch < 0.25f) pitch = 0.25f;
 6242              		.loc 1 1334 9 view .LVU1845
 6243 02ce 0B68     		ldr	r3, [r1]	@ unaligned
 6244 02d0 07EE903A 		vmov	s15, r3
1335:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 192


 6245              		.loc 1 1335 9 view .LVU1846
1335:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 6246              		.loc 1 1335 12 is_stmt 0 view .LVU1847
 6247 02d4 B5EE007A 		vmov.f32	s14, #2.5e-1
 6248 02d8 F4EEC77A 		vcmpe.f32	s15, s14
 6249 02dc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6250 02e0 01D5     		bpl	.L504
1335:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 6251              		.loc 1 1335 28 is_stmt 1 discriminator 1 view .LVU1848
1335:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 6252              		.loc 1 1335 34 is_stmt 0 discriminator 1 view .LVU1849
 6253 02e2 F0EE477A 		vmov.f32	s15, s14
 6254              	.L504:
1336:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 6255              		.loc 1 1336 9 is_stmt 1 view .LVU1850
1336:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 6256              		.loc 1 1336 12 is_stmt 0 view .LVU1851
 6257 02e6 B1EE007A 		vmov.f32	s14, #4.0e+0
 6258 02ea F4EEC77A 		vcmpe.f32	s15, s14
 6259 02ee F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6260 02f2 01DD     		ble	.L506
1336:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 6261              		.loc 1 1336 27 is_stmt 1 discriminator 1 view .LVU1852
1336:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 6262              		.loc 1 1336 33 is_stmt 0 discriminator 1 view .LVU1853
 6263 02f4 F0EE477A 		vmov.f32	s15, s14
 6264              	.L506:
1337:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 6265              		.loc 1 1337 9 is_stmt 1 view .LVU1854
1337:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 6266              		.loc 1 1337 41 is_stmt 0 view .LVU1855
 6267 02f8 9FED8D7A 		vldr.32	s14, .L942+20
 6268 02fc 67EE877A 		vmul.f32	s15, s15, s14
1337:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 6269              		.loc 1 1337 18 view .LVU1856
 6270 0300 FCEEE77A 		vcvt.u32.f32	s15, s15
 6271 0304 17EE900A 		vmov	r0, s15	@ int
 6272              	.LVL636:
1338:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 6273              		.loc 1 1338 9 is_stmt 1 view .LVU1857
1338:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 6274              		.loc 1 1338 12 is_stmt 0 view .LVU1858
 6275 0308 B0F5007F 		cmp	r0, #512
 6276 030c 05D3     		bcc	.L734
1339:Core/Src/main.c ****         for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++) g_instPitchQ12[i] = (uint16_t)q12;
 6277              		.loc 1 1339 9 is_stmt 1 view .LVU1859
1339:Core/Src/main.c ****         for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++) g_instPitchQ12[i] = (uint16_t)q12;
 6278              		.loc 1 1339 12 is_stmt 0 view .LVU1860
 6279 030e B0F5804F 		cmp	r0, #16384
 6280 0312 04D9     		bls	.L508
1339:Core/Src/main.c ****         for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++) g_instPitchQ12[i] = (uint16_t)q12;
 6281              		.loc 1 1339 31 discriminator 1 view .LVU1861
 6282 0314 4FF48040 		mov	r0, #16384
 6283              	.LVL637:
1339:Core/Src/main.c ****         for (uint32_t i = 0; i < NUM_INSTRUMENTS; i++) g_instPitchQ12[i] = (uint16_t)q12;
 6284              		.loc 1 1339 31 discriminator 1 view .LVU1862
 6285 0318 01E0     		b	.L508
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 193


 6286              	.LVL638:
 6287              	.L734:
1338:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 6288              		.loc 1 1338 29 discriminator 1 view .LVU1863
 6289 031a 4FF40070 		mov	r0, #512
 6290              	.LVL639:
 6291              	.L508:
1340:Core/Src/main.c ****       }
 6292              		.loc 1 1340 9 is_stmt 1 view .LVU1864
 6293              	.LBB101:
1340:Core/Src/main.c ****       }
 6294              		.loc 1 1340 14 view .LVU1865
1340:Core/Src/main.c ****       }
 6295              		.loc 1 1340 23 is_stmt 0 view .LVU1866
 6296 031e 0023     		movs	r3, #0
1340:Core/Src/main.c ****       }
 6297              		.loc 1 1340 9 view .LVU1867
 6298 0320 04E0     		b	.L509
 6299              	.LVL640:
 6300              	.L510:
1340:Core/Src/main.c ****       }
 6301              		.loc 1 1340 56 is_stmt 1 discriminator 3 view .LVU1868
1340:Core/Src/main.c ****       }
 6302              		.loc 1 1340 76 is_stmt 0 discriminator 3 view .LVU1869
 6303 0322 82B2     		uxth	r2, r0
1340:Core/Src/main.c ****       }
 6304              		.loc 1 1340 74 discriminator 3 view .LVU1870
 6305 0324 8349     		ldr	r1, .L942+24
 6306 0326 21F81320 		strh	r2, [r1, r3, lsl #1]	@ movhi
1340:Core/Src/main.c ****       }
 6307              		.loc 1 1340 52 is_stmt 1 discriminator 3 view .LVU1871
 6308 032a 0133     		adds	r3, r3, #1
 6309              	.LVL641:
 6310              	.L509:
1340:Core/Src/main.c ****       }
 6311              		.loc 1 1340 32 discriminator 1 view .LVU1872
 6312 032c 0F2B     		cmp	r3, #15
 6313 032e F8D9     		bls	.L510
 6314              	.LBE101:
 6315              	.LBE100:
1263:Core/Src/main.c **** 
 6316              		.loc 1 1263 11 is_stmt 0 view .LVU1873
 6317 0330 0126     		movs	r6, #1
 6318              	.LVL642:
1263:Core/Src/main.c **** 
 6319              		.loc 1 1263 11 view .LVU1874
 6320 0332 01F005BB 		b	.L426
 6321              	.LVL643:
 6322              	.L488:
1345:Core/Src/main.c ****       {
 6323              		.loc 1 1345 7 is_stmt 1 view .LVU1875
1345:Core/Src/main.c ****       {
 6324              		.loc 1 1345 10 is_stmt 0 view .LVU1876
 6325 0336 0F2A     		cmp	r2, #15
 6326 0338 4DD9     		bls	.L511
 6327              	.LBB102:
1347:Core/Src/main.c ****         g_globalDistMode = payload[1] & 0x03U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 194


 6328              		.loc 1 1347 9 is_stmt 1 view .LVU1877
1347:Core/Src/main.c ****         g_globalDistMode = payload[1] & 0x03U;
 6329              		.loc 1 1347 37 is_stmt 0 view .LVU1878
 6330 033a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 6331              	.LVL644:
1347:Core/Src/main.c ****         g_globalDistMode = payload[1] & 0x03U;
 6332              		.loc 1 1347 28 view .LVU1879
 6333 033c 7E4B     		ldr	r3, .L942+28
 6334 033e 1A70     		strb	r2, [r3]
1348:Core/Src/main.c ****         g_globalBitDepth = payload[2];
 6335              		.loc 1 1348 9 is_stmt 1 view .LVU1880
1348:Core/Src/main.c ****         g_globalBitDepth = payload[2];
 6336              		.loc 1 1348 35 is_stmt 0 view .LVU1881
 6337 0340 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
1348:Core/Src/main.c ****         g_globalBitDepth = payload[2];
 6338              		.loc 1 1348 39 view .LVU1882
 6339 0342 03F00303 		and	r3, r3, #3
1348:Core/Src/main.c ****         g_globalBitDepth = payload[2];
 6340              		.loc 1 1348 26 view .LVU1883
 6341 0346 7D4A     		ldr	r2, .L942+32
 6342 0348 1370     		strb	r3, [r2]
1349:Core/Src/main.c ****         if (g_globalBitDepth < 4U) g_globalBitDepth = 4U;
 6343              		.loc 1 1349 9 is_stmt 1 view .LVU1884
1349:Core/Src/main.c ****         if (g_globalBitDepth < 4U) g_globalBitDepth = 4U;
 6344              		.loc 1 1349 35 is_stmt 0 view .LVU1885
 6345 034a 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
1349:Core/Src/main.c ****         if (g_globalBitDepth < 4U) g_globalBitDepth = 4U;
 6346              		.loc 1 1349 26 view .LVU1886
 6347 034c 7C4B     		ldr	r3, .L942+36
 6348 034e 1A70     		strb	r2, [r3]
1350:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
 6349              		.loc 1 1350 9 is_stmt 1 view .LVU1887
1350:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
 6350              		.loc 1 1350 30 is_stmt 0 view .LVU1888
 6351 0350 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1350:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
 6352              		.loc 1 1350 12 view .LVU1889
 6353 0352 032B     		cmp	r3, #3
 6354 0354 02D8     		bhi	.L512
1350:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
 6355              		.loc 1 1350 36 is_stmt 1 discriminator 1 view .LVU1890
1350:Core/Src/main.c ****         if (g_globalBitDepth > 16U) g_globalBitDepth = 16U;
 6356              		.loc 1 1350 53 is_stmt 0 discriminator 1 view .LVU1891
 6357 0356 7A4B     		ldr	r3, .L942+36
 6358 0358 0422     		movs	r2, #4
 6359 035a 1A70     		strb	r2, [r3]
 6360              	.L512:
1351:Core/Src/main.c ****         float cutoff, resonance, distortion;
 6361              		.loc 1 1351 9 is_stmt 1 view .LVU1892
1351:Core/Src/main.c ****         float cutoff, resonance, distortion;
 6362              		.loc 1 1351 30 is_stmt 0 view .LVU1893
 6363 035c 784B     		ldr	r3, .L942+36
 6364 035e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1351:Core/Src/main.c ****         float cutoff, resonance, distortion;
 6365              		.loc 1 1351 12 view .LVU1894
 6366 0360 102B     		cmp	r3, #16
 6367 0362 02D9     		bls	.L513
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 195


1351:Core/Src/main.c ****         float cutoff, resonance, distortion;
 6368              		.loc 1 1351 37 is_stmt 1 discriminator 1 view .LVU1895
1351:Core/Src/main.c ****         float cutoff, resonance, distortion;
 6369              		.loc 1 1351 54 is_stmt 0 discriminator 1 view .LVU1896
 6370 0364 764B     		ldr	r3, .L942+36
 6371 0366 1022     		movs	r2, #16
 6372 0368 1A70     		strb	r2, [r3]
 6373              	.L513:
1352:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
 6374              		.loc 1 1352 9 is_stmt 1 view .LVU1897
1353:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
 6375              		.loc 1 1353 9 view .LVU1898
1354:Core/Src/main.c ****         memcpy(&distortion, &payload[12], sizeof(float));
 6376              		.loc 1 1354 9 view .LVU1899
 6377 036a D7F80880 		ldr	r8, [r7, #8]	@ unaligned
1355:Core/Src/main.c ****         g_globalFilterCutQ8 = CutoffHzToQ8(cutoff);
 6378              		.loc 1 1355 9 view .LVU1900
 6379 036e FE68     		ldr	r6, [r7, #12]	@ unaligned
 6380              	.LVL645:
1355:Core/Src/main.c ****         g_globalFilterCutQ8 = CutoffHzToQ8(cutoff);
 6381              		.loc 1 1355 9 is_stmt 0 view .LVU1901
 6382 0370 08EE106A 		vmov	s16, r6
1356:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
 6383              		.loc 1 1356 9 is_stmt 1 view .LVU1902
1356:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
 6384              		.loc 1 1356 31 is_stmt 0 view .LVU1903
 6385 0374 7B68     		ldr	r3, [r7, #4]	@ unaligned
 6386 0376 00EE103A 		vmov	s0, r3	@ int
 6387 037a FFF7FEFF 		bl	CutoffHzToQ8
 6388              	.LVL646:
1356:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
 6389              		.loc 1 1356 29 discriminator 1 view .LVU1904
 6390 037e 714B     		ldr	r3, .L942+40
 6391 0380 1870     		strb	r0, [r3]
1357:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
 6392              		.loc 1 1357 9 is_stmt 1 view .LVU1905
1357:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
 6393              		.loc 1 1357 31 is_stmt 0 view .LVU1906
 6394 0382 00EE108A 		vmov	s0, r8
 6395 0386 FFF7FEFF 		bl	ResonanceToQ8
 6396              	.LVL647:
1357:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
 6397              		.loc 1 1357 29 discriminator 1 view .LVU1907
 6398 038a 6F4B     		ldr	r3, .L942+44
 6399 038c 1870     		strb	r0, [r3]
1358:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6400              		.loc 1 1358 9 is_stmt 1 view .LVU1908
1358:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6401              		.loc 1 1358 12 is_stmt 0 view .LVU1909
 6402 038e B5EEC08A 		vcmpe.f32	s16, #0
 6403 0392 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6404 0396 1BD4     		bmi	.L909
 6405              	.L514:
1359:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6406              		.loc 1 1359 9 is_stmt 1 view .LVU1910
1359:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6407              		.loc 1 1359 12 is_stmt 0 view .LVU1911
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 196


 6408 0398 DFED6C7A 		vldr.32	s15, .L942+48
 6409 039c B4EEE78A 		vcmpe.f32	s16, s15
 6410 03a0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6411 03a4 01DD     		ble	.L516
1359:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6412              		.loc 1 1359 34 is_stmt 1 discriminator 1 view .LVU1912
1359:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6413              		.loc 1 1359 45 is_stmt 0 discriminator 1 view .LVU1913
 6414 03a6 B0EE678A 		vmov.f32	s16, s15
 6415              	.L516:
1360:Core/Src/main.c ****       }
 6416              		.loc 1 1360 9 is_stmt 1 view .LVU1914
1360:Core/Src/main.c ****       }
 6417              		.loc 1 1360 48 is_stmt 0 view .LVU1915
 6418 03aa DFED697A 		vldr.32	s15, .L942+52
 6419 03ae 28EE278A 		vmul.f32	s16, s16, s15
1360:Core/Src/main.c ****       }
 6420              		.loc 1 1360 58 view .LVU1916
 6421 03b2 9FED667A 		vldr.32	s14, .L942+48
 6422 03b6 C8EE077A 		vdiv.f32	s15, s16, s14
1360:Core/Src/main.c ****       }
 6423              		.loc 1 1360 26 view .LVU1917
 6424 03ba FCEEE77A 		vcvt.u32.f32	s15, s15
 6425 03be CDED017A 		vstr.32	s15, [sp, #4]	@ int
 6426 03c2 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1360:Core/Src/main.c ****       }
 6427              		.loc 1 1360 24 view .LVU1918
 6428 03c6 634A     		ldr	r2, .L942+56
 6429 03c8 1370     		strb	r3, [r2]
 6430              	.LBE102:
1263:Core/Src/main.c **** 
 6431              		.loc 1 1263 11 view .LVU1919
 6432 03ca 0126     		movs	r6, #1
 6433 03cc 01F0B8BA 		b	.L426
 6434              	.L909:
 6435              	.LBB103:
1358:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6436              		.loc 1 1358 32 is_stmt 1 discriminator 1 view .LVU1920
1358:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6437              		.loc 1 1358 43 is_stmt 0 discriminator 1 view .LVU1921
 6438 03d0 9FED618A 		vldr.32	s16, .L942+60
 6439 03d4 E0E7     		b	.L514
 6440              	.LVL648:
 6441              	.L511:
1358:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6442              		.loc 1 1358 43 discriminator 1 view .LVU1922
 6443              	.LBE103:
1362:Core/Src/main.c ****       {
 6444              		.loc 1 1362 12 is_stmt 1 view .LVU1923
1362:Core/Src/main.c ****       {
 6445              		.loc 1 1362 15 is_stmt 0 view .LVU1924
 6446 03d6 002A     		cmp	r2, #0
 6447 03d8 01F0C682 		beq	.L736
1364:Core/Src/main.c ****       }
 6448              		.loc 1 1364 9 is_stmt 1 view .LVU1925
1364:Core/Src/main.c ****       }
 6449              		.loc 1 1364 37 is_stmt 0 view .LVU1926
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 197


 6450 03dc 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 6451              	.LVL649:
1364:Core/Src/main.c ****       }
 6452              		.loc 1 1364 28 view .LVU1927
 6453 03de 564B     		ldr	r3, .L942+28
 6454 03e0 1A70     		strb	r2, [r3]
1263:Core/Src/main.c **** 
 6455              		.loc 1 1263 11 view .LVU1928
 6456 03e2 0126     		movs	r6, #1
 6457              	.LVL650:
1263:Core/Src/main.c **** 
 6458              		.loc 1 1263 11 view .LVU1929
 6459 03e4 01F0ACBA 		b	.L426
 6460              	.LVL651:
 6461              	.L487:
1369:Core/Src/main.c ****       {
 6462              		.loc 1 1369 7 is_stmt 1 view .LVU1930
1369:Core/Src/main.c ****       {
 6463              		.loc 1 1369 10 is_stmt 0 view .LVU1931
 6464 03e8 032A     		cmp	r2, #3
 6465 03ea 41F2BF82 		bls	.L737
 6466              	.LBB104:
1371:Core/Src/main.c ****         memcpy(&cutoff, payload, sizeof(float));
 6467              		.loc 1 1371 9 is_stmt 1 view .LVU1932
1372:Core/Src/main.c ****         g_globalFilterCutQ8 = CutoffHzToQ8(cutoff);
 6468              		.loc 1 1372 9 view .LVU1933
1373:Core/Src/main.c ****       }
 6469              		.loc 1 1373 9 view .LVU1934
1373:Core/Src/main.c ****       }
 6470              		.loc 1 1373 31 is_stmt 0 view .LVU1935
 6471 03ee 0B68     		ldr	r3, [r1]	@ unaligned
 6472 03f0 00EE103A 		vmov	s0, r3	@ int
 6473 03f4 FFF7FEFF 		bl	CutoffHzToQ8
 6474              	.LVL652:
1373:Core/Src/main.c ****       }
 6475              		.loc 1 1373 29 discriminator 1 view .LVU1936
 6476 03f8 524B     		ldr	r3, .L942+40
 6477 03fa 1870     		strb	r0, [r3]
 6478              	.LBE104:
1263:Core/Src/main.c **** 
 6479              		.loc 1 1263 11 view .LVU1937
 6480 03fc 0126     		movs	r6, #1
 6481              	.LVL653:
1263:Core/Src/main.c **** 
 6482              		.loc 1 1263 11 view .LVU1938
 6483 03fe 01F09FBA 		b	.L426
 6484              	.LVL654:
 6485              	.L486:
1378:Core/Src/main.c ****       {
 6486              		.loc 1 1378 7 is_stmt 1 view .LVU1939
1378:Core/Src/main.c ****       {
 6487              		.loc 1 1378 10 is_stmt 0 view .LVU1940
 6488 0402 032A     		cmp	r2, #3
 6489 0404 41F2B482 		bls	.L738
 6490              	.LBB105:
1380:Core/Src/main.c ****         memcpy(&resonance, payload, sizeof(float));
 6491              		.loc 1 1380 9 is_stmt 1 view .LVU1941
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 198


1381:Core/Src/main.c ****         g_globalFilterResQ8 = ResonanceToQ8(resonance);
 6492              		.loc 1 1381 9 view .LVU1942
1382:Core/Src/main.c ****       }
 6493              		.loc 1 1382 9 view .LVU1943
1382:Core/Src/main.c ****       }
 6494              		.loc 1 1382 31 is_stmt 0 view .LVU1944
 6495 0408 0B68     		ldr	r3, [r1]	@ unaligned
 6496 040a 00EE103A 		vmov	s0, r3	@ int
 6497 040e FFF7FEFF 		bl	ResonanceToQ8
 6498              	.LVL655:
1382:Core/Src/main.c ****       }
 6499              		.loc 1 1382 29 discriminator 1 view .LVU1945
 6500 0412 4D4B     		ldr	r3, .L942+44
 6501 0414 1870     		strb	r0, [r3]
 6502              	.LBE105:
1263:Core/Src/main.c **** 
 6503              		.loc 1 1263 11 view .LVU1946
 6504 0416 0126     		movs	r6, #1
 6505              	.LVL656:
1263:Core/Src/main.c **** 
 6506              		.loc 1 1263 11 view .LVU1947
 6507 0418 01F092BA 		b	.L426
 6508              	.LVL657:
 6509              	.L485:
1387:Core/Src/main.c ****       {
 6510              		.loc 1 1387 7 is_stmt 1 view .LVU1948
1387:Core/Src/main.c ****       {
 6511              		.loc 1 1387 10 is_stmt 0 view .LVU1949
 6512 041c 002A     		cmp	r2, #0
 6513 041e 01F0A982 		beq	.L739
 6514              	.LBB106:
1389:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
 6515              		.loc 1 1389 9 is_stmt 1 view .LVU1950
1389:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
 6516              		.loc 1 1389 17 is_stmt 0 view .LVU1951
 6517 0422 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 6518              	.LVL658:
1390:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 6519              		.loc 1 1390 9 is_stmt 1 view .LVU1952
1390:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 6520              		.loc 1 1390 12 is_stmt 0 view .LVU1953
 6521 0424 032B     		cmp	r3, #3
 6522 0426 03D9     		bls	.L740
1391:Core/Src/main.c ****         g_globalBitDepth = bits;
 6523              		.loc 1 1391 9 is_stmt 1 view .LVU1954
1391:Core/Src/main.c ****         g_globalBitDepth = bits;
 6524              		.loc 1 1391 12 is_stmt 0 view .LVU1955
 6525 0428 102B     		cmp	r3, #16
 6526 042a 02D9     		bls	.L518
1391:Core/Src/main.c ****         g_globalBitDepth = bits;
 6527              		.loc 1 1391 30 discriminator 1 view .LVU1956
 6528 042c 1023     		movs	r3, #16
 6529              	.LVL659:
1391:Core/Src/main.c ****         g_globalBitDepth = bits;
 6530              		.loc 1 1391 30 discriminator 1 view .LVU1957
 6531 042e 00E0     		b	.L518
 6532              	.LVL660:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 199


 6533              	.L740:
1390:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 6534              		.loc 1 1390 29 discriminator 1 view .LVU1958
 6535 0430 0423     		movs	r3, #4
 6536              	.LVL661:
 6537              	.L518:
1392:Core/Src/main.c ****       }
 6538              		.loc 1 1392 9 is_stmt 1 view .LVU1959
1392:Core/Src/main.c ****       }
 6539              		.loc 1 1392 26 is_stmt 0 view .LVU1960
 6540 0432 434A     		ldr	r2, .L942+36
 6541              	.LVL662:
1392:Core/Src/main.c ****       }
 6542              		.loc 1 1392 26 view .LVU1961
 6543 0434 1370     		strb	r3, [r2]
 6544              	.LBE106:
1263:Core/Src/main.c **** 
 6545              		.loc 1 1263 11 view .LVU1962
 6546 0436 0126     		movs	r6, #1
 6547              	.LVL663:
1263:Core/Src/main.c **** 
 6548              		.loc 1 1263 11 view .LVU1963
 6549 0438 01F082BA 		b	.L426
 6550              	.LVL664:
 6551              	.L484:
1397:Core/Src/main.c ****       {
 6552              		.loc 1 1397 7 is_stmt 1 view .LVU1964
1397:Core/Src/main.c ****       {
 6553              		.loc 1 1397 10 is_stmt 0 view .LVU1965
 6554 043c 032A     		cmp	r2, #3
 6555 043e 26D9     		bls	.L519
 6556              	.LBB107:
1399:Core/Src/main.c ****         memcpy(&distortion, payload, sizeof(float));
 6557              		.loc 1 1399 9 is_stmt 1 view .LVU1966
1400:Core/Src/main.c ****         if (distortion < 0.0f) distortion = 0.0f;
 6558              		.loc 1 1400 9 view .LVU1967
 6559 0440 0B68     		ldr	r3, [r1]	@ unaligned
 6560 0442 07EE903A 		vmov	s15, r3
1401:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6561              		.loc 1 1401 9 view .LVU1968
1401:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6562              		.loc 1 1401 12 is_stmt 0 view .LVU1969
 6563 0446 F5EEC07A 		vcmpe.f32	s15, #0
 6564 044a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6565 044e 1BD4     		bmi	.L910
 6566              	.L520:
1402:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6567              		.loc 1 1402 9 is_stmt 1 view .LVU1970
1402:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6568              		.loc 1 1402 12 is_stmt 0 view .LVU1971
 6569 0450 9FED3E7A 		vldr.32	s14, .L942+48
 6570 0454 F4EEC77A 		vcmpe.f32	s15, s14
 6571 0458 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6572 045c 01DD     		ble	.L522
1402:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
 6573              		.loc 1 1402 34 is_stmt 1 discriminator 1 view .LVU1972
1402:Core/Src/main.c ****         g_globalDistQ8 = (uint8_t)((distortion * 255.0f) / 100.0f);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 200


 6574              		.loc 1 1402 45 is_stmt 0 discriminator 1 view .LVU1973
 6575 045e F0EE477A 		vmov.f32	s15, s14
 6576              	.L522:
1403:Core/Src/main.c ****       }
 6577              		.loc 1 1403 9 is_stmt 1 view .LVU1974
1403:Core/Src/main.c ****       }
 6578              		.loc 1 1403 48 is_stmt 0 view .LVU1975
 6579 0462 9FED3B7A 		vldr.32	s14, .L942+52
 6580 0466 67EE877A 		vmul.f32	s15, s15, s14
1403:Core/Src/main.c ****       }
 6581              		.loc 1 1403 58 view .LVU1976
 6582 046a DFED386A 		vldr.32	s13, .L942+48
 6583 046e 87EEA67A 		vdiv.f32	s14, s15, s13
1403:Core/Src/main.c ****       }
 6584              		.loc 1 1403 26 view .LVU1977
 6585 0472 FCEEC77A 		vcvt.u32.f32	s15, s14
 6586 0476 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 6587 047a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1403:Core/Src/main.c ****       }
 6588              		.loc 1 1403 24 view .LVU1978
 6589 047e 354A     		ldr	r2, .L942+56
 6590              	.LVL665:
1403:Core/Src/main.c ****       }
 6591              		.loc 1 1403 24 view .LVU1979
 6592 0480 1370     		strb	r3, [r2]
 6593              	.LBE107:
1263:Core/Src/main.c **** 
 6594              		.loc 1 1263 11 view .LVU1980
 6595 0482 0126     		movs	r6, #1
 6596              	.LVL666:
1263:Core/Src/main.c **** 
 6597              		.loc 1 1263 11 view .LVU1981
 6598 0484 01F05CBA 		b	.L426
 6599              	.LVL667:
 6600              	.L910:
 6601              	.LBB108:
1401:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6602              		.loc 1 1401 32 is_stmt 1 discriminator 1 view .LVU1982
1401:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6603              		.loc 1 1401 43 is_stmt 0 discriminator 1 view .LVU1983
 6604 0488 DFED337A 		vldr.32	s15, .L942+60
 6605 048c E0E7     		b	.L520
 6606              	.L519:
1401:Core/Src/main.c ****         if (distortion > 100.0f) distortion = 100.0f;
 6607              		.loc 1 1401 43 discriminator 1 view .LVU1984
 6608              	.LBE108:
1405:Core/Src/main.c ****       {
 6609              		.loc 1 1405 12 is_stmt 1 view .LVU1985
1405:Core/Src/main.c ****       {
 6610              		.loc 1 1405 15 is_stmt 0 view .LVU1986
 6611 048e 002A     		cmp	r2, #0
 6612 0490 01F07282 		beq	.L742
1407:Core/Src/main.c ****       }
 6613              		.loc 1 1407 9 is_stmt 1 view .LVU1987
1407:Core/Src/main.c ****       }
 6614              		.loc 1 1407 33 is_stmt 0 view .LVU1988
 6615 0494 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 201


 6616              	.LVL668:
1407:Core/Src/main.c ****       }
 6617              		.loc 1 1407 24 view .LVU1989
 6618 0496 2F4B     		ldr	r3, .L942+56
 6619 0498 1A70     		strb	r2, [r3]
1263:Core/Src/main.c **** 
 6620              		.loc 1 1263 11 view .LVU1990
 6621 049a 0126     		movs	r6, #1
 6622              	.LVL669:
1263:Core/Src/main.c **** 
 6623              		.loc 1 1263 11 view .LVU1991
 6624 049c 01F050BA 		b	.L426
 6625              	.LVL670:
 6626              	.L483:
1412:Core/Src/main.c ****       break;
 6627              		.loc 1 1412 7 is_stmt 1 view .LVU1992
1412:Core/Src/main.c ****       break;
 6628              		.loc 1 1412 10 is_stmt 0 view .LVU1993
 6629 04a0 002A     		cmp	r2, #0
 6630 04a2 01F06B82 		beq	.L743
1412:Core/Src/main.c ****       break;
 6631              		.loc 1 1412 22 is_stmt 1 discriminator 1 view .LVU1994
1412:Core/Src/main.c ****       break;
 6632              		.loc 1 1412 48 is_stmt 0 discriminator 1 view .LVU1995
 6633 04a6 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1412:Core/Src/main.c ****       break;
 6634              		.loc 1 1412 52 discriminator 1 view .LVU1996
 6635 04a8 03F00303 		and	r3, r3, #3
1412:Core/Src/main.c ****       break;
 6636              		.loc 1 1412 39 discriminator 1 view .LVU1997
 6637 04ac 234A     		ldr	r2, .L942+32
 6638              	.LVL671:
1412:Core/Src/main.c ****       break;
 6639              		.loc 1 1412 39 discriminator 1 view .LVU1998
 6640 04ae 1370     		strb	r3, [r2]
1263:Core/Src/main.c **** 
 6641              		.loc 1 1263 11 view .LVU1999
 6642 04b0 0126     		movs	r6, #1
 6643              	.LVL672:
1263:Core/Src/main.c **** 
 6644              		.loc 1 1263 11 view .LVU2000
 6645 04b2 01F045BA 		b	.L426
 6646              	.LVL673:
 6647              	.L482:
1416:Core/Src/main.c ****       {
 6648              		.loc 1 1416 7 is_stmt 1 view .LVU2001
1416:Core/Src/main.c ****       {
 6649              		.loc 1 1416 10 is_stmt 0 view .LVU2002
 6650 04b6 032A     		cmp	r2, #3
 6651 04b8 20D9     		bls	.L524
 6652              	.LBB109:
1418:Core/Src/main.c ****         memcpy(&sr, payload, sizeof(float));
 6653              		.loc 1 1418 9 is_stmt 1 view .LVU2003
1419:Core/Src/main.c ****         if (sr < 1.0f) sr = 1.0f;
 6654              		.loc 1 1419 9 view .LVU2004
 6655 04ba 0B68     		ldr	r3, [r1]	@ unaligned
 6656 04bc 07EE903A 		vmov	s15, r3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 202


1420:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
 6657              		.loc 1 1420 9 view .LVU2005
1420:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
 6658              		.loc 1 1420 12 is_stmt 0 view .LVU2006
 6659 04c0 B7EE007A 		vmov.f32	s14, #1.0e+0
 6660 04c4 F4EEC77A 		vcmpe.f32	s15, s14
 6661 04c8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6662 04cc 13D4     		bmi	.L911
 6663              	.L525:
1421:Core/Src/main.c ****         g_globalSrReduce = (uint8_t)sr;
 6664              		.loc 1 1421 9 is_stmt 1 view .LVU2007
1421:Core/Src/main.c ****         g_globalSrReduce = (uint8_t)sr;
 6665              		.loc 1 1421 12 is_stmt 0 view .LVU2008
 6666 04ce B3EE007A 		vmov.f32	s14, #1.6e+1
 6667 04d2 F4EEC77A 		vcmpe.f32	s15, s14
 6668 04d6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6669 04da 01DD     		ble	.L527
1421:Core/Src/main.c ****         g_globalSrReduce = (uint8_t)sr;
 6670              		.loc 1 1421 25 is_stmt 1 discriminator 1 view .LVU2009
1421:Core/Src/main.c ****         g_globalSrReduce = (uint8_t)sr;
 6671              		.loc 1 1421 28 is_stmt 0 discriminator 1 view .LVU2010
 6672 04dc F0EE477A 		vmov.f32	s15, s14
 6673              	.L527:
1422:Core/Src/main.c ****       }
 6674              		.loc 1 1422 9 is_stmt 1 view .LVU2011
1422:Core/Src/main.c ****       }
 6675              		.loc 1 1422 28 is_stmt 0 view .LVU2012
 6676 04e0 FCEEE77A 		vcvt.u32.f32	s15, s15
 6677 04e4 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 6678 04e8 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1422:Core/Src/main.c ****       }
 6679              		.loc 1 1422 26 view .LVU2013
 6680 04ec 1B4A     		ldr	r2, .L942+64
 6681              	.LVL674:
1422:Core/Src/main.c ****       }
 6682              		.loc 1 1422 26 view .LVU2014
 6683 04ee 1370     		strb	r3, [r2]
 6684              	.LBE109:
1263:Core/Src/main.c **** 
 6685              		.loc 1 1263 11 view .LVU2015
 6686 04f0 0126     		movs	r6, #1
 6687              	.LVL675:
1263:Core/Src/main.c **** 
 6688              		.loc 1 1263 11 view .LVU2016
 6689 04f2 01F025BA 		b	.L426
 6690              	.LVL676:
 6691              	.L911:
 6692              	.LBB110:
1420:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
 6693              		.loc 1 1420 24 is_stmt 1 discriminator 1 view .LVU2017
1420:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
 6694              		.loc 1 1420 27 is_stmt 0 discriminator 1 view .LVU2018
 6695 04f6 F0EE477A 		vmov.f32	s15, s14
 6696 04fa E8E7     		b	.L525
 6697              	.L524:
1420:Core/Src/main.c ****         if (sr > 16.0f) sr = 16.0f;
 6698              		.loc 1 1420 27 discriminator 1 view .LVU2019
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 203


 6699              	.LBE110:
1424:Core/Src/main.c ****       {
 6700              		.loc 1 1424 12 is_stmt 1 view .LVU2020
1424:Core/Src/main.c ****       {
 6701              		.loc 1 1424 15 is_stmt 0 view .LVU2021
 6702 04fc 002A     		cmp	r2, #0
 6703 04fe 01F03F82 		beq	.L744
 6704              	.LBB111:
1426:Core/Src/main.c ****         if (d < 1U) d = 1U;
 6705              		.loc 1 1426 9 is_stmt 1 view .LVU2022
1426:Core/Src/main.c ****         if (d < 1U) d = 1U;
 6706              		.loc 1 1426 17 is_stmt 0 view .LVU2023
 6707 0502 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 6708              	.LVL677:
1427:Core/Src/main.c ****         if (d > 16U) d = 16U;
 6709              		.loc 1 1427 9 is_stmt 1 view .LVU2024
1427:Core/Src/main.c ****         if (d > 16U) d = 16U;
 6710              		.loc 1 1427 12 is_stmt 0 view .LVU2025
 6711 0504 1BB1     		cbz	r3, .L745
1428:Core/Src/main.c ****         g_globalSrReduce = d;
 6712              		.loc 1 1428 9 is_stmt 1 view .LVU2026
1428:Core/Src/main.c ****         g_globalSrReduce = d;
 6713              		.loc 1 1428 12 is_stmt 0 view .LVU2027
 6714 0506 102B     		cmp	r3, #16
 6715 0508 02D9     		bls	.L529
1428:Core/Src/main.c ****         g_globalSrReduce = d;
 6716              		.loc 1 1428 24 discriminator 1 view .LVU2028
 6717 050a 1023     		movs	r3, #16
 6718              	.LVL678:
1428:Core/Src/main.c ****         g_globalSrReduce = d;
 6719              		.loc 1 1428 24 discriminator 1 view .LVU2029
 6720 050c 00E0     		b	.L529
 6721              	.LVL679:
 6722              	.L745:
1427:Core/Src/main.c ****         if (d > 16U) d = 16U;
 6723              		.loc 1 1427 23 discriminator 1 view .LVU2030
 6724 050e 0123     		movs	r3, #1
 6725              	.LVL680:
 6726              	.L529:
1429:Core/Src/main.c ****       }
 6727              		.loc 1 1429 9 is_stmt 1 view .LVU2031
1429:Core/Src/main.c ****       }
 6728              		.loc 1 1429 26 is_stmt 0 view .LVU2032
 6729 0510 124A     		ldr	r2, .L942+64
 6730              	.LVL681:
1429:Core/Src/main.c ****       }
 6731              		.loc 1 1429 26 view .LVU2033
 6732 0512 1370     		strb	r3, [r2]
 6733              	.LBE111:
1263:Core/Src/main.c **** 
 6734              		.loc 1 1263 11 view .LVU2034
 6735 0514 0126     		movs	r6, #1
 6736              	.LVL682:
1263:Core/Src/main.c **** 
 6737              		.loc 1 1263 11 view .LVU2035
 6738 0516 01F013BA 		b	.L426
 6739              	.L943:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 204


 6740 051a 00BF     		.align	2
 6741              	.L942:
 6742 051c 1F85EB51 		.word	1374389535
 6743 0520 00000000 		.word	g_masterVolume
 6744 0524 00000000 		.word	g_seqVolume
 6745 0528 00000000 		.word	g_liveVolume
 6746 052c 00000000 		.word	g_trackVolume
 6747 0530 00008045 		.word	1166016512
 6748 0534 00000000 		.word	g_instPitchQ12
 6749 0538 00000000 		.word	g_globalFilterType
 6750 053c 00000000 		.word	g_globalDistMode
 6751 0540 00000000 		.word	g_globalBitDepth
 6752 0544 00000000 		.word	g_globalFilterCutQ8
 6753 0548 00000000 		.word	g_globalFilterResQ8
 6754 054c 0000C842 		.word	1120403456
 6755 0550 00007F43 		.word	1132396544
 6756 0554 00000000 		.word	g_globalDistQ8
 6757 0558 00000000 		.word	0
 6758 055c 00000000 		.word	g_globalSrReduce
 6759              	.LVL683:
 6760              	.L462:
1434:Core/Src/main.c ****       {
 6761              		.loc 1 1434 7 is_stmt 1 view .LVU2036
1434:Core/Src/main.c ****       {
 6762              		.loc 1 1434 10 is_stmt 0 view .LVU2037
 6763 0560 102A     		cmp	r2, #16
 6764 0562 41F20F82 		bls	.L747
 6765              	.LBB112:
1436:Core/Src/main.c ****         g_trackFilterType[track] = payload[1];
 6766              		.loc 1 1436 9 is_stmt 1 view .LVU2038
1436:Core/Src/main.c ****         g_trackFilterType[track] = payload[1];
 6767              		.loc 1 1436 32 is_stmt 0 view .LVU2039
 6768 0566 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
1436:Core/Src/main.c ****         g_trackFilterType[track] = payload[1];
 6769              		.loc 1 1436 17 view .LVU2040
 6770 0568 06F00F06 		and	r6, r6, #15
 6771              	.LVL684:
1437:Core/Src/main.c ****         float cutoff, resonance;
 6772              		.loc 1 1437 9 is_stmt 1 view .LVU2041
1437:Core/Src/main.c ****         float cutoff, resonance;
 6773              		.loc 1 1437 43 is_stmt 0 view .LVU2042
 6774 056c 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 6775              	.LVL685:
1437:Core/Src/main.c ****         float cutoff, resonance;
 6776              		.loc 1 1437 34 view .LVU2043
 6777 056e C94B     		ldr	r3, .L944
 6778 0570 9A55     		strb	r2, [r3, r6]
1438:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
 6779              		.loc 1 1438 9 is_stmt 1 view .LVU2044
1439:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
 6780              		.loc 1 1439 9 view .LVU2045
1440:Core/Src/main.c ****         g_trackFilterCutQ8[track] = CutoffHzToQ8(cutoff);
 6781              		.loc 1 1440 9 view .LVU2046
 6782 0572 D1F80880 		ldr	r8, [r1, #8]	@ unaligned
1441:Core/Src/main.c ****         g_trackFilterResQ8[track] = ResonanceToQ8(resonance);
 6783              		.loc 1 1441 9 view .LVU2047
1441:Core/Src/main.c ****         g_trackFilterResQ8[track] = ResonanceToQ8(resonance);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 205


 6784              		.loc 1 1441 37 is_stmt 0 view .LVU2048
 6785 0576 4B68     		ldr	r3, [r1, #4]	@ unaligned
 6786 0578 00EE103A 		vmov	s0, r3	@ int
 6787 057c FFF7FEFF 		bl	CutoffHzToQ8
 6788              	.LVL686:
1441:Core/Src/main.c ****         g_trackFilterResQ8[track] = ResonanceToQ8(resonance);
 6789              		.loc 1 1441 35 discriminator 1 view .LVU2049
 6790 0580 C54B     		ldr	r3, .L944+4
 6791 0582 9855     		strb	r0, [r3, r6]
1442:Core/Src/main.c ****       }
 6792              		.loc 1 1442 9 is_stmt 1 view .LVU2050
1442:Core/Src/main.c ****       }
 6793              		.loc 1 1442 37 is_stmt 0 view .LVU2051
 6794 0584 00EE108A 		vmov	s0, r8
 6795 0588 FFF7FEFF 		bl	ResonanceToQ8
 6796              	.LVL687:
1442:Core/Src/main.c ****       }
 6797              		.loc 1 1442 35 discriminator 1 view .LVU2052
 6798 058c C34B     		ldr	r3, .L944+8
 6799 058e 9855     		strb	r0, [r3, r6]
 6800              	.LBE112:
1263:Core/Src/main.c **** 
 6801              		.loc 1 1263 11 view .LVU2053
 6802 0590 0126     		movs	r6, #1
 6803              	.LVL688:
1263:Core/Src/main.c **** 
 6804              		.loc 1 1263 11 view .LVU2054
 6805 0592 01F0D5B9 		b	.L426
 6806              	.LVL689:
 6807              	.L461:
1447:Core/Src/main.c ****       {
 6808              		.loc 1 1447 7 is_stmt 1 view .LVU2055
1447:Core/Src/main.c ****       {
 6809              		.loc 1 1447 10 is_stmt 0 view .LVU2056
 6810 0596 002A     		cmp	r2, #0
 6811 0598 01F0F681 		beq	.L748
 6812              	.LBB113:
1449:Core/Src/main.c ****         g_trackFilterType[track] = 0U;
 6813              		.loc 1 1449 9 is_stmt 1 view .LVU2057
1449:Core/Src/main.c ****         g_trackFilterType[track] = 0U;
 6814              		.loc 1 1449 32 is_stmt 0 view .LVU2058
 6815 059c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1449:Core/Src/main.c ****         g_trackFilterType[track] = 0U;
 6816              		.loc 1 1449 17 view .LVU2059
 6817 059e 03F00F03 		and	r3, r3, #15
 6818              	.LVL690:
1450:Core/Src/main.c ****         g_trackFilterCutQ8[track] = 0U;
 6819              		.loc 1 1450 9 is_stmt 1 view .LVU2060
1450:Core/Src/main.c ****         g_trackFilterCutQ8[track] = 0U;
 6820              		.loc 1 1450 34 is_stmt 0 view .LVU2061
 6821 05a2 0022     		movs	r2, #0
 6822              	.LVL691:
1450:Core/Src/main.c ****         g_trackFilterCutQ8[track] = 0U;
 6823              		.loc 1 1450 34 view .LVU2062
 6824 05a4 BB49     		ldr	r1, .L944
 6825              	.LVL692:
1450:Core/Src/main.c ****         g_trackFilterCutQ8[track] = 0U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 206


 6826              		.loc 1 1450 34 view .LVU2063
 6827 05a6 CA54     		strb	r2, [r1, r3]
1451:Core/Src/main.c ****         g_trackFilterResQ8[track] = 0U;
 6828              		.loc 1 1451 9 is_stmt 1 view .LVU2064
1451:Core/Src/main.c ****         g_trackFilterResQ8[track] = 0U;
 6829              		.loc 1 1451 35 is_stmt 0 view .LVU2065
 6830 05a8 BB49     		ldr	r1, .L944+4
 6831 05aa CA54     		strb	r2, [r1, r3]
1452:Core/Src/main.c ****       }
 6832              		.loc 1 1452 9 is_stmt 1 view .LVU2066
1452:Core/Src/main.c ****       }
 6833              		.loc 1 1452 35 is_stmt 0 view .LVU2067
 6834 05ac BB49     		ldr	r1, .L944+8
 6835 05ae CA54     		strb	r2, [r1, r3]
 6836              	.LBE113:
1263:Core/Src/main.c **** 
 6837              		.loc 1 1263 11 view .LVU2068
 6838 05b0 0126     		movs	r6, #1
 6839              	.LVL693:
1263:Core/Src/main.c **** 
 6840              		.loc 1 1263 11 view .LVU2069
 6841 05b2 01F0C5B9 		b	.L426
 6842              	.LVL694:
 6843              	.L454:
1457:Core/Src/main.c ****       {
 6844              		.loc 1 1457 7 is_stmt 1 view .LVU2070
1457:Core/Src/main.c ****       {
 6845              		.loc 1 1457 10 is_stmt 0 view .LVU2071
 6846 05b6 12B9     		cbnz	r2, .L912
1263:Core/Src/main.c **** 
 6847              		.loc 1 1263 11 view .LVU2072
 6848 05b8 0126     		movs	r6, #1
 6849 05ba 01F0C1B9 		b	.L426
 6850              	.L912:
 6851              	.LBB114:
1459:Core/Src/main.c ****         ClearTrackAllFx(track);
 6852              		.loc 1 1459 9 is_stmt 1 view .LVU2073
1459:Core/Src/main.c ****         ClearTrackAllFx(track);
 6853              		.loc 1 1459 32 is_stmt 0 view .LVU2074
 6854 05be 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 6855              	.LVL695:
1460:Core/Src/main.c ****       }
 6856              		.loc 1 1460 9 is_stmt 1 view .LVU2075
 6857 05c0 00F00F00 		and	r0, r0, #15
 6858              	.LVL696:
1460:Core/Src/main.c ****       }
 6859              		.loc 1 1460 9 is_stmt 0 view .LVU2076
 6860 05c4 FFF7FEFF 		bl	ClearTrackAllFx
 6861              	.LVL697:
1460:Core/Src/main.c ****       }
 6862              		.loc 1 1460 9 view .LVU2077
 6863              	.LBE114:
1263:Core/Src/main.c **** 
 6864              		.loc 1 1263 11 view .LVU2078
 6865 05c8 0126     		movs	r6, #1
 6866              	.LVL698:
1263:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 207


 6867              		.loc 1 1263 11 view .LVU2079
 6868 05ca 01F0B9B9 		b	.L426
 6869              	.LVL699:
 6870              	.L481:
1465:Core/Src/main.c ****       break;
 6871              		.loc 1 1465 7 is_stmt 1 view .LVU2080
1465:Core/Src/main.c ****       break;
 6872              		.loc 1 1465 10 is_stmt 0 view .LVU2081
 6873 05ce 002A     		cmp	r2, #0
 6874 05d0 01F0DC81 		beq	.L750
1465:Core/Src/main.c ****       break;
 6875              		.loc 1 1465 22 is_stmt 1 discriminator 1 view .LVU2082
1465:Core/Src/main.c ****       break;
 6876              		.loc 1 1465 45 is_stmt 0 discriminator 1 view .LVU2083
 6877 05d4 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1465:Core/Src/main.c ****       break;
 6878              		.loc 1 1465 36 discriminator 1 view .LVU2084
 6879 05d6 03B1     		cbz	r3, .L530
1465:Core/Src/main.c ****       break;
 6880              		.loc 1 1465 36 discriminator 2 view .LVU2085
 6881 05d8 0123     		movs	r3, #1
 6882              	.L530:
1465:Core/Src/main.c ****       break;
 6883              		.loc 1 1465 36 discriminator 5 view .LVU2086
 6884 05da B14A     		ldr	r2, .L944+12
 6885              	.LVL700:
1465:Core/Src/main.c ****       break;
 6886              		.loc 1 1465 36 discriminator 5 view .LVU2087
 6887 05dc 1370     		strb	r3, [r2]
1263:Core/Src/main.c **** 
 6888              		.loc 1 1263 11 view .LVU2088
 6889 05de 0126     		movs	r6, #1
 6890              	.LVL701:
1263:Core/Src/main.c **** 
 6891              		.loc 1 1263 11 view .LVU2089
 6892 05e0 01F0AEB9 		b	.L426
 6893              	.LVL702:
 6894              	.L479:
1469:Core/Src/main.c ****       {
 6895              		.loc 1 1469 7 is_stmt 1 view .LVU2090
1469:Core/Src/main.c ****       {
 6896              		.loc 1 1469 10 is_stmt 0 view .LVU2091
 6897 05e4 032A     		cmp	r2, #3
 6898 05e6 41F2D381 		bls	.L751
 6899              	.LBB115:
1471:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
 6900              		.loc 1 1471 9 is_stmt 1 view .LVU2092
1472:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
 6901              		.loc 1 1472 9 view .LVU2093
 6902 05ea 0B68     		ldr	r3, [r1]	@ unaligned
 6903 05ec 07EE903A 		vmov	s15, r3
1473:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 6904              		.loc 1 1473 9 view .LVU2094
1473:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 6905              		.loc 1 1473 12 is_stmt 0 view .LVU2095
 6906 05f0 F5EEC07A 		vcmpe.f32	s15, #0
 6907 05f4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 208


 6908 05f8 17D4     		bmi	.L913
 6909              	.L531:
1474:Core/Src/main.c ****         g_delayFbQ8 = (uint8_t)(fb * 255.0f);
 6910              		.loc 1 1474 9 is_stmt 1 view .LVU2096
1474:Core/Src/main.c ****         g_delayFbQ8 = (uint8_t)(fb * 255.0f);
 6911              		.loc 1 1474 12 is_stmt 0 view .LVU2097
 6912 05fa 9FEDB77A 		vldr.32	s14, .L944+68
 6913 05fe F4EEC77A 		vcmpe.f32	s15, s14
 6914 0602 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6915 0606 01DD     		ble	.L533
1474:Core/Src/main.c ****         g_delayFbQ8 = (uint8_t)(fb * 255.0f);
 6916              		.loc 1 1474 25 is_stmt 1 discriminator 1 view .LVU2098
1474:Core/Src/main.c ****         g_delayFbQ8 = (uint8_t)(fb * 255.0f);
 6917              		.loc 1 1474 28 is_stmt 0 discriminator 1 view .LVU2099
 6918 0608 F0EE477A 		vmov.f32	s15, s14
 6919              	.L533:
1475:Core/Src/main.c ****       }
 6920              		.loc 1 1475 9 is_stmt 1 view .LVU2100
1475:Core/Src/main.c ****       }
 6921              		.loc 1 1475 36 is_stmt 0 view .LVU2101
 6922 060c 9FEDB37A 		vldr.32	s14, .L944+72
 6923 0610 67EE877A 		vmul.f32	s15, s15, s14
1475:Core/Src/main.c ****       }
 6924              		.loc 1 1475 23 view .LVU2102
 6925 0614 FCEEE77A 		vcvt.u32.f32	s15, s15
 6926 0618 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 6927 061c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1475:Core/Src/main.c ****       }
 6928              		.loc 1 1475 21 view .LVU2103
 6929 0620 A04A     		ldr	r2, .L944+16
 6930              	.LVL703:
1475:Core/Src/main.c ****       }
 6931              		.loc 1 1475 21 view .LVU2104
 6932 0622 1370     		strb	r3, [r2]
 6933              	.LBE115:
1263:Core/Src/main.c **** 
 6934              		.loc 1 1263 11 view .LVU2105
 6935 0624 0126     		movs	r6, #1
 6936              	.LVL704:
1263:Core/Src/main.c **** 
 6937              		.loc 1 1263 11 view .LVU2106
 6938 0626 01F08BB9 		b	.L426
 6939              	.LVL705:
 6940              	.L913:
 6941              	.LBB116:
1473:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 6942              		.loc 1 1473 24 is_stmt 1 discriminator 1 view .LVU2107
1473:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 6943              		.loc 1 1473 27 is_stmt 0 discriminator 1 view .LVU2108
 6944 062a DFED9F7A 		vldr.32	s15, .L944+20
 6945 062e E4E7     		b	.L531
 6946              	.L480:
1473:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 6947              		.loc 1 1473 27 discriminator 1 view .LVU2109
 6948              	.LBE116:
1480:Core/Src/main.c ****       {
 6949              		.loc 1 1480 7 is_stmt 1 view .LVU2110
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 209


1480:Core/Src/main.c ****       {
 6950              		.loc 1 1480 10 is_stmt 0 view .LVU2111
 6951 0630 032A     		cmp	r2, #3
 6952 0632 41F2AF81 		bls	.L752
 6953              	.LBB117:
1482:Core/Src/main.c ****         memcpy(&t, payload, sizeof(float));
 6954              		.loc 1 1482 9 is_stmt 1 view .LVU2112
1483:Core/Src/main.c ****         if (t < 20.0f) t = 20.0f;
 6955              		.loc 1 1483 9 view .LVU2113
1484:Core/Src/main.c ****         if (t > 700.0f) t = 700.0f;
 6956              		.loc 1 1484 9 view .LVU2114
1485:Core/Src/main.c ****       }
 6957              		.loc 1 1485 9 view .LVU2115
 6958              	.LBE117:
1263:Core/Src/main.c **** 
 6959              		.loc 1 1263 11 is_stmt 0 view .LVU2116
 6960 0636 0126     		movs	r6, #1
 6961 0638 01F082B9 		b	.L426
 6962              	.L478:
1490:Core/Src/main.c ****       {
 6963              		.loc 1 1490 7 is_stmt 1 view .LVU2117
1490:Core/Src/main.c ****       {
 6964              		.loc 1 1490 10 is_stmt 0 view .LVU2118
 6965 063c 032A     		cmp	r2, #3
 6966 063e 41F2AB81 		bls	.L753
 6967              	.LBB118:
1492:Core/Src/main.c ****         memcpy(&mx, payload, sizeof(float));
 6968              		.loc 1 1492 9 is_stmt 1 view .LVU2119
1493:Core/Src/main.c ****         if (mx < 0.0f) mx = 0.0f;
 6969              		.loc 1 1493 9 view .LVU2120
 6970 0642 0B68     		ldr	r3, [r1]	@ unaligned
 6971 0644 07EE903A 		vmov	s15, r3
1494:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 6972              		.loc 1 1494 9 view .LVU2121
1494:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 6973              		.loc 1 1494 12 is_stmt 0 view .LVU2122
 6974 0648 F5EEC07A 		vcmpe.f32	s15, #0
 6975 064c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6976 0650 17D4     		bmi	.L914
 6977              	.L539:
1495:Core/Src/main.c ****         g_delayMixQ8 = (uint8_t)(mx * 255.0f);
 6978              		.loc 1 1495 9 is_stmt 1 view .LVU2123
1495:Core/Src/main.c ****         g_delayMixQ8 = (uint8_t)(mx * 255.0f);
 6979              		.loc 1 1495 12 is_stmt 0 view .LVU2124
 6980 0652 B7EE007A 		vmov.f32	s14, #1.0e+0
 6981 0656 F4EEC77A 		vcmpe.f32	s15, s14
 6982 065a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6983 065e 01DD     		ble	.L541
1495:Core/Src/main.c ****         g_delayMixQ8 = (uint8_t)(mx * 255.0f);
 6984              		.loc 1 1495 24 is_stmt 1 discriminator 1 view .LVU2125
1495:Core/Src/main.c ****         g_delayMixQ8 = (uint8_t)(mx * 255.0f);
 6985              		.loc 1 1495 27 is_stmt 0 discriminator 1 view .LVU2126
 6986 0660 F0EE477A 		vmov.f32	s15, s14
 6987              	.L541:
1496:Core/Src/main.c ****       }
 6988              		.loc 1 1496 9 is_stmt 1 view .LVU2127
1496:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 210


 6989              		.loc 1 1496 37 is_stmt 0 view .LVU2128
 6990 0664 9FED9D7A 		vldr.32	s14, .L944+72
 6991 0668 67EE877A 		vmul.f32	s15, s15, s14
1496:Core/Src/main.c ****       }
 6992              		.loc 1 1496 24 view .LVU2129
 6993 066c FCEEE77A 		vcvt.u32.f32	s15, s15
 6994 0670 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 6995 0674 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1496:Core/Src/main.c ****       }
 6996              		.loc 1 1496 22 view .LVU2130
 6997 0678 8C4A     		ldr	r2, .L944+24
 6998              	.LVL706:
1496:Core/Src/main.c ****       }
 6999              		.loc 1 1496 22 view .LVU2131
 7000 067a 1370     		strb	r3, [r2]
 7001              	.LBE118:
1263:Core/Src/main.c **** 
 7002              		.loc 1 1263 11 view .LVU2132
 7003 067c 0126     		movs	r6, #1
 7004              	.LVL707:
1263:Core/Src/main.c **** 
 7005              		.loc 1 1263 11 view .LVU2133
 7006 067e 01F05FB9 		b	.L426
 7007              	.LVL708:
 7008              	.L914:
 7009              	.LBB119:
1494:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7010              		.loc 1 1494 24 is_stmt 1 discriminator 1 view .LVU2134
1494:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7011              		.loc 1 1494 27 is_stmt 0 discriminator 1 view .LVU2135
 7012 0682 DFED897A 		vldr.32	s15, .L944+20
 7013 0686 E4E7     		b	.L539
 7014              	.L473:
1494:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7015              		.loc 1 1494 27 discriminator 1 view .LVU2136
 7016              	.LBE119:
1501:Core/Src/main.c ****       break;
 7017              		.loc 1 1501 7 is_stmt 1 view .LVU2137
1501:Core/Src/main.c ****       break;
 7018              		.loc 1 1501 10 is_stmt 0 view .LVU2138
 7019 0688 002A     		cmp	r2, #0
 7020 068a 01F08781 		beq	.L754
1501:Core/Src/main.c ****       break;
 7021              		.loc 1 1501 22 is_stmt 1 discriminator 1 view .LVU2139
1501:Core/Src/main.c ****       break;
 7022              		.loc 1 1501 48 is_stmt 0 discriminator 1 view .LVU2140
 7023 068e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1501:Core/Src/main.c ****       break;
 7024              		.loc 1 1501 39 discriminator 1 view .LVU2141
 7025 0690 03B1     		cbz	r3, .L543
1501:Core/Src/main.c ****       break;
 7026              		.loc 1 1501 39 discriminator 2 view .LVU2142
 7027 0692 0123     		movs	r3, #1
 7028              	.L543:
1501:Core/Src/main.c ****       break;
 7029              		.loc 1 1501 39 discriminator 5 view .LVU2143
 7030 0694 864A     		ldr	r2, .L944+28
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 211


 7031              	.LVL709:
1501:Core/Src/main.c ****       break;
 7032              		.loc 1 1501 39 discriminator 5 view .LVU2144
 7033 0696 1370     		strb	r3, [r2]
1263:Core/Src/main.c **** 
 7034              		.loc 1 1263 11 view .LVU2145
 7035 0698 0126     		movs	r6, #1
 7036              	.LVL710:
1263:Core/Src/main.c **** 
 7037              		.loc 1 1263 11 view .LVU2146
 7038 069a 01F051B9 		b	.L426
 7039              	.LVL711:
 7040              	.L471:
1505:Core/Src/main.c ****       {
 7041              		.loc 1 1505 7 is_stmt 1 view .LVU2147
1505:Core/Src/main.c ****       {
 7042              		.loc 1 1505 10 is_stmt 0 view .LVU2148
 7043 069e 032A     		cmp	r2, #3
 7044 06a0 41F27E81 		bls	.L755
 7045              	.LBB120:
1507:Core/Src/main.c ****         memcpy(&dp, payload, sizeof(float));
 7046              		.loc 1 1507 9 is_stmt 1 view .LVU2149
1508:Core/Src/main.c ****         if (dp < 0.0f) dp = 0.0f;
 7047              		.loc 1 1508 9 view .LVU2150
 7048 06a4 0B68     		ldr	r3, [r1]	@ unaligned
 7049 06a6 07EE903A 		vmov	s15, r3
1509:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7050              		.loc 1 1509 9 view .LVU2151
1509:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7051              		.loc 1 1509 12 is_stmt 0 view .LVU2152
 7052 06aa F5EEC07A 		vcmpe.f32	s15, #0
 7053 06ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7054 06b2 17D4     		bmi	.L915
 7055              	.L544:
1510:Core/Src/main.c ****         g_flangerDepth = (uint8_t)(dp * 255.0f);
 7056              		.loc 1 1510 9 is_stmt 1 view .LVU2153
1510:Core/Src/main.c ****         g_flangerDepth = (uint8_t)(dp * 255.0f);
 7057              		.loc 1 1510 12 is_stmt 0 view .LVU2154
 7058 06b4 B7EE007A 		vmov.f32	s14, #1.0e+0
 7059 06b8 F4EEC77A 		vcmpe.f32	s15, s14
 7060 06bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7061 06c0 01DD     		ble	.L546
1510:Core/Src/main.c ****         g_flangerDepth = (uint8_t)(dp * 255.0f);
 7062              		.loc 1 1510 24 is_stmt 1 discriminator 1 view .LVU2155
1510:Core/Src/main.c ****         g_flangerDepth = (uint8_t)(dp * 255.0f);
 7063              		.loc 1 1510 27 is_stmt 0 discriminator 1 view .LVU2156
 7064 06c2 F0EE477A 		vmov.f32	s15, s14
 7065              	.L546:
1511:Core/Src/main.c ****       }
 7066              		.loc 1 1511 9 is_stmt 1 view .LVU2157
1511:Core/Src/main.c ****       }
 7067              		.loc 1 1511 39 is_stmt 0 view .LVU2158
 7068 06c6 9FED857A 		vldr.32	s14, .L944+72
 7069 06ca 67EE877A 		vmul.f32	s15, s15, s14
1511:Core/Src/main.c ****       }
 7070              		.loc 1 1511 26 view .LVU2159
 7071 06ce FCEEE77A 		vcvt.u32.f32	s15, s15
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 212


 7072 06d2 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7073 06d6 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1511:Core/Src/main.c ****       }
 7074              		.loc 1 1511 24 view .LVU2160
 7075 06da 764A     		ldr	r2, .L944+32
 7076              	.LVL712:
1511:Core/Src/main.c ****       }
 7077              		.loc 1 1511 24 view .LVU2161
 7078 06dc 1370     		strb	r3, [r2]
 7079              	.LBE120:
1263:Core/Src/main.c **** 
 7080              		.loc 1 1263 11 view .LVU2162
 7081 06de 0126     		movs	r6, #1
 7082              	.LVL713:
1263:Core/Src/main.c **** 
 7083              		.loc 1 1263 11 view .LVU2163
 7084 06e0 01F02EB9 		b	.L426
 7085              	.LVL714:
 7086              	.L915:
 7087              	.LBB121:
1509:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7088              		.loc 1 1509 24 is_stmt 1 discriminator 1 view .LVU2164
1509:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7089              		.loc 1 1509 27 is_stmt 0 discriminator 1 view .LVU2165
 7090 06e4 DFED707A 		vldr.32	s15, .L944+20
 7091 06e8 E4E7     		b	.L544
 7092              	.L472:
1509:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7093              		.loc 1 1509 27 discriminator 1 view .LVU2166
 7094              	.LBE121:
1516:Core/Src/main.c ****       {
 7095              		.loc 1 1516 7 is_stmt 1 view .LVU2167
1516:Core/Src/main.c ****       {
 7096              		.loc 1 1516 10 is_stmt 0 view .LVU2168
 7097 06ea 032A     		cmp	r2, #3
 7098 06ec 41F25A81 		bls	.L756
 7099              	.LBB122:
1518:Core/Src/main.c ****         memcpy(&rt, payload, sizeof(float));
 7100              		.loc 1 1518 9 is_stmt 1 view .LVU2169
1519:Core/Src/main.c ****         if (rt < 0.05f) rt = 0.05f;
 7101              		.loc 1 1519 9 view .LVU2170
 7102 06f0 0B68     		ldr	r3, [r1]	@ unaligned
 7103 06f2 07EE903A 		vmov	s15, r3
1520:Core/Src/main.c ****         if (rt > 6.0f) rt = 6.0f;
 7104              		.loc 1 1520 9 view .LVU2171
1520:Core/Src/main.c ****         if (rt > 6.0f) rt = 6.0f;
 7105              		.loc 1 1520 12 is_stmt 0 view .LVU2172
 7106 06f6 9FED707A 		vldr.32	s14, .L944+36
 7107 06fa F4EEC77A 		vcmpe.f32	s15, s14
 7108 06fe F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7109 0702 01D5     		bpl	.L548
1520:Core/Src/main.c ****         if (rt > 6.0f) rt = 6.0f;
 7110              		.loc 1 1520 25 is_stmt 1 discriminator 1 view .LVU2173
1520:Core/Src/main.c ****         if (rt > 6.0f) rt = 6.0f;
 7111              		.loc 1 1520 28 is_stmt 0 discriminator 1 view .LVU2174
 7112 0704 F0EE477A 		vmov.f32	s15, s14
 7113              	.L548:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 213


1521:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.4f);
 7114              		.loc 1 1521 9 is_stmt 1 view .LVU2175
1521:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.4f);
 7115              		.loc 1 1521 12 is_stmt 0 view .LVU2176
 7116 0708 B1EE087A 		vmov.f32	s14, #6.0e+0
 7117 070c F4EEC77A 		vcmpe.f32	s15, s14
 7118 0710 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7119 0714 01DD     		ble	.L550
1521:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.4f);
 7120              		.loc 1 1521 24 is_stmt 1 discriminator 1 view .LVU2177
1521:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.4f);
 7121              		.loc 1 1521 27 is_stmt 0 discriminator 1 view .LVU2178
 7122 0716 F0EE477A 		vmov.f32	s15, s14
 7123              	.L550:
1522:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7124              		.loc 1 1522 9 is_stmt 1 view .LVU2179
1522:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7125              		.loc 1 1522 37 is_stmt 0 view .LVU2180
 7126 071a 9FED687A 		vldr.32	s14, .L944+40
 7127 071e 67EE877A 		vmul.f32	s15, s15, s14
1522:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7128              		.loc 1 1522 18 view .LVU2181
 7129 0722 FCEEE77A 		vcvt.u32.f32	s15, s15
 7130 0726 17EE903A 		vmov	r3, s15	@ int
 7131              	.LVL715:
1523:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7132              		.loc 1 1523 9 is_stmt 1 view .LVU2182
1523:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7133              		.loc 1 1523 12 is_stmt 0 view .LVU2183
 7134 072a 1BB1     		cbz	r3, .L757
1524:Core/Src/main.c ****         g_flangerRateStep = (uint8_t)st;
 7135              		.loc 1 1524 9 is_stmt 1 view .LVU2184
1524:Core/Src/main.c ****         g_flangerRateStep = (uint8_t)st;
 7136              		.loc 1 1524 12 is_stmt 0 view .LVU2185
 7137 072c 0C2B     		cmp	r3, #12
 7138 072e 02D9     		bls	.L552
1524:Core/Src/main.c ****         g_flangerRateStep = (uint8_t)st;
 7139              		.loc 1 1524 26 discriminator 1 view .LVU2186
 7140 0730 0C23     		movs	r3, #12
 7141              	.LVL716:
1524:Core/Src/main.c ****         g_flangerRateStep = (uint8_t)st;
 7142              		.loc 1 1524 26 discriminator 1 view .LVU2187
 7143 0732 00E0     		b	.L552
 7144              	.LVL717:
 7145              	.L757:
1523:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7146              		.loc 1 1523 25 discriminator 1 view .LVU2188
 7147 0734 0123     		movs	r3, #1
 7148              	.LVL718:
 7149              	.L552:
1525:Core/Src/main.c ****       }
 7150              		.loc 1 1525 9 is_stmt 1 view .LVU2189
1525:Core/Src/main.c ****       }
 7151              		.loc 1 1525 29 is_stmt 0 view .LVU2190
 7152 0736 DBB2     		uxtb	r3, r3
 7153              	.LVL719:
1525:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 214


 7154              		.loc 1 1525 27 view .LVU2191
 7155 0738 614A     		ldr	r2, .L944+44
 7156              	.LVL720:
1525:Core/Src/main.c ****       }
 7157              		.loc 1 1525 27 view .LVU2192
 7158 073a 1370     		strb	r3, [r2]
 7159              	.LBE122:
1263:Core/Src/main.c **** 
 7160              		.loc 1 1263 11 view .LVU2193
 7161 073c 0126     		movs	r6, #1
 7162              	.LVL721:
1263:Core/Src/main.c **** 
 7163              		.loc 1 1263 11 view .LVU2194
 7164 073e 01F0FFB8 		b	.L426
 7165              	.LVL722:
 7166              	.L470:
1530:Core/Src/main.c ****       {
 7167              		.loc 1 1530 7 is_stmt 1 view .LVU2195
1530:Core/Src/main.c ****       {
 7168              		.loc 1 1530 10 is_stmt 0 view .LVU2196
 7169 0742 032A     		cmp	r2, #3
 7170 0744 41F23081 		bls	.L759
 7171              	.LBB123:
1532:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
 7172              		.loc 1 1532 9 is_stmt 1 view .LVU2197
1533:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
 7173              		.loc 1 1533 9 view .LVU2198
 7174 0748 0B68     		ldr	r3, [r1]	@ unaligned
 7175 074a 07EE903A 		vmov	s15, r3
1534:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7176              		.loc 1 1534 9 view .LVU2199
1534:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7177              		.loc 1 1534 12 is_stmt 0 view .LVU2200
 7178 074e F5EEC07A 		vcmpe.f32	s15, #0
 7179 0752 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7180 0756 17D4     		bmi	.L916
 7181              	.L553:
1535:Core/Src/main.c ****         g_flangerFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7182              		.loc 1 1535 9 is_stmt 1 view .LVU2201
1535:Core/Src/main.c ****         g_flangerFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7183              		.loc 1 1535 12 is_stmt 0 view .LVU2202
 7184 0758 9FED5F7A 		vldr.32	s14, .L944+68
 7185 075c F4EEC77A 		vcmpe.f32	s15, s14
 7186 0760 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7187 0764 01DD     		ble	.L555
1535:Core/Src/main.c ****         g_flangerFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7188              		.loc 1 1535 25 is_stmt 1 discriminator 1 view .LVU2203
1535:Core/Src/main.c ****         g_flangerFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7189              		.loc 1 1535 28 is_stmt 0 discriminator 1 view .LVU2204
 7190 0766 F0EE477A 		vmov.f32	s15, s14
 7191              	.L555:
1536:Core/Src/main.c ****       }
 7192              		.loc 1 1536 9 is_stmt 1 view .LVU2205
1536:Core/Src/main.c ****       }
 7193              		.loc 1 1536 44 is_stmt 0 view .LVU2206
 7194 076a 9FED5C7A 		vldr.32	s14, .L944+72
 7195 076e 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 215


1536:Core/Src/main.c ****       }
 7196              		.loc 1 1536 31 view .LVU2207
 7197 0772 FCEEE77A 		vcvt.u32.f32	s15, s15
 7198 0776 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7199 077a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1536:Core/Src/main.c ****       }
 7200              		.loc 1 1536 29 view .LVU2208
 7201 077e 514A     		ldr	r2, .L944+48
 7202              	.LVL723:
1536:Core/Src/main.c ****       }
 7203              		.loc 1 1536 29 view .LVU2209
 7204 0780 1370     		strb	r3, [r2]
 7205              	.LBE123:
1263:Core/Src/main.c **** 
 7206              		.loc 1 1263 11 view .LVU2210
 7207 0782 0126     		movs	r6, #1
 7208              	.LVL724:
1263:Core/Src/main.c **** 
 7209              		.loc 1 1263 11 view .LVU2211
 7210 0784 01F0DCB8 		b	.L426
 7211              	.LVL725:
 7212              	.L916:
 7213              	.LBB124:
1534:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7214              		.loc 1 1534 24 is_stmt 1 discriminator 1 view .LVU2212
1534:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7215              		.loc 1 1534 27 is_stmt 0 discriminator 1 view .LVU2213
 7216 0788 DFED477A 		vldr.32	s15, .L944+20
 7217 078c E4E7     		b	.L553
 7218              	.L469:
1534:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7219              		.loc 1 1534 27 discriminator 1 view .LVU2214
 7220              	.LBE124:
1541:Core/Src/main.c ****       {
 7221              		.loc 1 1541 7 is_stmt 1 view .LVU2215
1541:Core/Src/main.c ****       {
 7222              		.loc 1 1541 10 is_stmt 0 view .LVU2216
 7223 078e 032A     		cmp	r2, #3
 7224 0790 41F20C81 		bls	.L760
 7225              	.LBB125:
1543:Core/Src/main.c ****         memcpy(&mx, payload, sizeof(float));
 7226              		.loc 1 1543 9 is_stmt 1 view .LVU2217
1544:Core/Src/main.c ****         if (mx < 0.0f) mx = 0.0f;
 7227              		.loc 1 1544 9 view .LVU2218
 7228 0794 0B68     		ldr	r3, [r1]	@ unaligned
 7229 0796 07EE903A 		vmov	s15, r3
1545:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7230              		.loc 1 1545 9 view .LVU2219
1545:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7231              		.loc 1 1545 12 is_stmt 0 view .LVU2220
 7232 079a F5EEC07A 		vcmpe.f32	s15, #0
 7233 079e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7234 07a2 17D4     		bmi	.L917
 7235              	.L557:
1546:Core/Src/main.c ****         g_flangerMixQ8 = (uint8_t)(mx * 255.0f);
 7236              		.loc 1 1546 9 is_stmt 1 view .LVU2221
1546:Core/Src/main.c ****         g_flangerMixQ8 = (uint8_t)(mx * 255.0f);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 216


 7237              		.loc 1 1546 12 is_stmt 0 view .LVU2222
 7238 07a4 B7EE007A 		vmov.f32	s14, #1.0e+0
 7239 07a8 F4EEC77A 		vcmpe.f32	s15, s14
 7240 07ac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7241 07b0 01DD     		ble	.L559
1546:Core/Src/main.c ****         g_flangerMixQ8 = (uint8_t)(mx * 255.0f);
 7242              		.loc 1 1546 24 is_stmt 1 discriminator 1 view .LVU2223
1546:Core/Src/main.c ****         g_flangerMixQ8 = (uint8_t)(mx * 255.0f);
 7243              		.loc 1 1546 27 is_stmt 0 discriminator 1 view .LVU2224
 7244 07b2 F0EE477A 		vmov.f32	s15, s14
 7245              	.L559:
1547:Core/Src/main.c ****       }
 7246              		.loc 1 1547 9 is_stmt 1 view .LVU2225
1547:Core/Src/main.c ****       }
 7247              		.loc 1 1547 39 is_stmt 0 view .LVU2226
 7248 07b6 9FED497A 		vldr.32	s14, .L944+72
 7249 07ba 67EE877A 		vmul.f32	s15, s15, s14
1547:Core/Src/main.c ****       }
 7250              		.loc 1 1547 26 view .LVU2227
 7251 07be FCEEE77A 		vcvt.u32.f32	s15, s15
 7252 07c2 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7253 07c6 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1547:Core/Src/main.c ****       }
 7254              		.loc 1 1547 24 view .LVU2228
 7255 07ca 3F4A     		ldr	r2, .L944+52
 7256              	.LVL726:
1547:Core/Src/main.c ****       }
 7257              		.loc 1 1547 24 view .LVU2229
 7258 07cc 1370     		strb	r3, [r2]
 7259              	.LBE125:
1263:Core/Src/main.c **** 
 7260              		.loc 1 1263 11 view .LVU2230
 7261 07ce 0126     		movs	r6, #1
 7262              	.LVL727:
1263:Core/Src/main.c **** 
 7263              		.loc 1 1263 11 view .LVU2231
 7264 07d0 01F0B6B8 		b	.L426
 7265              	.LVL728:
 7266              	.L917:
 7267              	.LBB126:
1545:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7268              		.loc 1 1545 24 is_stmt 1 discriminator 1 view .LVU2232
1545:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7269              		.loc 1 1545 27 is_stmt 0 discriminator 1 view .LVU2233
 7270 07d4 DFED347A 		vldr.32	s15, .L944+20
 7271 07d8 E4E7     		b	.L557
 7272              	.L477:
1545:Core/Src/main.c ****         if (mx > 1.0f) mx = 1.0f;
 7273              		.loc 1 1545 27 discriminator 1 view .LVU2234
 7274              	.LBE126:
1552:Core/Src/main.c ****       break;
 7275              		.loc 1 1552 7 is_stmt 1 view .LVU2235
1552:Core/Src/main.c ****       break;
 7276              		.loc 1 1552 10 is_stmt 0 view .LVU2236
 7277 07da 002A     		cmp	r2, #0
 7278 07dc 01F0E880 		beq	.L761
1552:Core/Src/main.c ****       break;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 217


 7279              		.loc 1 1552 22 is_stmt 1 discriminator 1 view .LVU2237
1552:Core/Src/main.c ****       break;
 7280              		.loc 1 1552 47 is_stmt 0 discriminator 1 view .LVU2238
 7281 07e0 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1552:Core/Src/main.c ****       break;
 7282              		.loc 1 1552 38 discriminator 1 view .LVU2239
 7283 07e2 03B1     		cbz	r3, .L561
1552:Core/Src/main.c ****       break;
 7284              		.loc 1 1552 38 discriminator 2 view .LVU2240
 7285 07e4 0123     		movs	r3, #1
 7286              	.L561:
1552:Core/Src/main.c ****       break;
 7287              		.loc 1 1552 38 discriminator 5 view .LVU2241
 7288 07e6 394A     		ldr	r2, .L944+56
 7289              	.LVL729:
1552:Core/Src/main.c ****       break;
 7290              		.loc 1 1552 38 discriminator 5 view .LVU2242
 7291 07e8 1370     		strb	r3, [r2]
1263:Core/Src/main.c **** 
 7292              		.loc 1 1263 11 view .LVU2243
 7293 07ea 0126     		movs	r6, #1
 7294              	.LVL730:
1263:Core/Src/main.c **** 
 7295              		.loc 1 1263 11 view .LVU2244
 7296 07ec 01F0A8B8 		b	.L426
 7297              	.LVL731:
 7298              	.L475:
1556:Core/Src/main.c ****       {
 7299              		.loc 1 1556 7 is_stmt 1 view .LVU2245
1556:Core/Src/main.c ****       {
 7300              		.loc 1 1556 10 is_stmt 0 view .LVU2246
 7301 07f0 032A     		cmp	r2, #3
 7302 07f2 41F21981 		bls	.L762
 7303              	.LBB127:
1558:Core/Src/main.c ****         memcpy(&dp, payload, sizeof(float));
 7304              		.loc 1 1558 9 is_stmt 1 view .LVU2247
1559:Core/Src/main.c ****         if (dp < 0.0f) dp = 0.0f;
 7305              		.loc 1 1559 9 view .LVU2248
 7306 07f6 0B68     		ldr	r3, [r1]	@ unaligned
 7307 07f8 07EE903A 		vmov	s15, r3
1560:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7308              		.loc 1 1560 9 view .LVU2249
1560:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7309              		.loc 1 1560 12 is_stmt 0 view .LVU2250
 7310 07fc F5EEC07A 		vcmpe.f32	s15, #0
 7311 0800 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7312 0804 17D4     		bmi	.L918
 7313              	.L562:
1561:Core/Src/main.c ****         g_phaserDepthQ8 = (uint8_t)(dp * 255.0f);
 7314              		.loc 1 1561 9 is_stmt 1 view .LVU2251
1561:Core/Src/main.c ****         g_phaserDepthQ8 = (uint8_t)(dp * 255.0f);
 7315              		.loc 1 1561 12 is_stmt 0 view .LVU2252
 7316 0806 B7EE007A 		vmov.f32	s14, #1.0e+0
 7317 080a F4EEC77A 		vcmpe.f32	s15, s14
 7318 080e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7319 0812 01DD     		ble	.L564
1561:Core/Src/main.c ****         g_phaserDepthQ8 = (uint8_t)(dp * 255.0f);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 218


 7320              		.loc 1 1561 24 is_stmt 1 discriminator 1 view .LVU2253
1561:Core/Src/main.c ****         g_phaserDepthQ8 = (uint8_t)(dp * 255.0f);
 7321              		.loc 1 1561 27 is_stmt 0 discriminator 1 view .LVU2254
 7322 0814 F0EE477A 		vmov.f32	s15, s14
 7323              	.L564:
1562:Core/Src/main.c ****       }
 7324              		.loc 1 1562 9 is_stmt 1 view .LVU2255
1562:Core/Src/main.c ****       }
 7325              		.loc 1 1562 40 is_stmt 0 view .LVU2256
 7326 0818 9FED307A 		vldr.32	s14, .L944+72
 7327 081c 67EE877A 		vmul.f32	s15, s15, s14
1562:Core/Src/main.c ****       }
 7328              		.loc 1 1562 27 view .LVU2257
 7329 0820 FCEEE77A 		vcvt.u32.f32	s15, s15
 7330 0824 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7331 0828 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1562:Core/Src/main.c ****       }
 7332              		.loc 1 1562 25 view .LVU2258
 7333 082c 284A     		ldr	r2, .L944+60
 7334              	.LVL732:
1562:Core/Src/main.c ****       }
 7335              		.loc 1 1562 25 view .LVU2259
 7336 082e 1370     		strb	r3, [r2]
 7337              	.LBE127:
1263:Core/Src/main.c **** 
 7338              		.loc 1 1263 11 view .LVU2260
 7339 0830 0126     		movs	r6, #1
 7340              	.LVL733:
1263:Core/Src/main.c **** 
 7341              		.loc 1 1263 11 view .LVU2261
 7342 0832 01F085B8 		b	.L426
 7343              	.LVL734:
 7344              	.L918:
 7345              	.LBB128:
1560:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7346              		.loc 1 1560 24 is_stmt 1 discriminator 1 view .LVU2262
1560:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7347              		.loc 1 1560 27 is_stmt 0 discriminator 1 view .LVU2263
 7348 0836 DFED1C7A 		vldr.32	s15, .L944+20
 7349 083a E4E7     		b	.L562
 7350              	.L476:
1560:Core/Src/main.c ****         if (dp > 1.0f) dp = 1.0f;
 7351              		.loc 1 1560 27 discriminator 1 view .LVU2264
 7352              	.LBE128:
1567:Core/Src/main.c ****       {
 7353              		.loc 1 1567 7 is_stmt 1 view .LVU2265
1567:Core/Src/main.c ****       {
 7354              		.loc 1 1567 10 is_stmt 0 view .LVU2266
 7355 083c 032A     		cmp	r2, #3
 7356 083e 41F2F580 		bls	.L763
 7357              	.LBB129:
1569:Core/Src/main.c ****         memcpy(&rt, payload, sizeof(float));
 7358              		.loc 1 1569 9 is_stmt 1 view .LVU2267
1570:Core/Src/main.c ****         if (rt < 0.05f) rt = 0.05f;
 7359              		.loc 1 1570 9 view .LVU2268
 7360 0842 0B68     		ldr	r3, [r1]	@ unaligned
 7361 0844 07EE903A 		vmov	s15, r3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 219


1571:Core/Src/main.c ****         if (rt > 8.0f) rt = 8.0f;
 7362              		.loc 1 1571 9 view .LVU2269
1571:Core/Src/main.c ****         if (rt > 8.0f) rt = 8.0f;
 7363              		.loc 1 1571 12 is_stmt 0 view .LVU2270
 7364 0848 9FED1B7A 		vldr.32	s14, .L944+36
 7365 084c F4EEC77A 		vcmpe.f32	s15, s14
 7366 0850 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7367 0854 01D5     		bpl	.L566
1571:Core/Src/main.c ****         if (rt > 8.0f) rt = 8.0f;
 7368              		.loc 1 1571 25 is_stmt 1 discriminator 1 view .LVU2271
1571:Core/Src/main.c ****         if (rt > 8.0f) rt = 8.0f;
 7369              		.loc 1 1571 28 is_stmt 0 discriminator 1 view .LVU2272
 7370 0856 F0EE477A 		vmov.f32	s15, s14
 7371              	.L566:
1572:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.5f);
 7372              		.loc 1 1572 9 is_stmt 1 view .LVU2273
1572:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.5f);
 7373              		.loc 1 1572 12 is_stmt 0 view .LVU2274
 7374 085a B2EE007A 		vmov.f32	s14, #8.0e+0
 7375 085e F4EEC77A 		vcmpe.f32	s15, s14
 7376 0862 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7377 0866 01DD     		ble	.L568
1572:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.5f);
 7378              		.loc 1 1572 24 is_stmt 1 discriminator 1 view .LVU2275
1572:Core/Src/main.c ****         uint32_t st = (uint32_t)(rt * 1.5f);
 7379              		.loc 1 1572 27 is_stmt 0 discriminator 1 view .LVU2276
 7380 0868 F0EE477A 		vmov.f32	s15, s14
 7381              	.L568:
1573:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7382              		.loc 1 1573 9 is_stmt 1 view .LVU2277
1573:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7383              		.loc 1 1573 37 is_stmt 0 view .LVU2278
 7384 086c B7EE087A 		vmov.f32	s14, #1.5e+0
 7385 0870 67EE877A 		vmul.f32	s15, s15, s14
1573:Core/Src/main.c ****         if (st < 1U) st = 1U;
 7386              		.loc 1 1573 18 view .LVU2279
 7387 0874 FCEEE77A 		vcvt.u32.f32	s15, s15
 7388 0878 17EE903A 		vmov	r3, s15	@ int
 7389              	.LVL735:
1574:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7390              		.loc 1 1574 9 is_stmt 1 view .LVU2280
1574:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7391              		.loc 1 1574 12 is_stmt 0 view .LVU2281
 7392 087c 1BB1     		cbz	r3, .L764
1575:Core/Src/main.c ****         g_phaserRateStep = (uint8_t)st;
 7393              		.loc 1 1575 9 is_stmt 1 view .LVU2282
1575:Core/Src/main.c ****         g_phaserRateStep = (uint8_t)st;
 7394              		.loc 1 1575 12 is_stmt 0 view .LVU2283
 7395 087e 0C2B     		cmp	r3, #12
 7396 0880 02D9     		bls	.L570
1575:Core/Src/main.c ****         g_phaserRateStep = (uint8_t)st;
 7397              		.loc 1 1575 26 discriminator 1 view .LVU2284
 7398 0882 0C23     		movs	r3, #12
 7399              	.LVL736:
1575:Core/Src/main.c ****         g_phaserRateStep = (uint8_t)st;
 7400              		.loc 1 1575 26 discriminator 1 view .LVU2285
 7401 0884 00E0     		b	.L570
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 220


 7402              	.LVL737:
 7403              	.L764:
1574:Core/Src/main.c ****         if (st > 12U) st = 12U;
 7404              		.loc 1 1574 25 discriminator 1 view .LVU2286
 7405 0886 0123     		movs	r3, #1
 7406              	.LVL738:
 7407              	.L570:
1576:Core/Src/main.c ****       }
 7408              		.loc 1 1576 9 is_stmt 1 view .LVU2287
1576:Core/Src/main.c ****       }
 7409              		.loc 1 1576 28 is_stmt 0 view .LVU2288
 7410 0888 DBB2     		uxtb	r3, r3
 7411              	.LVL739:
1576:Core/Src/main.c ****       }
 7412              		.loc 1 1576 26 view .LVU2289
 7413 088a 124A     		ldr	r2, .L944+64
 7414              	.LVL740:
1576:Core/Src/main.c ****       }
 7415              		.loc 1 1576 26 view .LVU2290
 7416 088c 1370     		strb	r3, [r2]
 7417              	.LBE129:
1263:Core/Src/main.c **** 
 7418              		.loc 1 1263 11 view .LVU2291
 7419 088e 0126     		movs	r6, #1
 7420              	.LVL741:
1263:Core/Src/main.c **** 
 7421              		.loc 1 1263 11 view .LVU2292
 7422 0890 01F056B8 		b	.L426
 7423              	.L945:
 7424              		.align	2
 7425              	.L944:
 7426 0894 00000000 		.word	g_trackFilterType
 7427 0898 00000000 		.word	g_trackFilterCutQ8
 7428 089c 00000000 		.word	g_trackFilterResQ8
 7429 08a0 00000000 		.word	g_delayActive
 7430 08a4 00000000 		.word	g_delayFbQ8
 7431 08a8 00000000 		.word	0
 7432 08ac 00000000 		.word	g_delayMixQ8
 7433 08b0 00000000 		.word	g_flangerEnabled
 7434 08b4 00000000 		.word	g_flangerDepth
 7435 08b8 CDCC4C3D 		.word	1028443341
 7436 08bc 3333B33F 		.word	1068708659
 7437 08c0 00000000 		.word	g_flangerRateStep
 7438 08c4 00000000 		.word	g_flangerFeedbackQ8
 7439 08c8 00000000 		.word	g_flangerMixQ8
 7440 08cc 00000000 		.word	g_phaserEnabled
 7441 08d0 00000000 		.word	g_phaserDepthQ8
 7442 08d4 00000000 		.word	g_phaserRateStep
 7443 08d8 3333733F 		.word	1064514355
 7444 08dc 00007F43 		.word	1132396544
 7445              	.LVL742:
 7446              	.L474:
1581:Core/Src/main.c ****       {
 7447              		.loc 1 1581 7 is_stmt 1 view .LVU2293
1581:Core/Src/main.c ****       {
 7448              		.loc 1 1581 10 is_stmt 0 view .LVU2294
 7449 08e0 032A     		cmp	r2, #3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 221


 7450 08e2 41F2A580 		bls	.L766
 7451              	.LBB130:
1583:Core/Src/main.c ****         memcpy(&fb, payload, sizeof(float));
 7452              		.loc 1 1583 9 is_stmt 1 view .LVU2295
1584:Core/Src/main.c ****         if (fb < 0.0f) fb = 0.0f;
 7453              		.loc 1 1584 9 view .LVU2296
 7454 08e6 0B68     		ldr	r3, [r1]	@ unaligned
 7455 08e8 07EE903A 		vmov	s15, r3
1585:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7456              		.loc 1 1585 9 view .LVU2297
1585:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7457              		.loc 1 1585 12 is_stmt 0 view .LVU2298
 7458 08ec F5EEC07A 		vcmpe.f32	s15, #0
 7459 08f0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7460 08f4 17D4     		bmi	.L919
 7461              	.L571:
1586:Core/Src/main.c ****         g_phaserFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7462              		.loc 1 1586 9 is_stmt 1 view .LVU2299
1586:Core/Src/main.c ****         g_phaserFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7463              		.loc 1 1586 12 is_stmt 0 view .LVU2300
 7464 08f6 1FED087A 		vldr.32	s14, .L944+68
 7465 08fa F4EEC77A 		vcmpe.f32	s15, s14
 7466 08fe F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7467 0902 01DD     		ble	.L573
1586:Core/Src/main.c ****         g_phaserFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7468              		.loc 1 1586 25 is_stmt 1 discriminator 1 view .LVU2301
1586:Core/Src/main.c ****         g_phaserFeedbackQ8 = (uint8_t)(fb * 255.0f);
 7469              		.loc 1 1586 28 is_stmt 0 discriminator 1 view .LVU2302
 7470 0904 F0EE477A 		vmov.f32	s15, s14
 7471              	.L573:
1587:Core/Src/main.c ****       }
 7472              		.loc 1 1587 9 is_stmt 1 view .LVU2303
1587:Core/Src/main.c ****       }
 7473              		.loc 1 1587 43 is_stmt 0 view .LVU2304
 7474 0908 1FED0C7A 		vldr.32	s14, .L944+72
 7475 090c 67EE877A 		vmul.f32	s15, s15, s14
1587:Core/Src/main.c ****       }
 7476              		.loc 1 1587 30 view .LVU2305
 7477 0910 FCEEE77A 		vcvt.u32.f32	s15, s15
 7478 0914 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7479 0918 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1587:Core/Src/main.c ****       }
 7480              		.loc 1 1587 28 view .LVU2306
 7481 091c B94A     		ldr	r2, .L946
 7482              	.LVL743:
1587:Core/Src/main.c ****       }
 7483              		.loc 1 1587 28 view .LVU2307
 7484 091e 1370     		strb	r3, [r2]
 7485              	.LBE130:
1263:Core/Src/main.c **** 
 7486              		.loc 1 1263 11 view .LVU2308
 7487 0920 0126     		movs	r6, #1
 7488              	.LVL744:
1263:Core/Src/main.c **** 
 7489              		.loc 1 1263 11 view .LVU2309
 7490 0922 01F00DB8 		b	.L426
 7491              	.LVL745:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 222


 7492              	.L919:
 7493              	.LBB131:
1585:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7494              		.loc 1 1585 24 is_stmt 1 discriminator 1 view .LVU2310
1585:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7495              		.loc 1 1585 27 is_stmt 0 discriminator 1 view .LVU2311
 7496 0926 DFEDB87A 		vldr.32	s15, .L946+4
 7497 092a E4E7     		b	.L571
 7498              	.L468:
1585:Core/Src/main.c ****         if (fb > 0.95f) fb = 0.95f;
 7499              		.loc 1 1585 27 discriminator 1 view .LVU2312
 7500              	.LBE131:
1592:Core/Src/main.c ****       break;
 7501              		.loc 1 1592 7 is_stmt 1 view .LVU2313
1592:Core/Src/main.c ****       break;
 7502              		.loc 1 1592 10 is_stmt 0 view .LVU2314
 7503 092c 002A     		cmp	r2, #0
 7504 092e 01F08180 		beq	.L767
1592:Core/Src/main.c ****       break;
 7505              		.loc 1 1592 22 is_stmt 1 discriminator 1 view .LVU2315
1592:Core/Src/main.c ****       break;
 7506              		.loc 1 1592 51 is_stmt 0 discriminator 1 view .LVU2316
 7507 0932 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1592:Core/Src/main.c ****       break;
 7508              		.loc 1 1592 42 discriminator 1 view .LVU2317
 7509 0934 03B1     		cbz	r3, .L575
1592:Core/Src/main.c ****       break;
 7510              		.loc 1 1592 42 discriminator 2 view .LVU2318
 7511 0936 0123     		movs	r3, #1
 7512              	.L575:
1592:Core/Src/main.c ****       break;
 7513              		.loc 1 1592 42 discriminator 5 view .LVU2319
 7514 0938 B44A     		ldr	r2, .L946+8
 7515              	.LVL746:
1592:Core/Src/main.c ****       break;
 7516              		.loc 1 1592 42 discriminator 5 view .LVU2320
 7517 093a 1370     		strb	r3, [r2]
1263:Core/Src/main.c **** 
 7518              		.loc 1 1263 11 view .LVU2321
 7519 093c 0126     		movs	r6, #1
 7520              	.LVL747:
1263:Core/Src/main.c **** 
 7521              		.loc 1 1263 11 view .LVU2322
 7522 093e 00F0FFBF 		b	.L426
 7523              	.LVL748:
 7524              	.L467:
1596:Core/Src/main.c ****       {
 7525              		.loc 1 1596 7 is_stmt 1 view .LVU2323
1596:Core/Src/main.c ****       {
 7526              		.loc 1 1596 10 is_stmt 0 view .LVU2324
 7527 0942 032A     		cmp	r2, #3
 7528 0944 41F27880 		bls	.L768
 7529              	.LBB132:
1598:Core/Src/main.c ****         memcpy(&db, payload, sizeof(float));
 7530              		.loc 1 1598 9 is_stmt 1 view .LVU2325
1599:Core/Src/main.c ****         if (db < -60.0f) db = -60.0f;
 7531              		.loc 1 1599 9 view .LVU2326
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 223


 7532 0948 0B68     		ldr	r3, [r1]	@ unaligned
 7533 094a 07EE903A 		vmov	s15, r3
1600:Core/Src/main.c ****         if (db > 0.0f) db = 0.0f;
 7534              		.loc 1 1600 9 view .LVU2327
1600:Core/Src/main.c ****         if (db > 0.0f) db = 0.0f;
 7535              		.loc 1 1600 12 is_stmt 0 view .LVU2328
 7536 094e 9FEDB07A 		vldr.32	s14, .L946+12
 7537 0952 F4EEC77A 		vcmpe.f32	s15, s14
 7538 0956 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7539 095a 01D5     		bpl	.L576
1600:Core/Src/main.c ****         if (db > 0.0f) db = 0.0f;
 7540              		.loc 1 1600 26 is_stmt 1 discriminator 1 view .LVU2329
1600:Core/Src/main.c ****         if (db > 0.0f) db = 0.0f;
 7541              		.loc 1 1600 29 is_stmt 0 discriminator 1 view .LVU2330
 7542 095c F0EE477A 		vmov.f32	s15, s14
 7543              	.L576:
1601:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7544              		.loc 1 1601 9 is_stmt 1 view .LVU2331
1601:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7545              		.loc 1 1601 12 is_stmt 0 view .LVU2332
 7546 0960 F5EEC07A 		vcmpe.f32	s15, #0
 7547 0964 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7548 0968 01DD     		ble	.L578
1601:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7549              		.loc 1 1601 24 is_stmt 1 discriminator 1 view .LVU2333
1601:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7550              		.loc 1 1601 27 is_stmt 0 discriminator 1 view .LVU2334
 7551 096a DFEDA77A 		vldr.32	s15, .L946+4
 7552              	.L578:
1602:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 32767.0f);
 7553              		.loc 1 1602 9 is_stmt 1 view .LVU2335
1602:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 32767.0f);
 7554              		.loc 1 1602 21 is_stmt 0 view .LVU2336
 7555 096e F3EE040A 		vmov.f32	s1, #2.0e+1
 7556 0972 C7EEA00A 		vdiv.f32	s1, s15, s1
 7557 0976 B2EE040A 		vmov.f32	s0, #1.0e+1
 7558 097a FFF7FEFF 		bl	powf
 7559              	.LVL749:
1603:Core/Src/main.c ****         if (q > 32767U) q = 32767U;
 7560              		.loc 1 1603 9 is_stmt 1 view .LVU2337
1603:Core/Src/main.c ****         if (q > 32767U) q = 32767U;
 7561              		.loc 1 1603 37 is_stmt 0 view .LVU2338
 7562 097e DFEDA57A 		vldr.32	s15, .L946+16
 7563 0982 60EE277A 		vmul.f32	s15, s0, s15
1603:Core/Src/main.c ****         if (q > 32767U) q = 32767U;
 7564              		.loc 1 1603 18 view .LVU2339
 7565 0986 FCEEE77A 		vcvt.u32.f32	s15, s15
 7566 098a 17EE903A 		vmov	r3, s15	@ int
 7567              	.LVL750:
1604:Core/Src/main.c ****         g_masterCompThresholdQ15 = (uint16_t)q;
 7568              		.loc 1 1604 9 is_stmt 1 view .LVU2340
1604:Core/Src/main.c ****         g_masterCompThresholdQ15 = (uint16_t)q;
 7569              		.loc 1 1604 12 is_stmt 0 view .LVU2341
 7570 098e B3F5004F 		cmp	r3, #32768
 7571 0992 01D3     		bcc	.L580
1604:Core/Src/main.c ****         g_masterCompThresholdQ15 = (uint16_t)q;
 7572              		.loc 1 1604 27 discriminator 1 view .LVU2342
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 224


 7573 0994 47F6FF73 		movw	r3, #32767
 7574              	.LVL751:
 7575              	.L580:
1605:Core/Src/main.c ****       }
 7576              		.loc 1 1605 9 is_stmt 1 view .LVU2343
1605:Core/Src/main.c ****       }
 7577              		.loc 1 1605 36 is_stmt 0 view .LVU2344
 7578 0998 9BB2     		uxth	r3, r3
 7579              	.LVL752:
1605:Core/Src/main.c ****       }
 7580              		.loc 1 1605 34 view .LVU2345
 7581 099a 9F4A     		ldr	r2, .L946+20
 7582 099c 1380     		strh	r3, [r2]	@ movhi
 7583              	.LBE132:
1263:Core/Src/main.c **** 
 7584              		.loc 1 1263 11 view .LVU2346
 7585 099e 0126     		movs	r6, #1
 7586              	.LVL753:
1263:Core/Src/main.c **** 
 7587              		.loc 1 1263 11 view .LVU2347
 7588 09a0 00F0CEBF 		b	.L426
 7589              	.LVL754:
 7590              	.L466:
1610:Core/Src/main.c ****       {
 7591              		.loc 1 1610 7 is_stmt 1 view .LVU2348
1610:Core/Src/main.c ****       {
 7592              		.loc 1 1610 10 is_stmt 0 view .LVU2349
 7593 09a4 032A     		cmp	r2, #3
 7594 09a6 41F24980 		bls	.L770
 7595              	.LBB133:
1612:Core/Src/main.c ****         memcpy(&r, payload, sizeof(float));
 7596              		.loc 1 1612 9 is_stmt 1 view .LVU2350
1613:Core/Src/main.c ****         if (r < 1.0f) r = 1.0f;
 7597              		.loc 1 1613 9 view .LVU2351
 7598 09aa 0B68     		ldr	r3, [r1]	@ unaligned
 7599 09ac 07EE903A 		vmov	s15, r3
1614:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
 7600              		.loc 1 1614 9 view .LVU2352
1614:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
 7601              		.loc 1 1614 12 is_stmt 0 view .LVU2353
 7602 09b0 B7EE007A 		vmov.f32	s14, #1.0e+0
 7603 09b4 F4EEC77A 		vcmpe.f32	s15, s14
 7604 09b8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7605 09bc 17D4     		bmi	.L920
 7606              	.L581:
1615:Core/Src/main.c ****         g_masterCompRatioQ8 = (uint8_t)(r * 12.0f);
 7607              		.loc 1 1615 9 is_stmt 1 view .LVU2354
1615:Core/Src/main.c ****         g_masterCompRatioQ8 = (uint8_t)(r * 12.0f);
 7608              		.loc 1 1615 12 is_stmt 0 view .LVU2355
 7609 09be B3EE047A 		vmov.f32	s14, #2.0e+1
 7610 09c2 F4EEC77A 		vcmpe.f32	s15, s14
 7611 09c6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7612 09ca 01DD     		ble	.L583
1615:Core/Src/main.c ****         g_masterCompRatioQ8 = (uint8_t)(r * 12.0f);
 7613              		.loc 1 1615 24 is_stmt 1 discriminator 1 view .LVU2356
1615:Core/Src/main.c ****         g_masterCompRatioQ8 = (uint8_t)(r * 12.0f);
 7614              		.loc 1 1615 26 is_stmt 0 discriminator 1 view .LVU2357
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 225


 7615 09cc F0EE477A 		vmov.f32	s15, s14
 7616              	.L583:
1616:Core/Src/main.c ****       }
 7617              		.loc 1 1616 9 is_stmt 1 view .LVU2358
1616:Core/Src/main.c ****       }
 7618              		.loc 1 1616 43 is_stmt 0 view .LVU2359
 7619 09d0 B2EE087A 		vmov.f32	s14, #1.2e+1
 7620 09d4 67EE877A 		vmul.f32	s15, s15, s14
1616:Core/Src/main.c ****       }
 7621              		.loc 1 1616 31 view .LVU2360
 7622 09d8 FCEEE77A 		vcvt.u32.f32	s15, s15
 7623 09dc CDED017A 		vstr.32	s15, [sp, #4]	@ int
 7624 09e0 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1616:Core/Src/main.c ****       }
 7625              		.loc 1 1616 29 view .LVU2361
 7626 09e4 8D4A     		ldr	r2, .L946+24
 7627              	.LVL755:
1616:Core/Src/main.c ****       }
 7628              		.loc 1 1616 29 view .LVU2362
 7629 09e6 1370     		strb	r3, [r2]
 7630              	.LBE133:
1263:Core/Src/main.c **** 
 7631              		.loc 1 1263 11 view .LVU2363
 7632 09e8 0126     		movs	r6, #1
 7633              	.LVL756:
1263:Core/Src/main.c **** 
 7634              		.loc 1 1263 11 view .LVU2364
 7635 09ea 00F0A9BF 		b	.L426
 7636              	.LVL757:
 7637              	.L920:
 7638              	.LBB134:
1614:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
 7639              		.loc 1 1614 23 is_stmt 1 discriminator 1 view .LVU2365
1614:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
 7640              		.loc 1 1614 25 is_stmt 0 discriminator 1 view .LVU2366
 7641 09ee F0EE477A 		vmov.f32	s15, s14
 7642 09f2 E4E7     		b	.L581
 7643              	.L463:
1614:Core/Src/main.c ****         if (r > 20.0f) r = 20.0f;
 7644              		.loc 1 1614 25 discriminator 1 view .LVU2367
 7645              	.LBE134:
1621:Core/Src/main.c ****       {
 7646              		.loc 1 1621 7 is_stmt 1 view .LVU2368
1621:Core/Src/main.c ****       {
 7647              		.loc 1 1621 10 is_stmt 0 view .LVU2369
 7648 09f4 032A     		cmp	r2, #3
 7649 09f6 41F22380 		bls	.L771
 7650              	.LBB135:
1623:Core/Src/main.c ****         memcpy(&db, payload, sizeof(float));
 7651              		.loc 1 1623 9 is_stmt 1 view .LVU2370
1624:Core/Src/main.c ****         if (db < 0.0f) db = 0.0f;
 7652              		.loc 1 1624 9 view .LVU2371
 7653 09fa 0B68     		ldr	r3, [r1]	@ unaligned
 7654 09fc 07EE903A 		vmov	s15, r3
1625:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
 7655              		.loc 1 1625 9 view .LVU2372
1625:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 226


 7656              		.loc 1 1625 12 is_stmt 0 view .LVU2373
 7657 0a00 F5EEC07A 		vcmpe.f32	s15, #0
 7658 0a04 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7659 0a08 21D4     		bmi	.L921
 7660              	.L585:
1626:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7661              		.loc 1 1626 9 is_stmt 1 view .LVU2374
1626:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7662              		.loc 1 1626 12 is_stmt 0 view .LVU2375
 7663 0a0a B3EE087A 		vmov.f32	s14, #2.4e+1
 7664 0a0e F4EEC77A 		vcmpe.f32	s15, s14
 7665 0a12 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7666 0a16 01DD     		ble	.L587
1626:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7667              		.loc 1 1626 25 is_stmt 1 discriminator 1 view .LVU2376
1626:Core/Src/main.c ****         float lin = powf(10.0f, db / 20.0f);
 7668              		.loc 1 1626 28 is_stmt 0 discriminator 1 view .LVU2377
 7669 0a18 F0EE477A 		vmov.f32	s15, s14
 7670              	.L587:
1627:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 128.0f);
 7671              		.loc 1 1627 9 is_stmt 1 view .LVU2378
1627:Core/Src/main.c ****         uint32_t q = (uint32_t)(lin * 128.0f);
 7672              		.loc 1 1627 21 is_stmt 0 view .LVU2379
 7673 0a1c F3EE040A 		vmov.f32	s1, #2.0e+1
 7674 0a20 C7EEA00A 		vdiv.f32	s1, s15, s1
 7675 0a24 B2EE040A 		vmov.f32	s0, #1.0e+1
 7676 0a28 FFF7FEFF 		bl	powf
 7677              	.LVL758:
1628:Core/Src/main.c ****         if (q > 255U) q = 255U;
 7678              		.loc 1 1628 9 is_stmt 1 view .LVU2380
1628:Core/Src/main.c ****         if (q > 255U) q = 255U;
 7679              		.loc 1 1628 37 is_stmt 0 view .LVU2381
 7680 0a2c DFED7C7A 		vldr.32	s15, .L946+28
 7681 0a30 60EE277A 		vmul.f32	s15, s0, s15
1628:Core/Src/main.c ****         if (q > 255U) q = 255U;
 7682              		.loc 1 1628 18 view .LVU2382
 7683 0a34 FCEEE77A 		vcvt.u32.f32	s15, s15
 7684 0a38 17EE903A 		vmov	r3, s15	@ int
 7685              	.LVL759:
1629:Core/Src/main.c ****         g_masterCompMakeupQ8 = (uint8_t)q;
 7686              		.loc 1 1629 9 is_stmt 1 view .LVU2383
1629:Core/Src/main.c ****         g_masterCompMakeupQ8 = (uint8_t)q;
 7687              		.loc 1 1629 12 is_stmt 0 view .LVU2384
 7688 0a3c FF2B     		cmp	r3, #255
 7689 0a3e 00D9     		bls	.L589
1629:Core/Src/main.c ****         g_masterCompMakeupQ8 = (uint8_t)q;
 7690              		.loc 1 1629 25 discriminator 1 view .LVU2385
 7691 0a40 FF23     		movs	r3, #255
 7692              	.LVL760:
 7693              	.L589:
1630:Core/Src/main.c ****       }
 7694              		.loc 1 1630 9 is_stmt 1 view .LVU2386
1630:Core/Src/main.c ****       }
 7695              		.loc 1 1630 32 is_stmt 0 view .LVU2387
 7696 0a42 DBB2     		uxtb	r3, r3
 7697              	.LVL761:
1630:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 227


 7698              		.loc 1 1630 30 view .LVU2388
 7699 0a44 774A     		ldr	r2, .L946+32
 7700 0a46 1370     		strb	r3, [r2]
 7701              	.LBE135:
1263:Core/Src/main.c **** 
 7702              		.loc 1 1263 11 view .LVU2389
 7703 0a48 0126     		movs	r6, #1
 7704              	.LVL762:
1263:Core/Src/main.c **** 
 7705              		.loc 1 1263 11 view .LVU2390
 7706 0a4a 00F079BF 		b	.L426
 7707              	.LVL763:
 7708              	.L921:
 7709              	.LBB136:
1625:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
 7710              		.loc 1 1625 24 is_stmt 1 discriminator 1 view .LVU2391
1625:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
 7711              		.loc 1 1625 27 is_stmt 0 discriminator 1 view .LVU2392
 7712 0a4e DFED6E7A 		vldr.32	s15, .L946+4
 7713 0a52 DAE7     		b	.L585
 7714              	.L465:
1625:Core/Src/main.c ****         if (db > 24.0f) db = 24.0f;
 7715              		.loc 1 1625 27 discriminator 1 view .LVU2393
 7716              	.LBE136:
1635:Core/Src/main.c ****       {
 7717              		.loc 1 1635 7 is_stmt 1 view .LVU2394
1635:Core/Src/main.c ****       {
 7718              		.loc 1 1635 10 is_stmt 0 view .LVU2395
 7719 0a54 032A     		cmp	r2, #3
 7720 0a56 40F2F587 		bls	.L773
 7721              	.LBB137:
1637:Core/Src/main.c ****         memcpy(&attackMs, payload, sizeof(float));
 7722              		.loc 1 1637 9 is_stmt 1 view .LVU2396
1638:Core/Src/main.c ****         if (attackMs < 0.1f) attackMs = 0.1f;
 7723              		.loc 1 1638 9 view .LVU2397
 7724 0a5a 0B68     		ldr	r3, [r1]	@ unaligned
 7725 0a5c 07EE103A 		vmov	s14, r3
1639:Core/Src/main.c ****         if (attackMs > 200.0f) attackMs = 200.0f;
 7726              		.loc 1 1639 9 view .LVU2398
1639:Core/Src/main.c ****         if (attackMs > 200.0f) attackMs = 200.0f;
 7727              		.loc 1 1639 12 is_stmt 0 view .LVU2399
 7728 0a60 DFED717A 		vldr.32	s15, .L946+36
 7729 0a64 B4EEE77A 		vcmpe.f32	s14, s15
 7730 0a68 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7731 0a6c 01D5     		bpl	.L590
1639:Core/Src/main.c ****         if (attackMs > 200.0f) attackMs = 200.0f;
 7732              		.loc 1 1639 30 is_stmt 1 discriminator 1 view .LVU2400
1639:Core/Src/main.c ****         if (attackMs > 200.0f) attackMs = 200.0f;
 7733              		.loc 1 1639 39 is_stmt 0 discriminator 1 view .LVU2401
 7734 0a6e B0EE677A 		vmov.f32	s14, s15
 7735              	.L590:
1640:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
 7736              		.loc 1 1640 9 is_stmt 1 view .LVU2402
1640:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
 7737              		.loc 1 1640 12 is_stmt 0 view .LVU2403
 7738 0a72 DFED6E7A 		vldr.32	s15, .L946+40
 7739 0a76 B4EEE77A 		vcmpe.f32	s14, s15
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 228


 7740 0a7a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7741 0a7e 01DD     		ble	.L592
1640:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
 7742              		.loc 1 1640 32 is_stmt 1 discriminator 1 view .LVU2404
1640:Core/Src/main.c ****         uint32_t atk = (uint32_t)(1000.0f / attackMs);
 7743              		.loc 1 1640 41 is_stmt 0 discriminator 1 view .LVU2405
 7744 0a80 B0EE677A 		vmov.f32	s14, s15
 7745              	.L592:
1641:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 7746              		.loc 1 1641 9 is_stmt 1 view .LVU2406
1641:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 7747              		.loc 1 1641 43 is_stmt 0 view .LVU2407
 7748 0a84 DFED6A6A 		vldr.32	s13, .L946+44
 7749 0a88 C6EE877A 		vdiv.f32	s15, s13, s14
1641:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 7750              		.loc 1 1641 18 view .LVU2408
 7751 0a8c FCEEE77A 		vcvt.u32.f32	s15, s15
 7752 0a90 17EE903A 		vmov	r3, s15	@ int
 7753              	.LVL764:
1642:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 7754              		.loc 1 1642 9 is_stmt 1 view .LVU2409
1642:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 7755              		.loc 1 1642 12 is_stmt 0 view .LVU2410
 7756 0a94 1BB1     		cbz	r3, .L774
1643:Core/Src/main.c ****         g_masterCompAttackK = (uint8_t)atk;
 7757              		.loc 1 1643 9 is_stmt 1 view .LVU2411
1643:Core/Src/main.c ****         g_masterCompAttackK = (uint8_t)atk;
 7758              		.loc 1 1643 12 is_stmt 0 view .LVU2412
 7759 0a96 FF2B     		cmp	r3, #255
 7760 0a98 02D9     		bls	.L594
1643:Core/Src/main.c ****         g_masterCompAttackK = (uint8_t)atk;
 7761              		.loc 1 1643 29 discriminator 1 view .LVU2413
 7762 0a9a FF23     		movs	r3, #255
 7763              	.LVL765:
1643:Core/Src/main.c ****         g_masterCompAttackK = (uint8_t)atk;
 7764              		.loc 1 1643 29 discriminator 1 view .LVU2414
 7765 0a9c 00E0     		b	.L594
 7766              	.LVL766:
 7767              	.L774:
1642:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 7768              		.loc 1 1642 27 discriminator 1 view .LVU2415
 7769 0a9e 0123     		movs	r3, #1
 7770              	.LVL767:
 7771              	.L594:
1644:Core/Src/main.c ****       }
 7772              		.loc 1 1644 9 is_stmt 1 view .LVU2416
1644:Core/Src/main.c ****       }
 7773              		.loc 1 1644 31 is_stmt 0 view .LVU2417
 7774 0aa0 DBB2     		uxtb	r3, r3
 7775              	.LVL768:
1644:Core/Src/main.c ****       }
 7776              		.loc 1 1644 29 view .LVU2418
 7777 0aa2 644A     		ldr	r2, .L946+48
 7778              	.LVL769:
1644:Core/Src/main.c ****       }
 7779              		.loc 1 1644 29 view .LVU2419
 7780 0aa4 1370     		strb	r3, [r2]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 229


 7781              	.LBE137:
1263:Core/Src/main.c **** 
 7782              		.loc 1 1263 11 view .LVU2420
 7783 0aa6 0126     		movs	r6, #1
 7784              	.LVL770:
1263:Core/Src/main.c **** 
 7785              		.loc 1 1263 11 view .LVU2421
 7786 0aa8 00F04ABF 		b	.L426
 7787              	.LVL771:
 7788              	.L464:
1649:Core/Src/main.c ****       {
 7789              		.loc 1 1649 7 is_stmt 1 view .LVU2422
1649:Core/Src/main.c ****       {
 7790              		.loc 1 1649 10 is_stmt 0 view .LVU2423
 7791 0aac 032A     		cmp	r2, #3
 7792 0aae 40F2CB87 		bls	.L776
 7793              	.LBB138:
1651:Core/Src/main.c ****         memcpy(&releaseMs, payload, sizeof(float));
 7794              		.loc 1 1651 9 is_stmt 1 view .LVU2424
1652:Core/Src/main.c ****         if (releaseMs < 5.0f) releaseMs = 5.0f;
 7795              		.loc 1 1652 9 view .LVU2425
 7796 0ab2 0B68     		ldr	r3, [r1]	@ unaligned
 7797 0ab4 07EE103A 		vmov	s14, r3
1653:Core/Src/main.c ****         if (releaseMs > 2000.0f) releaseMs = 2000.0f;
 7798              		.loc 1 1653 9 view .LVU2426
1653:Core/Src/main.c ****         if (releaseMs > 2000.0f) releaseMs = 2000.0f;
 7799              		.loc 1 1653 12 is_stmt 0 view .LVU2427
 7800 0ab8 F1EE047A 		vmov.f32	s15, #5.0e+0
 7801 0abc B4EEE77A 		vcmpe.f32	s14, s15
 7802 0ac0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7803 0ac4 01D5     		bpl	.L595
1653:Core/Src/main.c ****         if (releaseMs > 2000.0f) releaseMs = 2000.0f;
 7804              		.loc 1 1653 31 is_stmt 1 discriminator 1 view .LVU2428
1653:Core/Src/main.c ****         if (releaseMs > 2000.0f) releaseMs = 2000.0f;
 7805              		.loc 1 1653 41 is_stmt 0 discriminator 1 view .LVU2429
 7806 0ac6 B0EE677A 		vmov.f32	s14, s15
 7807              	.L595:
1654:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 7808              		.loc 1 1654 9 is_stmt 1 view .LVU2430
1654:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 7809              		.loc 1 1654 12 is_stmt 0 view .LVU2431
 7810 0aca DFED5B7A 		vldr.32	s15, .L946+52
 7811 0ace B4EEE77A 		vcmpe.f32	s14, s15
 7812 0ad2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7813 0ad6 01DD     		ble	.L597
1654:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 7814              		.loc 1 1654 34 is_stmt 1 discriminator 1 view .LVU2432
1654:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 7815              		.loc 1 1654 44 is_stmt 0 discriminator 1 view .LVU2433
 7816 0ad8 B0EE677A 		vmov.f32	s14, s15
 7817              	.L597:
1655:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 7818              		.loc 1 1655 9 is_stmt 1 view .LVU2434
1655:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 7819              		.loc 1 1655 43 is_stmt 0 view .LVU2435
 7820 0adc DFED546A 		vldr.32	s13, .L946+44
 7821 0ae0 C6EE877A 		vdiv.f32	s15, s13, s14
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 230


1655:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 7822              		.loc 1 1655 18 view .LVU2436
 7823 0ae4 FCEEE77A 		vcvt.u32.f32	s15, s15
 7824 0ae8 17EE903A 		vmov	r3, s15	@ int
 7825              	.LVL772:
1656:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 7826              		.loc 1 1656 9 is_stmt 1 view .LVU2437
1656:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 7827              		.loc 1 1656 12 is_stmt 0 view .LVU2438
 7828 0aec 1BB1     		cbz	r3, .L777
1657:Core/Src/main.c ****         g_masterCompReleaseK = (uint8_t)rel;
 7829              		.loc 1 1657 9 is_stmt 1 view .LVU2439
1657:Core/Src/main.c ****         g_masterCompReleaseK = (uint8_t)rel;
 7830              		.loc 1 1657 12 is_stmt 0 view .LVU2440
 7831 0aee FF2B     		cmp	r3, #255
 7832 0af0 02D9     		bls	.L599
1657:Core/Src/main.c ****         g_masterCompReleaseK = (uint8_t)rel;
 7833              		.loc 1 1657 29 discriminator 1 view .LVU2441
 7834 0af2 FF23     		movs	r3, #255
 7835              	.LVL773:
1657:Core/Src/main.c ****         g_masterCompReleaseK = (uint8_t)rel;
 7836              		.loc 1 1657 29 discriminator 1 view .LVU2442
 7837 0af4 00E0     		b	.L599
 7838              	.LVL774:
 7839              	.L777:
1656:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 7840              		.loc 1 1656 27 discriminator 1 view .LVU2443
 7841 0af6 0123     		movs	r3, #1
 7842              	.LVL775:
 7843              	.L599:
1658:Core/Src/main.c ****       }
 7844              		.loc 1 1658 9 is_stmt 1 view .LVU2444
1658:Core/Src/main.c ****       }
 7845              		.loc 1 1658 32 is_stmt 0 view .LVU2445
 7846 0af8 DBB2     		uxtb	r3, r3
 7847              	.LVL776:
1658:Core/Src/main.c ****       }
 7848              		.loc 1 1658 30 view .LVU2446
 7849 0afa 504A     		ldr	r2, .L946+56
 7850              	.LVL777:
1658:Core/Src/main.c ****       }
 7851              		.loc 1 1658 30 view .LVU2447
 7852 0afc 1370     		strb	r3, [r2]
 7853              	.LBE138:
1263:Core/Src/main.c **** 
 7854              		.loc 1 1263 11 view .LVU2448
 7855 0afe 0126     		movs	r6, #1
 7856              	.LVL778:
1263:Core/Src/main.c **** 
 7857              		.loc 1 1263 11 view .LVU2449
 7858 0b00 00F01EBF 		b	.L426
 7859              	.LVL779:
 7860              	.L458:
1663:Core/Src/main.c ****       {
 7861              		.loc 1 1663 7 is_stmt 1 view .LVU2450
1663:Core/Src/main.c ****       {
 7862              		.loc 1 1663 10 is_stmt 0 view .LVU2451
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 231


 7863 0b04 0F2A     		cmp	r2, #15
 7864 0b06 40F2A187 		bls	.L779
 7865              	.LBB139:
1665:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 7866              		.loc 1 1665 9 is_stmt 1 view .LVU2452
1665:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 7867              		.loc 1 1665 32 is_stmt 0 view .LVU2453
 7868 0b0a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 7869              	.LVL780:
1665:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 7870              		.loc 1 1665 17 view .LVU2454
 7871 0b0c 02F00F02 		and	r2, r2, #15
 7872              	.LVL781:
1666:Core/Src/main.c ****         float timeMs, feedback, mix;
 7873              		.loc 1 1666 9 is_stmt 1 view .LVU2455
1666:Core/Src/main.c ****         float timeMs, feedback, mix;
 7874              		.loc 1 1666 33 is_stmt 0 view .LVU2456
 7875 0b10 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
1666:Core/Src/main.c ****         float timeMs, feedback, mix;
 7876              		.loc 1 1666 17 view .LVU2457
 7877 0b12 03B1     		cbz	r3, .L600
1666:Core/Src/main.c ****         float timeMs, feedback, mix;
 7878              		.loc 1 1666 17 discriminator 1 view .LVU2458
 7879 0b14 0123     		movs	r3, #1
 7880              	.L600:
 7881              	.LVL782:
1667:Core/Src/main.c ****         memcpy(&timeMs, &payload[4], sizeof(float));
 7882              		.loc 1 1667 9 is_stmt 1 view .LVU2459
1668:Core/Src/main.c ****         memcpy(&feedback, &payload[8], sizeof(float));
 7883              		.loc 1 1668 9 view .LVU2460
 7884 0b16 7E68     		ldr	r6, [r7, #4]	@ unaligned
 7885              	.LVL783:
1668:Core/Src/main.c ****         memcpy(&feedback, &payload[8], sizeof(float));
 7886              		.loc 1 1668 9 is_stmt 0 view .LVU2461
 7887 0b18 07EE906A 		vmov	s15, r6
1669:Core/Src/main.c ****         memcpy(&mix, &payload[12], sizeof(float));
 7888              		.loc 1 1669 9 is_stmt 1 view .LVU2462
 7889 0b1c B868     		ldr	r0, [r7, #8]	@ unaligned
 7890 0b1e 06EE900A 		vmov	s13, r0
1670:Core/Src/main.c **** 
 7891              		.loc 1 1670 9 view .LVU2463
 7892 0b22 F968     		ldr	r1, [r7, #12]	@ unaligned
 7893              	.LVL784:
1670:Core/Src/main.c **** 
 7894              		.loc 1 1670 9 is_stmt 0 view .LVU2464
 7895 0b24 07EE101A 		vmov	s14, r1
1672:Core/Src/main.c ****         if (timeMs > 200.0f) timeMs = 200.0f;
 7896              		.loc 1 1672 9 is_stmt 1 view .LVU2465
1672:Core/Src/main.c ****         if (timeMs > 200.0f) timeMs = 200.0f;
 7897              		.loc 1 1672 12 is_stmt 0 view .LVU2466
 7898 0b28 B1EE046A 		vmov.f32	s12, #5.0e+0
 7899 0b2c F4EEC67A 		vcmpe.f32	s15, s12
 7900 0b30 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7901 0b34 01D5     		bpl	.L601
1672:Core/Src/main.c ****         if (timeMs > 200.0f) timeMs = 200.0f;
 7902              		.loc 1 1672 28 is_stmt 1 discriminator 1 view .LVU2467
1672:Core/Src/main.c ****         if (timeMs > 200.0f) timeMs = 200.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 232


 7903              		.loc 1 1672 35 is_stmt 0 discriminator 1 view .LVU2468
 7904 0b36 F0EE467A 		vmov.f32	s15, s12
 7905              	.L601:
1673:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 7906              		.loc 1 1673 9 is_stmt 1 view .LVU2469
1673:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 7907              		.loc 1 1673 12 is_stmt 0 view .LVU2470
 7908 0b3a 9FED3C6A 		vldr.32	s12, .L946+40
 7909 0b3e F4EEC67A 		vcmpe.f32	s15, s12
 7910 0b42 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7911 0b46 01DD     		ble	.L603
1673:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 7912              		.loc 1 1673 30 is_stmt 1 discriminator 1 view .LVU2471
1673:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 7913              		.loc 1 1673 37 is_stmt 0 discriminator 1 view .LVU2472
 7914 0b48 F0EE467A 		vmov.f32	s15, s12
 7915              	.L603:
1674:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 7916              		.loc 1 1674 9 is_stmt 1 view .LVU2473
1674:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 7917              		.loc 1 1674 12 is_stmt 0 view .LVU2474
 7918 0b4c 06EE100A 		vmov	s12, r0
 7919 0b50 B5EEC06A 		vcmpe.f32	s12, #0
 7920 0b54 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7921 0b58 4ED4     		bmi	.L922
 7922              	.L605:
1675:Core/Src/main.c ****         if (mix < 0.0f) mix = 0.0f;
 7923              		.loc 1 1675 9 is_stmt 1 view .LVU2475
1675:Core/Src/main.c ****         if (mix < 0.0f) mix = 0.0f;
 7924              		.loc 1 1675 12 is_stmt 0 view .LVU2476
 7925 0b5a 9FED3D6A 		vldr.32	s12, .L946+76
 7926 0b5e F4EEC66A 		vcmpe.f32	s13, s12
 7927 0b62 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7928 0b66 01DD     		ble	.L607
1675:Core/Src/main.c ****         if (mix < 0.0f) mix = 0.0f;
 7929              		.loc 1 1675 32 is_stmt 1 discriminator 1 view .LVU2477
1675:Core/Src/main.c ****         if (mix < 0.0f) mix = 0.0f;
 7930              		.loc 1 1675 41 is_stmt 0 discriminator 1 view .LVU2478
 7931 0b68 F0EE466A 		vmov.f32	s13, s12
 7932              	.L607:
1676:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
 7933              		.loc 1 1676 9 is_stmt 1 view .LVU2479
1676:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
 7934              		.loc 1 1676 12 is_stmt 0 view .LVU2480
 7935 0b6c 06EE101A 		vmov	s12, r1
 7936 0b70 B5EEC06A 		vcmpe.f32	s12, #0
 7937 0b74 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7938 0b78 41D4     		bmi	.L923
 7939              	.L609:
1677:Core/Src/main.c **** 
 7940              		.loc 1 1677 9 is_stmt 1 view .LVU2481
1677:Core/Src/main.c **** 
 7941              		.loc 1 1677 12 is_stmt 0 view .LVU2482
 7942 0b7a 9FED356A 		vldr.32	s12, .L946+76
 7943 0b7e B4EEC67A 		vcmpe.f32	s14, s12
 7944 0b82 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7945 0b86 01DD     		ble	.L611
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 233


1677:Core/Src/main.c **** 
 7946              		.loc 1 1677 27 is_stmt 1 discriminator 1 view .LVU2483
1677:Core/Src/main.c **** 
 7947              		.loc 1 1677 31 is_stmt 0 discriminator 1 view .LVU2484
 7948 0b88 B0EE467A 		vmov.f32	s14, s12
 7949              	.L611:
1679:Core/Src/main.c ****         g_trackEcho[track].delaySamples = (uint16_t)((timeMs * DEMO_SAMPLE_RATE) / 1000.0f);
 7950              		.loc 1 1679 9 is_stmt 1 view .LVU2485
1679:Core/Src/main.c ****         g_trackEcho[track].delaySamples = (uint16_t)((timeMs * DEMO_SAMPLE_RATE) / 1000.0f);
 7951              		.loc 1 1679 35 is_stmt 0 view .LVU2486
 7952 0b8c 2C49     		ldr	r1, .L946+60
 7953 0b8e 01F83230 		strb	r3, [r1, r2, lsl #3]
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7954              		.loc 1 1680 9 is_stmt 1 view .LVU2487
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7955              		.loc 1 1680 62 is_stmt 0 view .LVU2488
 7956 0b92 9FED2C6A 		vldr.32	s12, .L946+64
 7957 0b96 27EE866A 		vmul.f32	s12, s15, s12
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7958              		.loc 1 1680 82 view .LVU2489
 7959 0b9a DFED255A 		vldr.32	s11, .L946+44
 7960 0b9e C6EE257A 		vdiv.f32	s15, s12, s11
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7961              		.loc 1 1680 43 view .LVU2490
 7962 0ba2 FCEEE77A 		vcvt.u32.f32	s15, s15
 7963 0ba6 17EE903A 		vmov	r3, s15	@ int
 7964              	.LVL785:
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7965              		.loc 1 1680 43 view .LVU2491
 7966 0baa 9BB2     		uxth	r3, r3
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7967              		.loc 1 1680 41 view .LVU2492
 7968 0bac 01EBC201 		add	r1, r1, r2, lsl #3
 7969              	.LVL786:
1680:Core/Src/main.c ****         if (g_trackEcho[track].delaySamples >= TRACK_FX_BUF_SAMPLES) g_trackEcho[track].delaySample
 7970              		.loc 1 1680 41 view .LVU2493
 7971 0bb0 4B80     		strh	r3, [r1, #2]	@ movhi
1681:Core/Src/main.c ****         g_trackEcho[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 7972              		.loc 1 1681 9 is_stmt 1 view .LVU2494
1681:Core/Src/main.c ****         g_trackEcho[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 7973              		.loc 1 1681 12 is_stmt 0 view .LVU2495
 7974 0bb2 B3F5007F 		cmp	r3, #512
 7975 0bb6 03D3     		bcc	.L613
1681:Core/Src/main.c ****         g_trackEcho[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 7976              		.loc 1 1681 70 is_stmt 1 discriminator 1 view .LVU2496
1681:Core/Src/main.c ****         g_trackEcho[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 7977              		.loc 1 1681 102 is_stmt 0 discriminator 1 view .LVU2497
 7978 0bb8 0B46     		mov	r3, r1
 7979 0bba 40F2FF11 		movw	r1, #511
 7980 0bbe 5980     		strh	r1, [r3, #2]	@ movhi
 7981              	.L613:
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7982              		.loc 1 1682 9 is_stmt 1 view .LVU2498
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7983              		.loc 1 1682 61 is_stmt 0 view .LVU2499
 7984 0bc0 DFED215A 		vldr.32	s11, .L946+68
 7985 0bc4 66EEA56A 		vmul.f32	s13, s13, s11
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 234


1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7986              		.loc 1 1682 71 view .LVU2500
 7987 0bc8 9FED216A 		vldr.32	s12, .L946+76
 7988 0bcc C6EE867A 		vdiv.f32	s15, s13, s12
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7989              		.loc 1 1682 41 view .LVU2501
 7990 0bd0 FCEEE77A 		vcvt.u32.f32	s15, s15
 7991 0bd4 17EE901A 		vmov	r1, s15	@ int
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7992              		.loc 1 1682 39 view .LVU2502
 7993 0bd8 194B     		ldr	r3, .L946+60
 7994              	.LVL787:
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7995              		.loc 1 1682 39 view .LVU2503
 7996 0bda 03EBC203 		add	r3, r3, r2, lsl #3
 7997              	.LVL788:
1682:Core/Src/main.c ****         g_trackEcho[track].mixQ8 = (uint8_t)((mix * 255.0f) / 100.0f);
 7998              		.loc 1 1682 39 view .LVU2504
 7999 0bde 1971     		strb	r1, [r3, #4]
1683:Core/Src/main.c ****       }
 8000              		.loc 1 1683 9 is_stmt 1 view .LVU2505
1683:Core/Src/main.c ****       }
 8001              		.loc 1 1683 51 is_stmt 0 view .LVU2506
 8002 0be0 27EE257A 		vmul.f32	s14, s14, s11
1683:Core/Src/main.c ****       }
 8003              		.loc 1 1683 61 view .LVU2507
 8004 0be4 C7EE067A 		vdiv.f32	s15, s14, s12
1683:Core/Src/main.c ****       }
 8005              		.loc 1 1683 36 view .LVU2508
 8006 0be8 FCEEE77A 		vcvt.u32.f32	s15, s15
 8007 0bec 17EE902A 		vmov	r2, s15	@ int
 8008              	.LVL789:
1683:Core/Src/main.c ****       }
 8009              		.loc 1 1683 34 view .LVU2509
 8010 0bf0 5A71     		strb	r2, [r3, #5]
 8011              	.LBE139:
1263:Core/Src/main.c **** 
 8012              		.loc 1 1263 11 view .LVU2510
 8013 0bf2 0126     		movs	r6, #1
 8014 0bf4 00F0A4BE 		b	.L426
 8015              	.LVL790:
 8016              	.L922:
 8017              	.LBB140:
1674:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8018              		.loc 1 1674 30 is_stmt 1 discriminator 1 view .LVU2511
1674:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8019              		.loc 1 1674 39 is_stmt 0 discriminator 1 view .LVU2512
 8020 0bf8 DFED036A 		vldr.32	s13, .L946+4
 8021 0bfc ADE7     		b	.L605
 8022              	.L923:
1676:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
 8023              		.loc 1 1676 25 is_stmt 1 discriminator 1 view .LVU2513
1676:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
 8024              		.loc 1 1676 29 is_stmt 0 discriminator 1 view .LVU2514
 8025 0bfe 9FED027A 		vldr.32	s14, .L946+4
 8026 0c02 BAE7     		b	.L609
 8027              	.L947:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 235


 8028              		.align	2
 8029              	.L946:
 8030 0c04 00000000 		.word	g_phaserFeedbackQ8
 8031 0c08 00000000 		.word	0
 8032 0c0c 00000000 		.word	g_masterCompEnabled
 8033 0c10 000070C2 		.word	-1032847360
 8034 0c14 00FEFF46 		.word	1191181824
 8035 0c18 00000000 		.word	g_masterCompThresholdQ15
 8036 0c1c 00000000 		.word	g_masterCompRatioQ8
 8037 0c20 00000043 		.word	1124073472
 8038 0c24 00000000 		.word	g_masterCompMakeupQ8
 8039 0c28 CDCCCC3D 		.word	1036831949
 8040 0c2c 00004843 		.word	1128792064
 8041 0c30 00007A44 		.word	1148846080
 8042 0c34 00000000 		.word	g_masterCompAttackK
 8043 0c38 0000FA44 		.word	1157234688
 8044 0c3c 00000000 		.word	g_masterCompReleaseK
 8045 0c40 00000000 		.word	g_trackEcho
 8046 0c44 00442C47 		.word	1194083328
 8047 0c48 00007F43 		.word	1132396544
 8048 0c4c CDCC4C3D 		.word	1028443341
 8049 0c50 0000C842 		.word	1120403456
 8050              	.LVL791:
 8051              	.L457:
1676:Core/Src/main.c ****         if (mix > 100.0f) mix = 100.0f;
 8052              		.loc 1 1676 29 discriminator 1 view .LVU2515
 8053              	.LBE140:
1688:Core/Src/main.c ****       {
 8054              		.loc 1 1688 7 is_stmt 1 view .LVU2516
1688:Core/Src/main.c ****       {
 8055              		.loc 1 1688 10 is_stmt 0 view .LVU2517
 8056 0c54 0F2A     		cmp	r2, #15
 8057 0c56 40F2FB86 		bls	.L780
 8058              	.LBB141:
1690:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8059              		.loc 1 1690 9 is_stmt 1 view .LVU2518
1690:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8060              		.loc 1 1690 32 is_stmt 0 view .LVU2519
 8061 0c5a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 8062              	.LVL792:
1690:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8063              		.loc 1 1690 17 view .LVU2520
 8064 0c5c 02F00F02 		and	r2, r2, #15
 8065              	.LVL793:
1691:Core/Src/main.c ****         float rate, depth, feedback;
 8066              		.loc 1 1691 9 is_stmt 1 view .LVU2521
1691:Core/Src/main.c ****         float rate, depth, feedback;
 8067              		.loc 1 1691 33 is_stmt 0 view .LVU2522
 8068 0c60 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
1691:Core/Src/main.c ****         float rate, depth, feedback;
 8069              		.loc 1 1691 17 view .LVU2523
 8070 0c62 03B1     		cbz	r3, .L614
1691:Core/Src/main.c ****         float rate, depth, feedback;
 8071              		.loc 1 1691 17 discriminator 1 view .LVU2524
 8072 0c64 0123     		movs	r3, #1
 8073              	.L614:
 8074              	.LVL794:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 236


1692:Core/Src/main.c ****         memcpy(&rate, &payload[4], sizeof(float));
 8075              		.loc 1 1692 9 is_stmt 1 view .LVU2525
1693:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
 8076              		.loc 1 1693 9 view .LVU2526
 8077 0c66 7E68     		ldr	r6, [r7, #4]	@ unaligned
 8078              	.LVL795:
1693:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
 8079              		.loc 1 1693 9 is_stmt 0 view .LVU2527
 8080 0c68 07EE906A 		vmov	s15, r6
1694:Core/Src/main.c ****         memcpy(&feedback, &payload[12], sizeof(float));
 8081              		.loc 1 1694 9 is_stmt 1 view .LVU2528
 8082 0c6c B868     		ldr	r0, [r7, #8]	@ unaligned
 8083 0c6e 06EE900A 		vmov	s13, r0
1695:Core/Src/main.c **** 
 8084              		.loc 1 1695 9 view .LVU2529
 8085 0c72 F968     		ldr	r1, [r7, #12]	@ unaligned
 8086              	.LVL796:
1695:Core/Src/main.c **** 
 8087              		.loc 1 1695 9 is_stmt 0 view .LVU2530
 8088 0c74 07EE101A 		vmov	s14, r1
1697:Core/Src/main.c ****         if (rate > 8.0f) rate = 8.0f;
 8089              		.loc 1 1697 9 is_stmt 1 view .LVU2531
1697:Core/Src/main.c ****         if (rate > 8.0f) rate = 8.0f;
 8090              		.loc 1 1697 12 is_stmt 0 view .LVU2532
 8091 0c78 1FED0C6A 		vldr.32	s12, .L946+72
 8092 0c7c F4EEC67A 		vcmpe.f32	s15, s12
 8093 0c80 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8094 0c84 01D5     		bpl	.L615
1697:Core/Src/main.c ****         if (rate > 8.0f) rate = 8.0f;
 8095              		.loc 1 1697 27 is_stmt 1 discriminator 1 view .LVU2533
1697:Core/Src/main.c ****         if (rate > 8.0f) rate = 8.0f;
 8096              		.loc 1 1697 32 is_stmt 0 discriminator 1 view .LVU2534
 8097 0c86 F0EE467A 		vmov.f32	s15, s12
 8098              	.L615:
1698:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 8099              		.loc 1 1698 9 is_stmt 1 view .LVU2535
1698:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 8100              		.loc 1 1698 12 is_stmt 0 view .LVU2536
 8101 0c8a B2EE006A 		vmov.f32	s12, #8.0e+0
 8102 0c8e F4EEC67A 		vcmpe.f32	s15, s12
 8103 0c92 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8104 0c96 01DD     		ble	.L617
1698:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 8105              		.loc 1 1698 26 is_stmt 1 discriminator 1 view .LVU2537
1698:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 8106              		.loc 1 1698 31 is_stmt 0 discriminator 1 view .LVU2538
 8107 0c98 F0EE467A 		vmov.f32	s15, s12
 8108              	.L617:
1699:Core/Src/main.c ****         if (depth > 100.0f) depth = 100.0f;
 8109              		.loc 1 1699 9 is_stmt 1 view .LVU2539
1699:Core/Src/main.c ****         if (depth > 100.0f) depth = 100.0f;
 8110              		.loc 1 1699 12 is_stmt 0 view .LVU2540
 8111 0c9c 06EE100A 		vmov	s12, r0
 8112 0ca0 B5EEC06A 		vcmpe.f32	s12, #0
 8113 0ca4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8114 0ca8 58D4     		bmi	.L924
 8115              	.L619:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 237


1700:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 8116              		.loc 1 1700 9 is_stmt 1 view .LVU2541
1700:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 8117              		.loc 1 1700 12 is_stmt 0 view .LVU2542
 8118 0caa 1FED176A 		vldr.32	s12, .L946+76
 8119 0cae F4EEC66A 		vcmpe.f32	s13, s12
 8120 0cb2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8121 0cb6 01DD     		ble	.L621
1700:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 8122              		.loc 1 1700 29 is_stmt 1 discriminator 1 view .LVU2543
1700:Core/Src/main.c ****         if (feedback < 0.0f) feedback = 0.0f;
 8123              		.loc 1 1700 35 is_stmt 0 discriminator 1 view .LVU2544
 8124 0cb8 F0EE466A 		vmov.f32	s13, s12
 8125              	.L621:
1701:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8126              		.loc 1 1701 9 is_stmt 1 view .LVU2545
1701:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8127              		.loc 1 1701 12 is_stmt 0 view .LVU2546
 8128 0cbc 06EE101A 		vmov	s12, r1
 8129 0cc0 B5EEC06A 		vcmpe.f32	s12, #0
 8130 0cc4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8131 0cc8 4BD4     		bmi	.L925
 8132              	.L623:
1702:Core/Src/main.c **** 
 8133              		.loc 1 1702 9 is_stmt 1 view .LVU2547
1702:Core/Src/main.c **** 
 8134              		.loc 1 1702 12 is_stmt 0 view .LVU2548
 8135 0cca 1FED1F6A 		vldr.32	s12, .L946+76
 8136 0cce B4EEC67A 		vcmpe.f32	s14, s12
 8137 0cd2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8138 0cd6 01DD     		ble	.L625
1702:Core/Src/main.c **** 
 8139              		.loc 1 1702 32 is_stmt 1 discriminator 1 view .LVU2549
1702:Core/Src/main.c **** 
 8140              		.loc 1 1702 41 is_stmt 0 discriminator 1 view .LVU2550
 8141 0cd8 B0EE467A 		vmov.f32	s14, s12
 8142              	.L625:
1704:Core/Src/main.c ****         g_trackFlanger[track].depthQ8 = (uint8_t)((depth * 255.0f) / 100.0f);
 8143              		.loc 1 1704 9 is_stmt 1 view .LVU2551
1704:Core/Src/main.c ****         g_trackFlanger[track].depthQ8 = (uint8_t)((depth * 255.0f) / 100.0f);
 8144              		.loc 1 1704 38 is_stmt 0 view .LVU2552
 8145 0cdc C349     		ldr	r1, .L948
 8146 0cde 02EB8206 		add	r6, r2, r2, lsl #2
 8147 0ce2 01EB4600 		add	r0, r1, r6, lsl #1
 8148 0ce6 01F81630 		strb	r3, [r1, r6, lsl #1]
1705:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 8149              		.loc 1 1705 9 is_stmt 1 view .LVU2553
1705:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 8150              		.loc 1 1705 58 is_stmt 0 view .LVU2554
 8151 0cea DFEDC15A 		vldr.32	s11, .L948+4
 8152 0cee 66EEA56A 		vmul.f32	s13, s13, s11
1705:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 8153              		.loc 1 1705 68 view .LVU2555
 8154 0cf2 9FEDC06A 		vldr.32	s12, .L948+8
 8155 0cf6 86EE865A 		vdiv.f32	s10, s13, s12
1705:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 8156              		.loc 1 1705 41 view .LVU2556
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 238


 8157 0cfa FCEEC56A 		vcvt.u32.f32	s13, s10
 8158 0cfe CDED016A 		vstr.32	s13, [sp, #4]	@ int
 8159 0d02 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
1705:Core/Src/main.c ****         g_trackFlanger[track].feedbackQ8 = (uint8_t)((feedback * 255.0f) / 100.0f);
 8160              		.loc 1 1705 39 view .LVU2557
 8161 0d06 4170     		strb	r1, [r0, #1]
1706:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
 8162              		.loc 1 1706 9 is_stmt 1 view .LVU2558
1706:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
 8163              		.loc 1 1706 64 is_stmt 0 view .LVU2559
 8164 0d08 27EE257A 		vmul.f32	s14, s14, s11
1706:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
 8165              		.loc 1 1706 74 view .LVU2560
 8166 0d0c C7EE066A 		vdiv.f32	s13, s14, s12
1706:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
 8167              		.loc 1 1706 44 view .LVU2561
 8168 0d10 BCEEE67A 		vcvt.u32.f32	s14, s13
 8169 0d14 17EE103A 		vmov	r3, s14	@ int
 8170              	.LVL797:
1706:Core/Src/main.c ****         g_trackFlanger[track].rateStep = (uint8_t)(1U + (uint32_t)(rate * 1.2f));
 8171              		.loc 1 1706 42 view .LVU2562
 8172 0d18 8370     		strb	r3, [r0, #2]
1707:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
 8173              		.loc 1 1707 9 is_stmt 1 view .LVU2563
1707:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
 8174              		.loc 1 1707 73 is_stmt 0 view .LVU2564
 8175 0d1a 9FEDB77A 		vldr.32	s14, .L948+12
 8176 0d1e 67EE877A 		vmul.f32	s15, s15, s14
1707:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
 8177              		.loc 1 1707 57 view .LVU2565
 8178 0d22 FCEEE77A 		vcvt.u32.f32	s15, s15
 8179 0d26 17EE903A 		vmov	r3, s15	@ int
1707:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
 8180              		.loc 1 1707 42 view .LVU2566
 8181 0d2a 0133     		adds	r3, r3, #1
 8182 0d2c DBB2     		uxtb	r3, r3
1707:Core/Src/main.c ****         if (g_trackFlanger[track].rateStep > 14U) g_trackFlanger[track].rateStep = 14U;
 8183              		.loc 1 1707 40 view .LVU2567
 8184 0d2e 0371     		strb	r3, [r0, #4]
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8185              		.loc 1 1708 9 is_stmt 1 view .LVU2568
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8186              		.loc 1 1708 12 is_stmt 0 view .LVU2569
 8187 0d30 0E2B     		cmp	r3, #14
 8188 0d32 04D9     		bls	.L627
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8189              		.loc 1 1708 51 is_stmt 1 discriminator 1 view .LVU2570
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8190              		.loc 1 1708 82 is_stmt 0 discriminator 1 view .LVU2571
 8191 0d34 AD4B     		ldr	r3, .L948
 8192              	.LVL798:
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8193              		.loc 1 1708 82 discriminator 1 view .LVU2572
 8194 0d36 03EB4603 		add	r3, r3, r6, lsl #1
 8195              	.LVL799:
1708:Core/Src/main.c ****         g_trackFlanger[track].mixQ8 = (uint8_t)(96U + (g_trackFlanger[track].depthQ8 / 2U));
 8196              		.loc 1 1708 82 discriminator 1 view .LVU2573
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 239


 8197 0d3a 0E20     		movs	r0, #14
 8198 0d3c 1871     		strb	r0, [r3, #4]
 8199              	.L627:
1709:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
 8200              		.loc 1 1709 9 is_stmt 1 view .LVU2574
1709:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
 8201              		.loc 1 1709 39 is_stmt 0 view .LVU2575
 8202 0d3e 4B08     		lsrs	r3, r1, #1
 8203 0d40 6033     		adds	r3, r3, #96
1709:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
 8204              		.loc 1 1709 37 view .LVU2576
 8205 0d42 02EB8200 		add	r0, r2, r2, lsl #2
 8206 0d46 A949     		ldr	r1, .L948
 8207              	.LVL800:
1709:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
 8208              		.loc 1 1709 37 view .LVU2577
 8209 0d48 01EB4001 		add	r1, r1, r0, lsl #1
 8210              	.LVL801:
1709:Core/Src/main.c ****         if (g_trackFlanger[track].mixQ8 > 220U) g_trackFlanger[track].mixQ8 = 220U;
 8211              		.loc 1 1709 37 view .LVU2578
 8212 0d4c CB70     		strb	r3, [r1, #3]
1710:Core/Src/main.c ****       }
 8213              		.loc 1 1710 9 is_stmt 1 view .LVU2579
1710:Core/Src/main.c ****       }
 8214              		.loc 1 1710 12 is_stmt 0 view .LVU2580
 8215 0d4e DC2B     		cmp	r3, #220
 8216 0d50 01D9     		bls	.L628
1710:Core/Src/main.c ****       }
 8217              		.loc 1 1710 49 is_stmt 1 discriminator 1 view .LVU2581
1710:Core/Src/main.c ****       }
 8218              		.loc 1 1710 77 is_stmt 0 discriminator 1 view .LVU2582
 8219 0d52 DC22     		movs	r2, #220
 8220              	.LVL802:
1710:Core/Src/main.c ****       }
 8221              		.loc 1 1710 77 discriminator 1 view .LVU2583
 8222 0d54 CA70     		strb	r2, [r1, #3]
 8223              	.L628:
 8224              	.LBE141:
1263:Core/Src/main.c **** 
 8225              		.loc 1 1263 11 view .LVU2584
 8226 0d56 0126     		movs	r6, #1
 8227              	.LVL803:
1263:Core/Src/main.c **** 
 8228              		.loc 1 1263 11 view .LVU2585
 8229 0d58 00F0F2BD 		b	.L426
 8230              	.LVL804:
 8231              	.L924:
 8232              	.LBB142:
1699:Core/Src/main.c ****         if (depth > 100.0f) depth = 100.0f;
 8233              		.loc 1 1699 27 is_stmt 1 discriminator 1 view .LVU2586
1699:Core/Src/main.c ****         if (depth > 100.0f) depth = 100.0f;
 8234              		.loc 1 1699 33 is_stmt 0 discriminator 1 view .LVU2587
 8235 0d5c DFEDA76A 		vldr.32	s13, .L948+16
 8236 0d60 A3E7     		b	.L619
 8237              	.L925:
1701:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8238              		.loc 1 1701 30 is_stmt 1 discriminator 1 view .LVU2588
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 240


1701:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8239              		.loc 1 1701 39 is_stmt 0 discriminator 1 view .LVU2589
 8240 0d62 9FEDA67A 		vldr.32	s14, .L948+16
 8241 0d66 B0E7     		b	.L623
 8242              	.LVL805:
 8243              	.L456:
1701:Core/Src/main.c ****         if (feedback > 100.0f) feedback = 100.0f;
 8244              		.loc 1 1701 39 discriminator 1 view .LVU2590
 8245              	.LBE142:
1715:Core/Src/main.c ****       {
 8246              		.loc 1 1715 7 is_stmt 1 view .LVU2591
1715:Core/Src/main.c ****       {
 8247              		.loc 1 1715 10 is_stmt 0 view .LVU2592
 8248 0d68 0B2A     		cmp	r2, #11
 8249 0d6a 40F27386 		bls	.L781
 8250              	.LBB143:
1717:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8251              		.loc 1 1717 9 is_stmt 1 view .LVU2593
1717:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8252              		.loc 1 1717 32 is_stmt 0 view .LVU2594
 8253 0d6e 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
1717:Core/Src/main.c ****         uint8_t active = payload[1] ? 1U : 0U;
 8254              		.loc 1 1717 17 view .LVU2595
 8255 0d70 06F00F06 		and	r6, r6, #15
 8256              	.LVL806:
1718:Core/Src/main.c ****         float thresholdDb, ratio;
 8257              		.loc 1 1718 9 is_stmt 1 view .LVU2596
1718:Core/Src/main.c ****         float thresholdDb, ratio;
 8258              		.loc 1 1718 33 is_stmt 0 view .LVU2597
 8259 0d74 91F80180 		ldrb	r8, [r1, #1]	@ zero_extendqisi2
1718:Core/Src/main.c ****         float thresholdDb, ratio;
 8260              		.loc 1 1718 17 view .LVU2598
 8261 0d78 B8F1000F 		cmp	r8, #0
 8262 0d7c 01D0     		beq	.L629
1718:Core/Src/main.c ****         float thresholdDb, ratio;
 8263              		.loc 1 1718 17 discriminator 1 view .LVU2599
 8264 0d7e 4FF00108 		mov	r8, #1
 8265              	.L629:
 8266              	.LVL807:
1719:Core/Src/main.c ****         memcpy(&thresholdDb, &payload[4], sizeof(float));
 8267              		.loc 1 1719 9 is_stmt 1 view .LVU2600
1720:Core/Src/main.c ****         memcpy(&ratio, &payload[8], sizeof(float));
 8268              		.loc 1 1720 9 view .LVU2601
 8269 0d82 7A68     		ldr	r2, [r7, #4]	@ unaligned
 8270              	.LVL808:
1720:Core/Src/main.c ****         memcpy(&ratio, &payload[8], sizeof(float));
 8271              		.loc 1 1720 9 is_stmt 0 view .LVU2602
 8272 0d84 07EE902A 		vmov	s15, r2
1721:Core/Src/main.c **** 
 8273              		.loc 1 1721 9 is_stmt 1 view .LVU2603
 8274 0d88 BB68     		ldr	r3, [r7, #8]	@ unaligned
 8275 0d8a 08EE103A 		vmov	s16, r3
1723:Core/Src/main.c ****         if (thresholdDb > 0.0f) thresholdDb = 0.0f;
 8276              		.loc 1 1723 9 view .LVU2604
1723:Core/Src/main.c ****         if (thresholdDb > 0.0f) thresholdDb = 0.0f;
 8277              		.loc 1 1723 12 is_stmt 0 view .LVU2605
 8278 0d8e 9FED9C7A 		vldr.32	s14, .L948+20
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 241


 8279 0d92 F4EEC77A 		vcmpe.f32	s15, s14
 8280 0d96 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8281 0d9a 01D5     		bpl	.L630
1723:Core/Src/main.c ****         if (thresholdDb > 0.0f) thresholdDb = 0.0f;
 8282              		.loc 1 1723 35 is_stmt 1 discriminator 1 view .LVU2606
1723:Core/Src/main.c ****         if (thresholdDb > 0.0f) thresholdDb = 0.0f;
 8283              		.loc 1 1723 47 is_stmt 0 discriminator 1 view .LVU2607
 8284 0d9c F0EE477A 		vmov.f32	s15, s14
 8285              	.L630:
1724:Core/Src/main.c ****         if (ratio < 1.0f) ratio = 1.0f;
 8286              		.loc 1 1724 9 is_stmt 1 view .LVU2608
1724:Core/Src/main.c ****         if (ratio < 1.0f) ratio = 1.0f;
 8287              		.loc 1 1724 12 is_stmt 0 view .LVU2609
 8288 0da0 F5EEC07A 		vcmpe.f32	s15, #0
 8289 0da4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8290 0da8 01DD     		ble	.L632
1724:Core/Src/main.c ****         if (ratio < 1.0f) ratio = 1.0f;
 8291              		.loc 1 1724 33 is_stmt 1 discriminator 1 view .LVU2610
1724:Core/Src/main.c ****         if (ratio < 1.0f) ratio = 1.0f;
 8292              		.loc 1 1724 45 is_stmt 0 discriminator 1 view .LVU2611
 8293 0daa DFED947A 		vldr.32	s15, .L948+16
 8294              	.L632:
1725:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
 8295              		.loc 1 1725 9 is_stmt 1 view .LVU2612
1725:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
 8296              		.loc 1 1725 12 is_stmt 0 view .LVU2613
 8297 0dae B7EE007A 		vmov.f32	s14, #1.0e+0
 8298 0db2 06EE903A 		vmov	s13, r3
 8299 0db6 F4EEC76A 		vcmpe.f32	s13, s14
 8300 0dba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8301 0dbe 36D4     		bmi	.L926
 8302              	.L634:
1726:Core/Src/main.c **** 
 8303              		.loc 1 1726 9 is_stmt 1 view .LVU2614
1726:Core/Src/main.c **** 
 8304              		.loc 1 1726 12 is_stmt 0 view .LVU2615
 8305 0dc0 B3EE047A 		vmov.f32	s14, #2.0e+1
 8306 0dc4 B4EEC78A 		vcmpe.f32	s16, s14
 8307 0dc8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8308 0dcc 01DD     		ble	.L636
1726:Core/Src/main.c **** 
 8309              		.loc 1 1726 28 is_stmt 1 discriminator 1 view .LVU2616
1726:Core/Src/main.c **** 
 8310              		.loc 1 1726 34 is_stmt 0 discriminator 1 view .LVU2617
 8311 0dce B0EE478A 		vmov.f32	s16, s14
 8312              	.L636:
1728:Core/Src/main.c ****         uint32_t thQ15 = (uint32_t)(thLin * 32767.0f);
 8313              		.loc 1 1728 9 is_stmt 1 view .LVU2618
1728:Core/Src/main.c ****         uint32_t thQ15 = (uint32_t)(thLin * 32767.0f);
 8314              		.loc 1 1728 23 is_stmt 0 view .LVU2619
 8315 0dd2 F3EE040A 		vmov.f32	s1, #2.0e+1
 8316 0dd6 C7EEA00A 		vdiv.f32	s1, s15, s1
 8317 0dda B2EE040A 		vmov.f32	s0, #1.0e+1
 8318 0dde FFF7FEFF 		bl	powf
 8319              	.LVL809:
1729:Core/Src/main.c ****         if (thQ15 > 32767U) thQ15 = 32767U;
 8320              		.loc 1 1729 9 is_stmt 1 view .LVU2620
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 242


1729:Core/Src/main.c ****         if (thQ15 > 32767U) thQ15 = 32767U;
 8321              		.loc 1 1729 43 is_stmt 0 view .LVU2621
 8322 0de2 DFED887A 		vldr.32	s15, .L948+24
 8323 0de6 60EE277A 		vmul.f32	s15, s0, s15
1729:Core/Src/main.c ****         if (thQ15 > 32767U) thQ15 = 32767U;
 8324              		.loc 1 1729 18 view .LVU2622
 8325 0dea FCEEE77A 		vcvt.u32.f32	s15, s15
 8326 0dee 17EE903A 		vmov	r3, s15	@ int
 8327              	.LVL810:
1730:Core/Src/main.c **** 
 8328              		.loc 1 1730 9 is_stmt 1 view .LVU2623
1730:Core/Src/main.c **** 
 8329              		.loc 1 1730 12 is_stmt 0 view .LVU2624
 8330 0df2 B3F5004F 		cmp	r3, #32768
 8331 0df6 01D3     		bcc	.L638
1730:Core/Src/main.c **** 
 8332              		.loc 1 1730 35 discriminator 1 view .LVU2625
 8333 0df8 47F6FF73 		movw	r3, #32767
 8334              	.LVL811:
 8335              	.L638:
1732:Core/Src/main.c ****         g_trackComp[track].thresholdQ15 = (uint16_t)thQ15;
 8336              		.loc 1 1732 9 is_stmt 1 view .LVU2626
1732:Core/Src/main.c ****         g_trackComp[track].thresholdQ15 = (uint16_t)thQ15;
 8337              		.loc 1 1732 35 is_stmt 0 view .LVU2627
 8338 0dfc 824A     		ldr	r2, .L948+28
 8339 0dfe 02F83680 		strb	r8, [r2, r6, lsl #3]
1733:Core/Src/main.c ****         g_trackComp[track].ratioQ8 = (uint8_t)(ratio * 16.0f);
 8340              		.loc 1 1733 9 is_stmt 1 view .LVU2628
1733:Core/Src/main.c ****         g_trackComp[track].ratioQ8 = (uint8_t)(ratio * 16.0f);
 8341              		.loc 1 1733 41 is_stmt 0 view .LVU2629
 8342 0e02 02EBC602 		add	r2, r2, r6, lsl #3
 8343 0e06 5380     		strh	r3, [r2, #2]	@ movhi
1734:Core/Src/main.c ****         if (g_trackComp[track].ratioQ8 < 16U) g_trackComp[track].ratioQ8 = 16U;
 8344              		.loc 1 1734 9 is_stmt 1 view .LVU2630
1734:Core/Src/main.c ****         if (g_trackComp[track].ratioQ8 < 16U) g_trackComp[track].ratioQ8 = 16U;
 8345              		.loc 1 1734 54 is_stmt 0 view .LVU2631
 8346 0e08 F3EE007A 		vmov.f32	s15, #1.6e+1
 8347 0e0c 28EE278A 		vmul.f32	s16, s16, s15
1734:Core/Src/main.c ****         if (g_trackComp[track].ratioQ8 < 16U) g_trackComp[track].ratioQ8 = 16U;
 8348              		.loc 1 1734 38 view .LVU2632
 8349 0e10 FCEEC87A 		vcvt.u32.f32	s15, s16
 8350 0e14 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 8351 0e18 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 8352              	.LVL812:
1734:Core/Src/main.c ****         if (g_trackComp[track].ratioQ8 < 16U) g_trackComp[track].ratioQ8 = 16U;
 8353              		.loc 1 1734 36 view .LVU2633
 8354 0e1c 1371     		strb	r3, [r2, #4]
1735:Core/Src/main.c ****       }
 8355              		.loc 1 1735 9 is_stmt 1 view .LVU2634
1735:Core/Src/main.c ****       }
 8356              		.loc 1 1735 12 is_stmt 0 view .LVU2635
 8357 0e1e 0F2B     		cmp	r3, #15
 8358 0e20 02D8     		bhi	.L639
1735:Core/Src/main.c ****       }
 8359              		.loc 1 1735 47 is_stmt 1 discriminator 1 view .LVU2636
1735:Core/Src/main.c ****       }
 8360              		.loc 1 1735 74 is_stmt 0 discriminator 1 view .LVU2637
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 243


 8361 0e22 1346     		mov	r3, r2
 8362 0e24 1022     		movs	r2, #16
 8363 0e26 1A71     		strb	r2, [r3, #4]
 8364              	.L639:
 8365              	.LBE143:
1263:Core/Src/main.c **** 
 8366              		.loc 1 1263 11 view .LVU2638
 8367 0e28 0126     		movs	r6, #1
 8368              	.LVL813:
1263:Core/Src/main.c **** 
 8369              		.loc 1 1263 11 view .LVU2639
 8370 0e2a 00F089BD 		b	.L426
 8371              	.LVL814:
 8372              	.L926:
 8373              	.LBB144:
1725:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
 8374              		.loc 1 1725 27 is_stmt 1 discriminator 1 view .LVU2640
1725:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
 8375              		.loc 1 1725 33 is_stmt 0 discriminator 1 view .LVU2641
 8376 0e2e B0EE478A 		vmov.f32	s16, s14
 8377 0e32 C5E7     		b	.L634
 8378              	.LVL815:
 8379              	.L455:
1725:Core/Src/main.c ****         if (ratio > 20.0f) ratio = 20.0f;
 8380              		.loc 1 1725 33 discriminator 1 view .LVU2642
 8381              	.LBE144:
1740:Core/Src/main.c ****       {
 8382              		.loc 1 1740 7 is_stmt 1 view .LVU2643
1740:Core/Src/main.c ****       {
 8383              		.loc 1 1740 10 is_stmt 0 view .LVU2644
 8384 0e34 12B9     		cbnz	r2, .L927
1263:Core/Src/main.c **** 
 8385              		.loc 1 1263 11 view .LVU2645
 8386 0e36 0126     		movs	r6, #1
 8387 0e38 00F082BD 		b	.L426
 8388              	.L927:
 8389              	.LBB145:
1742:Core/Src/main.c ****         ClearTrackLiveFx(track);
 8390              		.loc 1 1742 9 is_stmt 1 view .LVU2646
1742:Core/Src/main.c ****         ClearTrackLiveFx(track);
 8391              		.loc 1 1742 32 is_stmt 0 view .LVU2647
 8392 0e3c 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 8393              	.LVL816:
1743:Core/Src/main.c ****       }
 8394              		.loc 1 1743 9 is_stmt 1 view .LVU2648
 8395 0e3e 00F00F00 		and	r0, r0, #15
 8396              	.LVL817:
1743:Core/Src/main.c ****       }
 8397              		.loc 1 1743 9 is_stmt 0 view .LVU2649
 8398 0e42 FFF7FEFF 		bl	ClearTrackLiveFx
 8399              	.LVL818:
1743:Core/Src/main.c ****       }
 8400              		.loc 1 1743 9 view .LVU2650
 8401              	.LBE145:
1263:Core/Src/main.c **** 
 8402              		.loc 1 1263 11 view .LVU2651
 8403 0e46 0126     		movs	r6, #1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 244


 8404              	.LVL819:
1263:Core/Src/main.c **** 
 8405              		.loc 1 1263 11 view .LVU2652
 8406 0e48 00F07ABD 		b	.L426
 8407              	.LVL820:
 8408              	.L442:
1748:Core/Src/main.c ****       {
 8409              		.loc 1 1748 7 is_stmt 1 view .LVU2653
1748:Core/Src/main.c ****       {
 8410              		.loc 1 1748 10 is_stmt 0 view .LVU2654
 8411 0e4c 132A     		cmp	r2, #19
 8412 0e4e 40F20386 		bls	.L784
 8413              	.LBB146:
1750:Core/Src/main.c ****         uint8_t sourceTrack = payload[1] % NUM_INSTRUMENTS;
 8414              		.loc 1 1750 9 is_stmt 1 view .LVU2655
1750:Core/Src/main.c ****         uint8_t sourceTrack = payload[1] % NUM_INSTRUMENTS;
 8415              		.loc 1 1750 33 is_stmt 0 view .LVU2656
 8416 0e52 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
1750:Core/Src/main.c ****         uint8_t sourceTrack = payload[1] % NUM_INSTRUMENTS;
 8417              		.loc 1 1750 17 view .LVU2657
 8418 0e54 00B1     		cbz	r0, .L640
1750:Core/Src/main.c ****         uint8_t sourceTrack = payload[1] % NUM_INSTRUMENTS;
 8419              		.loc 1 1750 17 discriminator 1 view .LVU2658
 8420 0e56 0120     		movs	r0, #1
 8421              	.L640:
 8422              	.LVL821:
1751:Core/Src/main.c ****         uint16_t destMask = (uint16_t)(payload[2] | (payload[3] << 8));
 8423              		.loc 1 1751 9 is_stmt 1 view .LVU2659
1751:Core/Src/main.c ****         uint16_t destMask = (uint16_t)(payload[2] | (payload[3] << 8));
 8424              		.loc 1 1751 38 is_stmt 0 view .LVU2660
 8425 0e58 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 8426              	.LVL822:
1751:Core/Src/main.c ****         uint16_t destMask = (uint16_t)(payload[2] | (payload[3] << 8));
 8427              		.loc 1 1751 17 view .LVU2661
 8428 0e5a 01F00F01 		and	r1, r1, #15
 8429              	.LVL823:
1752:Core/Src/main.c ****         float amount, attackMs, releaseMs, knee;
 8430              		.loc 1 1752 9 is_stmt 1 view .LVU2662
1752:Core/Src/main.c ****         float amount, attackMs, releaseMs, knee;
 8431              		.loc 1 1752 47 is_stmt 0 view .LVU2663
 8432 0e5e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
1752:Core/Src/main.c ****         float amount, attackMs, releaseMs, knee;
 8433              		.loc 1 1752 61 view .LVU2664
 8434 0e60 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 8435              	.LVL824:
1752:Core/Src/main.c ****         float amount, attackMs, releaseMs, knee;
 8436              		.loc 1 1752 18 view .LVU2665
 8437 0e62 43EA0223 		orr	r3, r3, r2, lsl #8
 8438              	.LVL825:
1753:Core/Src/main.c ****         memcpy(&amount, &payload[4], sizeof(float));
 8439              		.loc 1 1753 9 is_stmt 1 view .LVU2666
1754:Core/Src/main.c ****         memcpy(&attackMs, &payload[8], sizeof(float));
 8440              		.loc 1 1754 9 view .LVU2667
 8441 0e66 D7F804C0 		ldr	ip, [r7, #4]	@ unaligned
 8442 0e6a 07EE90CA 		vmov	s15, ip
1755:Core/Src/main.c ****         memcpy(&releaseMs, &payload[12], sizeof(float));
 8443              		.loc 1 1755 9 view .LVU2668
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 245


 8444 0e6e BE68     		ldr	r6, [r7, #8]	@ unaligned
 8445              	.LVL826:
1755:Core/Src/main.c ****         memcpy(&releaseMs, &payload[12], sizeof(float));
 8446              		.loc 1 1755 9 is_stmt 0 view .LVU2669
 8447 0e70 06EE906A 		vmov	s13, r6
1756:Core/Src/main.c ****         memcpy(&knee, &payload[16], sizeof(float));
 8448              		.loc 1 1756 9 is_stmt 1 view .LVU2670
 8449 0e74 FA68     		ldr	r2, [r7, #12]	@ unaligned
 8450 0e76 07EE102A 		vmov	s14, r2
1757:Core/Src/main.c **** 
 8451              		.loc 1 1757 9 view .LVU2671
1759:Core/Src/main.c ****         if (amount > 1.0f) amount = 1.0f;
 8452              		.loc 1 1759 9 view .LVU2672
1759:Core/Src/main.c ****         if (amount > 1.0f) amount = 1.0f;
 8453              		.loc 1 1759 12 is_stmt 0 view .LVU2673
 8454 0e7a F5EEC07A 		vcmpe.f32	s15, #0
 8455 0e7e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8456 0e82 50D4     		bmi	.L928
 8457              	.L641:
1760:Core/Src/main.c ****         if (attackMs < 0.2f) attackMs = 0.2f;
 8458              		.loc 1 1760 9 is_stmt 1 view .LVU2674
1760:Core/Src/main.c ****         if (attackMs < 0.2f) attackMs = 0.2f;
 8459              		.loc 1 1760 12 is_stmt 0 view .LVU2675
 8460 0e84 B7EE006A 		vmov.f32	s12, #1.0e+0
 8461 0e88 F4EEC67A 		vcmpe.f32	s15, s12
 8462 0e8c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8463 0e90 01DD     		ble	.L643
1760:Core/Src/main.c ****         if (attackMs < 0.2f) attackMs = 0.2f;
 8464              		.loc 1 1760 28 is_stmt 1 discriminator 1 view .LVU2676
1760:Core/Src/main.c ****         if (attackMs < 0.2f) attackMs = 0.2f;
 8465              		.loc 1 1760 35 is_stmt 0 discriminator 1 view .LVU2677
 8466 0e92 F0EE467A 		vmov.f32	s15, s12
 8467              	.L643:
1761:Core/Src/main.c ****         if (attackMs > 80.0f) attackMs = 80.0f;
 8468              		.loc 1 1761 9 is_stmt 1 view .LVU2678
1761:Core/Src/main.c ****         if (attackMs > 80.0f) attackMs = 80.0f;
 8469              		.loc 1 1761 12 is_stmt 0 view .LVU2679
 8470 0e96 9FED5D6A 		vldr.32	s12, .L948+32
 8471 0e9a 05EE906A 		vmov	s11, r6
 8472 0e9e F4EEC65A 		vcmpe.f32	s11, s12
 8473 0ea2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8474 0ea6 01D5     		bpl	.L645
1761:Core/Src/main.c ****         if (attackMs > 80.0f) attackMs = 80.0f;
 8475              		.loc 1 1761 30 is_stmt 1 discriminator 1 view .LVU2680
1761:Core/Src/main.c ****         if (attackMs > 80.0f) attackMs = 80.0f;
 8476              		.loc 1 1761 39 is_stmt 0 discriminator 1 view .LVU2681
 8477 0ea8 F0EE466A 		vmov.f32	s13, s12
 8478              	.L645:
1762:Core/Src/main.c ****         if (releaseMs < 10.0f) releaseMs = 10.0f;
 8479              		.loc 1 1762 9 is_stmt 1 view .LVU2682
1762:Core/Src/main.c ****         if (releaseMs < 10.0f) releaseMs = 10.0f;
 8480              		.loc 1 1762 12 is_stmt 0 view .LVU2683
 8481 0eac 9FED586A 		vldr.32	s12, .L948+36
 8482 0eb0 F4EEC66A 		vcmpe.f32	s13, s12
 8483 0eb4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8484 0eb8 01DD     		ble	.L647
1762:Core/Src/main.c ****         if (releaseMs < 10.0f) releaseMs = 10.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 246


 8485              		.loc 1 1762 31 is_stmt 1 discriminator 1 view .LVU2684
1762:Core/Src/main.c ****         if (releaseMs < 10.0f) releaseMs = 10.0f;
 8486              		.loc 1 1762 40 is_stmt 0 discriminator 1 view .LVU2685
 8487 0eba F0EE466A 		vmov.f32	s13, s12
 8488              	.L647:
1763:Core/Src/main.c ****         if (releaseMs > 1200.0f) releaseMs = 1200.0f;
 8489              		.loc 1 1763 9 is_stmt 1 view .LVU2686
1763:Core/Src/main.c ****         if (releaseMs > 1200.0f) releaseMs = 1200.0f;
 8490              		.loc 1 1763 12 is_stmt 0 view .LVU2687
 8491 0ebe B2EE046A 		vmov.f32	s12, #1.0e+1
 8492 0ec2 05EE902A 		vmov	s11, r2
 8493 0ec6 F4EEC65A 		vcmpe.f32	s11, s12
 8494 0eca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8495 0ece 01D5     		bpl	.L649
1763:Core/Src/main.c ****         if (releaseMs > 1200.0f) releaseMs = 1200.0f;
 8496              		.loc 1 1763 32 is_stmt 1 discriminator 1 view .LVU2688
1763:Core/Src/main.c ****         if (releaseMs > 1200.0f) releaseMs = 1200.0f;
 8497              		.loc 1 1763 42 is_stmt 0 discriminator 1 view .LVU2689
 8498 0ed0 B0EE467A 		vmov.f32	s14, s12
 8499              	.L649:
1764:Core/Src/main.c ****         (void)knee;
 8500              		.loc 1 1764 9 is_stmt 1 view .LVU2690
1764:Core/Src/main.c ****         (void)knee;
 8501              		.loc 1 1764 12 is_stmt 0 view .LVU2691
 8502 0ed4 9FED4F6A 		vldr.32	s12, .L948+40
 8503 0ed8 B4EEC67A 		vcmpe.f32	s14, s12
 8504 0edc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8505 0ee0 01DD     		ble	.L651
1764:Core/Src/main.c ****         (void)knee;
 8506              		.loc 1 1764 34 is_stmt 1 discriminator 1 view .LVU2692
1764:Core/Src/main.c ****         (void)knee;
 8507              		.loc 1 1764 44 is_stmt 0 discriminator 1 view .LVU2693
 8508 0ee2 B0EE467A 		vmov.f32	s14, s12
 8509              	.L651:
1765:Core/Src/main.c **** 
 8510              		.loc 1 1765 9 is_stmt 1 view .LVU2694
1767:Core/Src/main.c ****         g_sidechain.sourceTrack = sourceTrack;
 8511              		.loc 1 1767 9 view .LVU2695
1767:Core/Src/main.c ****         g_sidechain.sourceTrack = sourceTrack;
 8512              		.loc 1 1767 28 is_stmt 0 view .LVU2696
 8513 0ee6 4C4A     		ldr	r2, .L948+44
 8514 0ee8 1070     		strb	r0, [r2]
1768:Core/Src/main.c ****         g_sidechain.destinationMask = destMask;
 8515              		.loc 1 1768 9 is_stmt 1 view .LVU2697
1768:Core/Src/main.c ****         g_sidechain.destinationMask = destMask;
 8516              		.loc 1 1768 33 is_stmt 0 view .LVU2698
 8517 0eea 5170     		strb	r1, [r2, #1]
1769:Core/Src/main.c ****         g_sidechain.amountQ8 = (uint8_t)(amount * 255.0f);
 8518              		.loc 1 1769 9 is_stmt 1 view .LVU2699
1769:Core/Src/main.c ****         g_sidechain.amountQ8 = (uint8_t)(amount * 255.0f);
 8519              		.loc 1 1769 37 is_stmt 0 view .LVU2700
 8520 0eec 5380     		strh	r3, [r2, #2]	@ movhi
1770:Core/Src/main.c **** 
 8521              		.loc 1 1770 9 is_stmt 1 view .LVU2701
1770:Core/Src/main.c **** 
 8522              		.loc 1 1770 49 is_stmt 0 view .LVU2702
 8523 0eee 9FED406A 		vldr.32	s12, .L948+4
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 247


 8524 0ef2 67EE867A 		vmul.f32	s15, s15, s12
1770:Core/Src/main.c **** 
 8525              		.loc 1 1770 32 view .LVU2703
 8526 0ef6 FCEEE77A 		vcvt.u32.f32	s15, s15
 8527 0efa 17EE903A 		vmov	r3, s15	@ int
 8528              	.LVL827:
1770:Core/Src/main.c **** 
 8529              		.loc 1 1770 30 view .LVU2704
 8530 0efe 1371     		strb	r3, [r2, #4]
1772:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 8531              		.loc 1 1772 9 is_stmt 1 view .LVU2705
1772:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 8532              		.loc 1 1772 43 is_stmt 0 view .LVU2706
 8533 0f00 9FED466A 		vldr.32	s12, .L948+48
 8534 0f04 C6EE267A 		vdiv.f32	s15, s12, s13
1772:Core/Src/main.c ****         uint32_t rel = (uint32_t)(1000.0f / releaseMs);
 8535              		.loc 1 1772 18 view .LVU2707
 8536 0f08 FCEEE77A 		vcvt.u32.f32	s15, s15
 8537 0f0c 17EE902A 		vmov	r2, s15	@ int
 8538              	.LVL828:
1773:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 8539              		.loc 1 1773 9 is_stmt 1 view .LVU2708
1773:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 8540              		.loc 1 1773 43 is_stmt 0 view .LVU2709
 8541 0f10 C6EE077A 		vdiv.f32	s15, s12, s14
1773:Core/Src/main.c ****         if (atk < 1U) atk = 1U;
 8542              		.loc 1 1773 18 view .LVU2710
 8543 0f14 FCEEE77A 		vcvt.u32.f32	s15, s15
 8544 0f18 17EE903A 		vmov	r3, s15	@ int
 8545              	.LVL829:
1774:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 8546              		.loc 1 1774 9 is_stmt 1 view .LVU2711
1774:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 8547              		.loc 1 1774 12 is_stmt 0 view .LVU2712
 8548 0f1c 32B1     		cbz	r2, .L785
1775:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 8549              		.loc 1 1775 9 is_stmt 1 view .LVU2713
1775:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 8550              		.loc 1 1775 12 is_stmt 0 view .LVU2714
 8551 0f1e FF2A     		cmp	r2, #255
 8552 0f20 05D9     		bls	.L653
1775:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 8553              		.loc 1 1775 29 discriminator 1 view .LVU2715
 8554 0f22 FF22     		movs	r2, #255
 8555              	.LVL830:
1775:Core/Src/main.c ****         if (rel < 1U) rel = 1U;
 8556              		.loc 1 1775 29 discriminator 1 view .LVU2716
 8557 0f24 03E0     		b	.L653
 8558              	.LVL831:
 8559              	.L928:
1759:Core/Src/main.c ****         if (amount > 1.0f) amount = 1.0f;
 8560              		.loc 1 1759 28 is_stmt 1 discriminator 1 view .LVU2717
1759:Core/Src/main.c ****         if (amount > 1.0f) amount = 1.0f;
 8561              		.loc 1 1759 35 is_stmt 0 discriminator 1 view .LVU2718
 8562 0f26 DFED357A 		vldr.32	s15, .L948+16
 8563 0f2a ABE7     		b	.L641
 8564              	.LVL832:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 248


 8565              	.L785:
1774:Core/Src/main.c ****         if (atk > 255U) atk = 255U;
 8566              		.loc 1 1774 27 discriminator 1 view .LVU2719
 8567 0f2c 0122     		movs	r2, #1
 8568              	.LVL833:
 8569              	.L653:
1776:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 8570              		.loc 1 1776 9 is_stmt 1 view .LVU2720
1776:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 8571              		.loc 1 1776 12 is_stmt 0 view .LVU2721
 8572 0f2e 1BB1     		cbz	r3, .L787
1777:Core/Src/main.c ****         g_sidechain.attackK = (uint8_t)atk;
 8573              		.loc 1 1777 9 is_stmt 1 view .LVU2722
1777:Core/Src/main.c ****         g_sidechain.attackK = (uint8_t)atk;
 8574              		.loc 1 1777 12 is_stmt 0 view .LVU2723
 8575 0f30 FF2B     		cmp	r3, #255
 8576 0f32 02D9     		bls	.L654
1777:Core/Src/main.c ****         g_sidechain.attackK = (uint8_t)atk;
 8577              		.loc 1 1777 29 discriminator 1 view .LVU2724
 8578 0f34 FF23     		movs	r3, #255
 8579              	.LVL834:
1777:Core/Src/main.c ****         g_sidechain.attackK = (uint8_t)atk;
 8580              		.loc 1 1777 29 discriminator 1 view .LVU2725
 8581 0f36 00E0     		b	.L654
 8582              	.LVL835:
 8583              	.L787:
1776:Core/Src/main.c ****         if (rel > 255U) rel = 255U;
 8584              		.loc 1 1776 27 discriminator 1 view .LVU2726
 8585 0f38 0123     		movs	r3, #1
 8586              	.LVL836:
 8587              	.L654:
1778:Core/Src/main.c ****         g_sidechain.releaseK = (uint8_t)rel;
 8588              		.loc 1 1778 9 is_stmt 1 view .LVU2727
1778:Core/Src/main.c ****         g_sidechain.releaseK = (uint8_t)rel;
 8589              		.loc 1 1778 29 is_stmt 0 view .LVU2728
 8590 0f3a 3749     		ldr	r1, .L948+44
 8591              	.LVL837:
1778:Core/Src/main.c ****         g_sidechain.releaseK = (uint8_t)rel;
 8592              		.loc 1 1778 29 view .LVU2729
 8593 0f3c 4A71     		strb	r2, [r1, #5]
1779:Core/Src/main.c ****       }
 8594              		.loc 1 1779 9 is_stmt 1 view .LVU2730
1779:Core/Src/main.c ****       }
 8595              		.loc 1 1779 30 is_stmt 0 view .LVU2731
 8596 0f3e 8B71     		strb	r3, [r1, #6]
 8597              	.LBE146:
1263:Core/Src/main.c **** 
 8598              		.loc 1 1263 11 view .LVU2732
 8599 0f40 0126     		movs	r6, #1
 8600 0f42 00F0FDBC 		b	.L426
 8601              	.LVL838:
 8602              	.L441:
1784:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
 8603              		.loc 1 1784 7 is_stmt 1 view .LVU2733
1784:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
 8604              		.loc 1 1784 26 is_stmt 0 view .LVU2734
 8605 0f46 344B     		ldr	r3, .L948+44
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 249


 8606 0f48 0022     		movs	r2, #0
 8607              	.LVL839:
1784:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
 8608              		.loc 1 1784 26 view .LVU2735
 8609 0f4a 1A70     		strb	r2, [r3]
1785:Core/Src/main.c ****       break;
 8610              		.loc 1 1785 7 is_stmt 1 view .LVU2736
1785:Core/Src/main.c ****       break;
 8611              		.loc 1 1785 26 is_stmt 0 view .LVU2737
 8612 0f4c 1A81     		strh	r2, [r3, #8]	@ movhi
1786:Core/Src/main.c **** 
 8613              		.loc 1 1786 7 is_stmt 1 view .LVU2738
1263:Core/Src/main.c **** 
 8614              		.loc 1 1263 11 is_stmt 0 view .LVU2739
 8615 0f4e 0126     		movs	r6, #1
 8616              	.LVL840:
1786:Core/Src/main.c **** 
 8617              		.loc 1 1786 7 view .LVU2740
 8618 0f50 00F0F6BC 		b	.L426
 8619              	.LVL841:
 8620              	.L494:
1789:Core/Src/main.c ****       {
 8621              		.loc 1 1789 7 is_stmt 1 view .LVU2741
1789:Core/Src/main.c ****       {
 8622              		.loc 1 1789 22 is_stmt 0 view .LVU2742
 8623 0f54 304B     		ldr	r3, .L948+44
 8624 0f56 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1789:Core/Src/main.c ****       {
 8625              		.loc 1 1789 10 view .LVU2743
 8626 0f58 002B     		cmp	r3, #0
 8627 0f5a 00F07F85 		beq	.L789
1789:Core/Src/main.c ****       {
 8628              		.loc 1 1789 30 discriminator 1 view .LVU2744
 8629 0f5e 012A     		cmp	r2, #1
 8630 0f60 40F27E85 		bls	.L790
 8631              	.LBB147:
1791:Core/Src/main.c ****         if (src == g_sidechain.sourceTrack)
 8632              		.loc 1 1791 9 is_stmt 1 view .LVU2745
1791:Core/Src/main.c ****         if (src == g_sidechain.sourceTrack)
 8633              		.loc 1 1791 30 is_stmt 0 view .LVU2746
 8634 0f64 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1791:Core/Src/main.c ****         if (src == g_sidechain.sourceTrack)
 8635              		.loc 1 1791 17 view .LVU2747
 8636 0f66 03F00F03 		and	r3, r3, #15
 8637              	.LVL842:
1792:Core/Src/main.c ****         {
 8638              		.loc 1 1792 9 is_stmt 1 view .LVU2748
1792:Core/Src/main.c ****         {
 8639              		.loc 1 1792 31 is_stmt 0 view .LVU2749
 8640 0f6a 2B4A     		ldr	r2, .L948+44
 8641              	.LVL843:
1792:Core/Src/main.c ****         {
 8642              		.loc 1 1792 31 view .LVU2750
 8643 0f6c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
1792:Core/Src/main.c ****         {
 8644              		.loc 1 1792 12 view .LVU2751
 8645 0f6e 9A42     		cmp	r2, r3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 250


 8646 0f70 02D0     		beq	.L929
 8647              	.LBE147:
1263:Core/Src/main.c **** 
 8648              		.loc 1 1263 11 view .LVU2752
 8649 0f72 0126     		movs	r6, #1
 8650              	.LVL844:
1263:Core/Src/main.c **** 
 8651              		.loc 1 1263 11 view .LVU2753
 8652 0f74 00F0E4BC 		b	.L426
 8653              	.L929:
 8654              	.LBB149:
 8655              	.LBB148:
1794:Core/Src/main.c ****           uint16_t trg = (uint16_t)(vel * 258U);
 8656              		.loc 1 1794 11 is_stmt 1 view .LVU2754
1794:Core/Src/main.c ****           uint16_t trg = (uint16_t)(vel * 258U);
 8657              		.loc 1 1794 19 is_stmt 0 view .LVU2755
 8658 0f78 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 8659              	.LVL845:
1795:Core/Src/main.c ****           if (trg > g_sidechain.envQ15) g_sidechain.envQ15 = trg;
 8660              		.loc 1 1795 11 is_stmt 1 view .LVU2756
1795:Core/Src/main.c ****           if (trg > g_sidechain.envQ15) g_sidechain.envQ15 = trg;
 8661              		.loc 1 1795 20 is_stmt 0 view .LVU2757
 8662 0f7a 03EBC313 		add	r3, r3, r3, lsl #7
 8663              	.LVL846:
1795:Core/Src/main.c ****           if (trg > g_sidechain.envQ15) g_sidechain.envQ15 = trg;
 8664              		.loc 1 1795 20 view .LVU2758
 8665 0f7e 5B00     		lsls	r3, r3, #1
 8666 0f80 9BB2     		uxth	r3, r3
 8667              	.LVL847:
1796:Core/Src/main.c ****         }
 8668              		.loc 1 1796 11 is_stmt 1 view .LVU2759
1796:Core/Src/main.c ****         }
 8669              		.loc 1 1796 32 is_stmt 0 view .LVU2760
 8670 0f82 254A     		ldr	r2, .L948+44
 8671 0f84 1289     		ldrh	r2, [r2, #8]
1796:Core/Src/main.c ****         }
 8672              		.loc 1 1796 14 view .LVU2761
 8673 0f86 9A42     		cmp	r2, r3
 8674 0f88 80F06C85 		bcs	.L792
1796:Core/Src/main.c ****         }
 8675              		.loc 1 1796 41 is_stmt 1 discriminator 1 view .LVU2762
1796:Core/Src/main.c ****         }
 8676              		.loc 1 1796 60 is_stmt 0 discriminator 1 view .LVU2763
 8677 0f8c 224A     		ldr	r2, .L948+44
 8678 0f8e 1381     		strh	r3, [r2, #8]	@ movhi
 8679              	.LBE148:
 8680              	.LBE149:
1263:Core/Src/main.c **** 
 8681              		.loc 1 1263 11 view .LVU2764
 8682 0f90 0126     		movs	r6, #1
 8683 0f92 00F0D5BC 		b	.L426
 8684              	.LVL848:
 8685              	.L440:
1802:Core/Src/main.c ****       {
 8686              		.loc 1 1802 7 is_stmt 1 view .LVU2765
1802:Core/Src/main.c ****       {
 8687              		.loc 1 1802 10 is_stmt 0 view .LVU2766
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 251


 8688 0f96 0B2A     		cmp	r2, #11
 8689 0f98 40F26685 		bls	.L793
 8690              	.LBB150:
1804:Core/Src/main.c ****         uint32_t totalBytes = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (pay
 8691              		.loc 1 1804 9 is_stmt 1 view .LVU2767
1804:Core/Src/main.c ****         uint32_t totalBytes = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (pay
 8692              		.loc 1 1804 30 is_stmt 0 view .LVU2768
 8693 0f9c 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 8694              	.LVL849:
1804:Core/Src/main.c ****         uint32_t totalBytes = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (pay
 8695              		.loc 1 1804 17 view .LVU2769
 8696 0f9e 01F00F01 		and	r1, r1, #15
 8697              	.LVL850:
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8698              		.loc 1 1805 9 is_stmt 1 view .LVU2770
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8699              		.loc 1 1805 49 is_stmt 0 view .LVU2771
 8700 0fa2 3A79     		ldrb	r2, [r7, #4]	@ zero_extendqisi2
 8701              	.LVL851:
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8702              		.loc 1 1805 63 view .LVU2772
 8703 0fa4 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8704              		.loc 1 1805 53 view .LVU2773
 8705 0fa6 42EA0322 		orr	r2, r2, r3, lsl #8
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8706              		.loc 1 1805 83 view .LVU2774
 8707 0faa BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8708              		.loc 1 1805 73 view .LVU2775
 8709 0fac 42EA0342 		orr	r2, r2, r3, lsl #16
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8710              		.loc 1 1805 104 view .LVU2776
 8711 0fb0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1805:Core/Src/main.c ****         uint32_t maxBytes = MAX_SAMPLE_FRAMES * 2U;
 8712              		.loc 1 1805 94 view .LVU2777
 8713 0fb2 42EA0362 		orr	r2, r2, r3, lsl #24
 8714              	.LVL852:
1806:Core/Src/main.c ****         if (totalBytes > maxBytes) totalBytes = maxBytes;
 8715              		.loc 1 1806 9 is_stmt 1 view .LVU2778
1807:Core/Src/main.c **** 
 8716              		.loc 1 1807 9 view .LVU2779
1807:Core/Src/main.c **** 
 8717              		.loc 1 1807 12 is_stmt 0 view .LVU2780
 8718 0fb6 41F27073 		movw	r3, #6000
 8719 0fba 9A42     		cmp	r2, r3
 8720 0fbc 00D9     		bls	.L655
1807:Core/Src/main.c **** 
 8721              		.loc 1 1807 47 discriminator 1 view .LVU2781
 8722 0fbe 1A46     		mov	r2, r3
 8723              	.LVL853:
 8724              	.L655:
1809:Core/Src/main.c ****         g_sampleUpload.inst = pad;
 8725              		.loc 1 1809 9 is_stmt 1 view .LVU2782
1809:Core/Src/main.c ****         g_sampleUpload.inst = pad;
 8726              		.loc 1 1809 31 is_stmt 0 view .LVU2783
 8727 0fc0 1748     		ldr	r0, .L948+52
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 252


 8728 0fc2 0123     		movs	r3, #1
 8729 0fc4 0370     		strb	r3, [r0]
1810:Core/Src/main.c ****         g_sampleUpload.totalBytes = totalBytes;
 8730              		.loc 1 1810 9 is_stmt 1 view .LVU2784
1810:Core/Src/main.c ****         g_sampleUpload.totalBytes = totalBytes;
 8731              		.loc 1 1810 29 is_stmt 0 view .LVU2785
 8732 0fc6 4170     		strb	r1, [r0, #1]
1811:Core/Src/main.c ****         g_sampleUpload.receivedBytes = 0U;
 8733              		.loc 1 1811 9 is_stmt 1 view .LVU2786
1811:Core/Src/main.c ****         g_sampleUpload.receivedBytes = 0U;
 8734              		.loc 1 1811 35 is_stmt 0 view .LVU2787
 8735 0fc8 4260     		str	r2, [r0, #4]
1812:Core/Src/main.c ****         g_samples[pad].length = 0U;
 8736              		.loc 1 1812 9 is_stmt 1 view .LVU2788
1812:Core/Src/main.c ****         g_samples[pad].length = 0U;
 8737              		.loc 1 1812 38 is_stmt 0 view .LVU2789
 8738 0fca 0026     		movs	r6, #0
 8739              	.LVL854:
1812:Core/Src/main.c ****         g_samples[pad].length = 0U;
 8740              		.loc 1 1812 38 view .LVU2790
 8741 0fcc 8660     		str	r6, [r0, #8]
1813:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 8742              		.loc 1 1813 9 is_stmt 1 view .LVU2791
1813:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 8743              		.loc 1 1813 31 is_stmt 0 view .LVU2792
 8744 0fce 154A     		ldr	r2, .L948+56
 8745              	.LVL855:
1813:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 8746              		.loc 1 1813 31 view .LVU2793
 8747 0fd0 41F27870 		movw	r0, #6008
 8748 0fd4 00FB0122 		mla	r2, r0, r1, r2
 8749 0fd8 41F27071 		movw	r1, #6000
 8750              	.LVL856:
1813:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 8751              		.loc 1 1813 31 view .LVU2794
 8752 0fdc 5650     		str	r6, [r2, r1]
 8753              	.LVL857:
1814:Core/Src/main.c ****       }
 8754              		.loc 1 1814 9 is_stmt 1 view .LVU2795
1814:Core/Src/main.c ****       }
 8755              		.loc 1 1814 31 is_stmt 0 view .LVU2796
 8756 0fde 41F27471 		movw	r1, #6004
 8757 0fe2 5654     		strb	r6, [r2, r1]
 8758              	.LBE150:
1263:Core/Src/main.c **** 
 8759              		.loc 1 1263 11 view .LVU2797
 8760 0fe4 1E46     		mov	r6, r3
 8761 0fe6 00F0ABBC 		b	.L426
 8762              	.L949:
 8763 0fea 00BF     		.align	2
 8764              	.L948:
 8765 0fec 00000000 		.word	g_trackFlanger
 8766 0ff0 00007F43 		.word	1132396544
 8767 0ff4 0000C842 		.word	1120403456
 8768 0ff8 9A99993F 		.word	1067030938
 8769 0ffc 00000000 		.word	0
 8770 1000 000070C2 		.word	-1032847360
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 253


 8771 1004 00FEFF46 		.word	1191181824
 8772 1008 00000000 		.word	g_trackComp
 8773 100c CDCC4C3E 		.word	1045220557
 8774 1010 0000A042 		.word	1117782016
 8775 1014 00009644 		.word	1150681088
 8776 1018 00000000 		.word	g_sidechain
 8777 101c 00007A44 		.word	1148846080
 8778 1020 00000000 		.word	g_sampleUpload
 8779 1024 00000000 		.word	g_samples
 8780              	.LVL858:
 8781              	.L439:
1819:Core/Src/main.c ****       {
 8782              		.loc 1 1819 7 is_stmt 1 view .LVU2798
1819:Core/Src/main.c ****       {
 8783              		.loc 1 1819 25 is_stmt 0 view .LVU2799
 8784 1028 B74B     		ldr	r3, .L950
 8785 102a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1819:Core/Src/main.c ****       {
 8786              		.loc 1 1819 10 view .LVU2800
 8787 102c 002B     		cmp	r3, #0
 8788 102e 00F01D85 		beq	.L795
1819:Core/Src/main.c ****       {
 8789              		.loc 1 1819 33 discriminator 1 view .LVU2801
 8790 1032 072A     		cmp	r2, #7
 8791 1034 40F21C85 		bls	.L796
 8792              	.LBB151:
1821:Core/Src/main.c ****         uint16_t chunkSize = (uint16_t)(payload[2] | (payload[3] << 8));
 8793              		.loc 1 1821 9 is_stmt 1 view .LVU2802
1821:Core/Src/main.c ****         uint16_t chunkSize = (uint16_t)(payload[2] | (payload[3] << 8));
 8794              		.loc 1 1821 30 is_stmt 0 view .LVU2803
 8795 1038 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1821:Core/Src/main.c ****         uint16_t chunkSize = (uint16_t)(payload[2] | (payload[3] << 8));
 8796              		.loc 1 1821 17 view .LVU2804
 8797 103a 03F00F03 		and	r3, r3, #15
 8798              	.LVL859:
1822:Core/Src/main.c ****         uint32_t offset = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (payload
 8799              		.loc 1 1822 9 is_stmt 1 view .LVU2805
1822:Core/Src/main.c ****         uint32_t offset = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (payload
 8800              		.loc 1 1822 48 is_stmt 0 view .LVU2806
 8801 103e 91F80280 		ldrb	r8, [r1, #2]	@ zero_extendqisi2
1822:Core/Src/main.c ****         uint32_t offset = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (payload
 8802              		.loc 1 1822 62 view .LVU2807
 8803 1042 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 8804              	.LVL860:
1822:Core/Src/main.c ****         uint32_t offset = (uint32_t)(payload[4] | (payload[5] << 8) | (payload[6] << 16) | (payload
 8805              		.loc 1 1822 18 view .LVU2808
 8806 1044 48EA0228 		orr	r8, r8, r2, lsl #8
 8807              	.LVL861:
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8808              		.loc 1 1823 9 is_stmt 1 view .LVU2809
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8809              		.loc 1 1823 45 is_stmt 0 view .LVU2810
 8810 1048 91F80490 		ldrb	r9, [r1, #4]	@ zero_extendqisi2
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8811              		.loc 1 1823 59 view .LVU2811
 8812 104c 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 254


 8813              		.loc 1 1823 49 view .LVU2812
 8814 104e 49EA0229 		orr	r9, r9, r2, lsl #8
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8815              		.loc 1 1823 79 view .LVU2813
 8816 1052 8A79     		ldrb	r2, [r1, #6]	@ zero_extendqisi2
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8817              		.loc 1 1823 69 view .LVU2814
 8818 1054 49EA0249 		orr	r9, r9, r2, lsl #16
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8819              		.loc 1 1823 100 view .LVU2815
 8820 1058 CA79     		ldrb	r2, [r1, #7]	@ zero_extendqisi2
1823:Core/Src/main.c ****         if (pad == g_sampleUpload.inst && (8U + chunkSize) <= len)
 8821              		.loc 1 1823 90 view .LVU2816
 8822 105a 49EA0269 		orr	r9, r9, r2, lsl #24
 8823              	.LVL862:
1824:Core/Src/main.c ****         {
 8824              		.loc 1 1824 9 is_stmt 1 view .LVU2817
1824:Core/Src/main.c ****         {
 8825              		.loc 1 1824 34 is_stmt 0 view .LVU2818
 8826 105e AA4A     		ldr	r2, .L950
 8827 1060 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
1824:Core/Src/main.c ****         {
 8828              		.loc 1 1824 12 view .LVU2819
 8829 1062 9A42     		cmp	r2, r3
 8830 1064 02D0     		beq	.L930
 8831              	.LBE151:
1263:Core/Src/main.c **** 
 8832              		.loc 1 1263 11 view .LVU2820
 8833 1066 0126     		movs	r6, #1
 8834              	.LVL863:
1263:Core/Src/main.c **** 
 8835              		.loc 1 1263 11 view .LVU2821
 8836 1068 00F06ABC 		b	.L426
 8837              	.L930:
 8838              	.LBB153:
1824:Core/Src/main.c ****         {
 8839              		.loc 1 1824 47 discriminator 1 view .LVU2822
 8840 106c 08F10802 		add	r2, r8, #8
1824:Core/Src/main.c ****         {
 8841              		.loc 1 1824 40 discriminator 1 view .LVU2823
 8842 1070 B242     		cmp	r2, r6
 8843 1072 00F2FF84 		bhi	.L798
1826:Core/Src/main.c ****           {
 8844              		.loc 1 1826 11 is_stmt 1 view .LVU2824
1826:Core/Src/main.c ****           {
 8845              		.loc 1 1826 38 is_stmt 0 view .LVU2825
 8846 1076 A44A     		ldr	r2, .L950
 8847 1078 5268     		ldr	r2, [r2, #4]
1826:Core/Src/main.c ****           {
 8848              		.loc 1 1826 14 view .LVU2826
 8849 107a 4A45     		cmp	r2, r9
 8850 107c 40F2FC84 		bls	.L799
 8851              	.LBB152:
1828:Core/Src/main.c ****             if (chunkSize > room) chunkSize = (uint16_t)room;
 8852              		.loc 1 1828 13 is_stmt 1 view .LVU2827
1828:Core/Src/main.c ****             if (chunkSize > room) chunkSize = (uint16_t)room;
 8853              		.loc 1 1828 43 is_stmt 0 view .LVU2828
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 255


 8854 1080 A14A     		ldr	r2, .L950
 8855 1082 5268     		ldr	r2, [r2, #4]
1828:Core/Src/main.c ****             if (chunkSize > room) chunkSize = (uint16_t)room;
 8856              		.loc 1 1828 22 view .LVU2829
 8857 1084 A2EB0902 		sub	r2, r2, r9
 8858              	.LVL864:
1829:Core/Src/main.c ****             memcpy(((uint8_t*)g_samples[pad].data) + offset, &payload[8], chunkSize);
 8859              		.loc 1 1829 13 is_stmt 1 view .LVU2830
1829:Core/Src/main.c ****             memcpy(((uint8_t*)g_samples[pad].data) + offset, &payload[8], chunkSize);
 8860              		.loc 1 1829 16 is_stmt 0 view .LVU2831
 8861 1088 9045     		cmp	r8, r2
 8862 108a 01D9     		bls	.L656
1829:Core/Src/main.c ****             memcpy(((uint8_t*)g_samples[pad].data) + offset, &payload[8], chunkSize);
 8863              		.loc 1 1829 35 is_stmt 1 discriminator 1 view .LVU2832
1829:Core/Src/main.c ****             memcpy(((uint8_t*)g_samples[pad].data) + offset, &payload[8], chunkSize);
 8864              		.loc 1 1829 45 is_stmt 0 discriminator 1 view .LVU2833
 8865 108c 1FFA82F8 		uxth	r8, r2
 8866              	.LVL865:
 8867              	.L656:
1830:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
 8868              		.loc 1 1830 13 is_stmt 1 view .LVU2834
1830:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
 8869              		.loc 1 1830 31 is_stmt 0 view .LVU2835
 8870 1090 41F27872 		movw	r2, #6008
 8871              	.LVL866:
1830:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
 8872              		.loc 1 1830 31 view .LVU2836
 8873 1094 9D48     		ldr	r0, .L950+4
 8874 1096 02FB0300 		mla	r0, r2, r3, r0
1830:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
 8875              		.loc 1 1830 13 view .LVU2837
 8876 109a 4246     		mov	r2, r8
 8877 109c 07F10801 		add	r1, r7, #8
 8878              	.LVL867:
1830:Core/Src/main.c ****             uint32_t end = offset + chunkSize;
 8879              		.loc 1 1830 13 view .LVU2838
 8880 10a0 4844     		add	r0, r0, r9
 8881 10a2 FFF7FEFF 		bl	memcpy
 8882              	.LVL868:
1831:Core/Src/main.c ****             if (end > g_sampleUpload.receivedBytes) g_sampleUpload.receivedBytes = end;
 8883              		.loc 1 1831 13 is_stmt 1 view .LVU2839
1831:Core/Src/main.c ****             if (end > g_sampleUpload.receivedBytes) g_sampleUpload.receivedBytes = end;
 8884              		.loc 1 1831 22 is_stmt 0 view .LVU2840
 8885 10a6 08EB0903 		add	r3, r8, r9
 8886              	.LVL869:
1832:Core/Src/main.c ****           }
 8887              		.loc 1 1832 13 is_stmt 1 view .LVU2841
1832:Core/Src/main.c ****           }
 8888              		.loc 1 1832 37 is_stmt 0 view .LVU2842
 8889 10aa 974A     		ldr	r2, .L950
 8890 10ac 9268     		ldr	r2, [r2, #8]
1832:Core/Src/main.c ****           }
 8891              		.loc 1 1832 16 view .LVU2843
 8892 10ae 9A42     		cmp	r2, r3
 8893 10b0 80F0E484 		bcs	.L800
1832:Core/Src/main.c ****           }
 8894              		.loc 1 1832 53 is_stmt 1 discriminator 1 view .LVU2844
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 256


1832:Core/Src/main.c ****           }
 8895              		.loc 1 1832 82 is_stmt 0 discriminator 1 view .LVU2845
 8896 10b4 944A     		ldr	r2, .L950
 8897 10b6 9360     		str	r3, [r2, #8]
 8898              	.LBE152:
 8899              	.LBE153:
1263:Core/Src/main.c **** 
 8900              		.loc 1 1263 11 view .LVU2846
 8901 10b8 0126     		movs	r6, #1
 8902 10ba 00F041BC 		b	.L426
 8903              	.LVL870:
 8904              	.L438:
1839:Core/Src/main.c ****       {
 8905              		.loc 1 1839 7 is_stmt 1 view .LVU2847
1839:Core/Src/main.c ****       {
 8906              		.loc 1 1839 25 is_stmt 0 view .LVU2848
 8907 10be 924B     		ldr	r3, .L950
 8908 10c0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1839:Core/Src/main.c ****       {
 8909              		.loc 1 1839 10 view .LVU2849
 8910 10c2 002B     		cmp	r3, #0
 8911 10c4 00F0DC84 		beq	.L801
 8912              	.LBB154:
1841:Core/Src/main.c ****         g_samples[pad].length = g_sampleUpload.receivedBytes / 2U;
 8913              		.loc 1 1841 9 is_stmt 1 view .LVU2850
1841:Core/Src/main.c ****         g_samples[pad].length = g_sampleUpload.receivedBytes / 2U;
 8914              		.loc 1 1841 17 is_stmt 0 view .LVU2851
 8915 10c8 8F4B     		ldr	r3, .L950
 8916 10ca 5878     		ldrb	r0, [r3, #1]	@ zero_extendqisi2
 8917 10cc C2B2     		uxtb	r2, r0
 8918              	.LVL871:
1842:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
 8919              		.loc 1 1842 9 is_stmt 1 view .LVU2852
1842:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
 8920              		.loc 1 1842 47 is_stmt 0 view .LVU2853
 8921 10ce 9968     		ldr	r1, [r3, #8]
 8922              	.LVL872:
1842:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
 8923              		.loc 1 1842 62 view .LVU2854
 8924 10d0 4E08     		lsrs	r6, r1, #1
 8925              	.LVL873:
1842:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
 8926              		.loc 1 1842 31 view .LVU2855
 8927 10d2 8E4B     		ldr	r3, .L950+4
 8928 10d4 41F27877 		movw	r7, #6008
 8929              	.LVL874:
1842:Core/Src/main.c ****         g_samples[pad].loaded = (g_samples[pad].length > 0U) ? 1U : 0U;
 8930              		.loc 1 1842 31 view .LVU2856
 8931 10d8 00FB0733 		mla	r3, r0, r7, r3
 8932 10dc 41F27070 		movw	r0, #6000
 8933 10e0 1E50     		str	r6, [r3, r0]
1843:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
 8934              		.loc 1 1843 9 is_stmt 1 view .LVU2857
1843:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
 8935              		.loc 1 1843 31 is_stmt 0 view .LVU2858
 8936 10e2 0129     		cmp	r1, #1
 8937 10e4 15D9     		bls	.L802
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 257


1843:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
 8938              		.loc 1 1843 31 discriminator 1 view .LVU2859
 8939 10e6 0121     		movs	r1, #1
 8940              	.L657:
1843:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
 8941              		.loc 1 1843 31 discriminator 4 view .LVU2860
 8942 10e8 884B     		ldr	r3, .L950+4
 8943 10ea 41F27870 		movw	r0, #6008
 8944 10ee 00FB0233 		mla	r3, r0, r2, r3
 8945 10f2 41F27470 		movw	r0, #6004
 8946 10f6 1954     		strb	r1, [r3, r0]
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8947              		.loc 1 1844 9 is_stmt 1 view .LVU2861
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8948              		.loc 1 1844 12 is_stmt 0 view .LVU2862
 8949 10f8 69B1     		cbz	r1, .L658
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8950              		.loc 1 1844 36 is_stmt 1 discriminator 1 view .LVU2863
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8951              		.loc 1 1844 63 is_stmt 0 discriminator 1 view .LVU2864
 8952 10fa 0123     		movs	r3, #1
 8953 10fc 9340     		lsls	r3, r3, r2
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8954              		.loc 1 1844 56 discriminator 1 view .LVU2865
 8955 10fe 844A     		ldr	r2, .L950+8
 8956              	.LVL875:
1844:Core/Src/main.c ****         else g_samplesLoadedMask &= ~(1U << pad);
 8957              		.loc 1 1844 56 discriminator 1 view .LVU2866
 8958 1100 1168     		ldr	r1, [r2]
 8959 1102 0B43     		orrs	r3, r3, r1
 8960 1104 1360     		str	r3, [r2]
 8961              	.L659:
1846:Core/Src/main.c ****       }
 8962              		.loc 1 1846 9 is_stmt 1 view .LVU2867
1846:Core/Src/main.c ****       }
 8963              		.loc 1 1846 31 is_stmt 0 view .LVU2868
 8964 1106 804B     		ldr	r3, .L950
 8965 1108 0022     		movs	r2, #0
 8966 110a 1A70     		strb	r2, [r3]
 8967              	.LBE154:
1263:Core/Src/main.c **** 
 8968              		.loc 1 1263 11 view .LVU2869
 8969 110c 0126     		movs	r6, #1
 8970 110e 00F017BC 		b	.L426
 8971              	.LVL876:
 8972              	.L802:
 8973              	.LBB155:
1843:Core/Src/main.c ****         if (g_samples[pad].loaded) g_samplesLoadedMask |= (1U << pad);
 8974              		.loc 1 1843 31 discriminator 2 view .LVU2870
 8975 1112 0021     		movs	r1, #0
 8976 1114 E8E7     		b	.L657
 8977              	.L658:
1845:Core/Src/main.c ****         g_sampleUpload.active = 0U;
 8978              		.loc 1 1845 14 is_stmt 1 view .LVU2871
1845:Core/Src/main.c ****         g_sampleUpload.active = 0U;
 8979              		.loc 1 1845 42 is_stmt 0 view .LVU2872
 8980 1116 0123     		movs	r3, #1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 258


 8981 1118 03FA02F2 		lsl	r2, r3, r2
 8982              	.LVL877:
1845:Core/Src/main.c ****         g_sampleUpload.active = 0U;
 8983              		.loc 1 1845 34 view .LVU2873
 8984 111c 7C49     		ldr	r1, .L950+8
 8985 111e 0B68     		ldr	r3, [r1]
 8986 1120 23EA0203 		bic	r3, r3, r2
 8987 1124 0B60     		str	r3, [r1]
 8988 1126 EEE7     		b	.L659
 8989              	.LVL878:
 8990              	.L437:
1845:Core/Src/main.c ****         g_sampleUpload.active = 0U;
 8991              		.loc 1 1845 34 view .LVU2874
 8992              	.LBE155:
1851:Core/Src/main.c ****       {
 8993              		.loc 1 1851 7 is_stmt 1 view .LVU2875
1851:Core/Src/main.c ****       {
 8994              		.loc 1 1851 10 is_stmt 0 view .LVU2876
 8995 1128 12B9     		cbnz	r2, .L931
1263:Core/Src/main.c **** 
 8996              		.loc 1 1263 11 view .LVU2877
 8997 112a 0126     		movs	r6, #1
 8998 112c 00F008BC 		b	.L426
 8999              	.L931:
 9000              	.LBB156:
1853:Core/Src/main.c ****         StopInstrumentVoices(pad);
 9001              		.loc 1 1853 9 is_stmt 1 view .LVU2878
1853:Core/Src/main.c ****         StopInstrumentVoices(pad);
 9002              		.loc 1 1853 30 is_stmt 0 view .LVU2879
 9003 1130 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
1853:Core/Src/main.c ****         StopInstrumentVoices(pad);
 9004              		.loc 1 1853 17 view .LVU2880
 9005 1132 06F00F06 		and	r6, r6, #15
 9006              	.LVL879:
1854:Core/Src/main.c ****         ClearPadAllFx(pad);
 9007              		.loc 1 1854 9 is_stmt 1 view .LVU2881
 9008 1136 3046     		mov	r0, r6
 9009 1138 FFF7FEFF 		bl	StopInstrumentVoices
 9010              	.LVL880:
1855:Core/Src/main.c ****         g_samples[pad].length = 0U;
 9011              		.loc 1 1855 9 view .LVU2882
 9012 113c 3046     		mov	r0, r6
 9013 113e FFF7FEFF 		bl	ClearPadAllFx
 9014              	.LVL881:
1856:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 9015              		.loc 1 1856 9 view .LVU2883
1856:Core/Src/main.c ****         g_samples[pad].loaded = 0U;
 9016              		.loc 1 1856 31 is_stmt 0 view .LVU2884
 9017 1142 724B     		ldr	r3, .L950+4
 9018 1144 41F27872 		movw	r2, #6008
 9019 1148 02FB0633 		mla	r3, r2, r6, r3
 9020 114c 0022     		movs	r2, #0
 9021 114e 41F27071 		movw	r1, #6000
 9022 1152 5A50     		str	r2, [r3, r1]
1857:Core/Src/main.c ****         g_samplesLoadedMask &= ~(1U << pad);
 9023              		.loc 1 1857 9 is_stmt 1 view .LVU2885
1857:Core/Src/main.c ****         g_samplesLoadedMask &= ~(1U << pad);
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 259


 9024              		.loc 1 1857 31 is_stmt 0 view .LVU2886
 9025 1154 41F27471 		movw	r1, #6004
 9026 1158 5A54     		strb	r2, [r3, r1]
1858:Core/Src/main.c ****       }
 9027              		.loc 1 1858 9 is_stmt 1 view .LVU2887
1858:Core/Src/main.c ****       }
 9028              		.loc 1 1858 37 is_stmt 0 view .LVU2888
 9029 115a 0123     		movs	r3, #1
 9030 115c 03FA06F6 		lsl	r6, r3, r6
 9031              	.LVL882:
1858:Core/Src/main.c ****       }
 9032              		.loc 1 1858 29 view .LVU2889
 9033 1160 6B49     		ldr	r1, .L950+8
 9034 1162 0A68     		ldr	r2, [r1]
 9035 1164 22EA0602 		bic	r2, r2, r6
 9036 1168 0A60     		str	r2, [r1]
 9037              	.LBE156:
1263:Core/Src/main.c **** 
 9038              		.loc 1 1263 11 view .LVU2890
 9039 116a 1E46     		mov	r6, r3
 9040 116c E8E3     		b	.L426
 9041              	.LVL883:
 9042              	.L436:
1863:Core/Src/main.c ****       for (uint32_t k = 0; k < NUM_INSTRUMENTS; k++)
 9043              		.loc 1 1863 7 is_stmt 1 view .LVU2891
 9044 116e FFF7FEFF 		bl	StopAllVoices
 9045              	.LVL884:
1864:Core/Src/main.c ****       {
 9046              		.loc 1 1864 7 view .LVU2892
 9047              	.LBB157:
1864:Core/Src/main.c ****       {
 9048              		.loc 1 1864 12 view .LVU2893
1864:Core/Src/main.c ****       {
 9049              		.loc 1 1864 21 is_stmt 0 view .LVU2894
 9050 1172 0026     		movs	r6, #0
 9051              	.LVL885:
1864:Core/Src/main.c ****       {
 9052              		.loc 1 1864 7 view .LVU2895
 9053 1174 0FE0     		b	.L660
 9054              	.LVL886:
 9055              	.L661:
1866:Core/Src/main.c ****         g_samples[k].length = 0U;
 9056              		.loc 1 1866 9 is_stmt 1 view .LVU2896
 9057 1176 F0B2     		uxtb	r0, r6
 9058 1178 FFF7FEFF 		bl	ClearPadAllFx
 9059              	.LVL887:
1867:Core/Src/main.c ****         g_samples[k].loaded = 0U;
 9060              		.loc 1 1867 9 view .LVU2897
1867:Core/Src/main.c ****         g_samples[k].loaded = 0U;
 9061              		.loc 1 1867 29 is_stmt 0 view .LVU2898
 9062 117c 634B     		ldr	r3, .L950+4
 9063 117e 41F27872 		movw	r2, #6008
 9064 1182 02FB0633 		mla	r3, r2, r6, r3
 9065 1186 0022     		movs	r2, #0
 9066 1188 41F27071 		movw	r1, #6000
 9067 118c 5A50     		str	r2, [r3, r1]
1868:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 260


 9068              		.loc 1 1868 9 is_stmt 1 view .LVU2899
1868:Core/Src/main.c ****       }
 9069              		.loc 1 1868 29 is_stmt 0 view .LVU2900
 9070 118e 41F27471 		movw	r1, #6004
 9071 1192 5A54     		strb	r2, [r3, r1]
1864:Core/Src/main.c ****       {
 9072              		.loc 1 1864 50 is_stmt 1 discriminator 3 view .LVU2901
 9073 1194 0136     		adds	r6, r6, #1
 9074              	.LVL888:
 9075              	.L660:
1864:Core/Src/main.c ****       {
 9076              		.loc 1 1864 30 discriminator 1 view .LVU2902
 9077 1196 0F2E     		cmp	r6, #15
 9078 1198 EDD9     		bls	.L661
 9079              	.LBE157:
1870:Core/Src/main.c ****       break;
 9080              		.loc 1 1870 7 view .LVU2903
1870:Core/Src/main.c ****       break;
 9081              		.loc 1 1870 27 is_stmt 0 view .LVU2904
 9082 119a 5D4B     		ldr	r3, .L950+8
 9083 119c 0022     		movs	r2, #0
 9084 119e 1A60     		str	r2, [r3]
1871:Core/Src/main.c **** 
 9085              		.loc 1 1871 7 is_stmt 1 view .LVU2905
1263:Core/Src/main.c **** 
 9086              		.loc 1 1263 11 is_stmt 0 view .LVU2906
 9087 11a0 0126     		movs	r6, #1
 9088              	.LVL889:
1871:Core/Src/main.c **** 
 9089              		.loc 1 1871 7 view .LVU2907
 9090 11a2 CDE3     		b	.L426
 9091              	.LVL890:
 9092              	.L448:
1874:Core/Src/main.c ****       {
 9093              		.loc 1 1874 7 is_stmt 1 view .LVU2908
1874:Core/Src/main.c ****       {
 9094              		.loc 1 1874 10 is_stmt 0 view .LVU2909
 9095 11a4 012A     		cmp	r2, #1
 9096 11a6 40F26D84 		bls	.L804
1874:Core/Src/main.c ****       {
 9097              		.loc 1 1874 31 discriminator 1 view .LVU2910
 9098 11aa 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
1874:Core/Src/main.c ****       {
 9099              		.loc 1 1874 21 discriminator 1 view .LVU2911
 9100 11ac 002B     		cmp	r3, #0
 9101 11ae 00F06B84 		beq	.L805
 9102              	.LBB158:
1876:Core/Src/main.c ****         uint32_t n = g_samples[pad].length;
 9103              		.loc 1 1876 9 is_stmt 1 view .LVU2912
1876:Core/Src/main.c ****         uint32_t n = g_samples[pad].length;
 9104              		.loc 1 1876 30 is_stmt 0 view .LVU2913
 9105 11b2 91F800E0 		ldrb	lr, [r1]	@ zero_extendqisi2
1876:Core/Src/main.c ****         uint32_t n = g_samples[pad].length;
 9106              		.loc 1 1876 17 view .LVU2914
 9107 11b6 0EF00F0E 		and	lr, lr, #15
 9108              	.LVL891:
1877:Core/Src/main.c ****         for (uint32_t i = 0; i < (n / 2U); i++)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 261


 9109              		.loc 1 1877 9 is_stmt 1 view .LVU2915
1877:Core/Src/main.c ****         for (uint32_t i = 0; i < (n / 2U); i++)
 9110              		.loc 1 1877 18 is_stmt 0 view .LVU2916
 9111 11ba 544B     		ldr	r3, .L950+4
 9112 11bc 41F27872 		movw	r2, #6008
 9113              	.LVL892:
1877:Core/Src/main.c ****         for (uint32_t i = 0; i < (n / 2U); i++)
 9114              		.loc 1 1877 18 view .LVU2917
 9115 11c0 02FB0E33 		mla	r3, r2, lr, r3
 9116 11c4 41F27072 		movw	r2, #6000
 9117 11c8 9F58     		ldr	r7, [r3, r2]
 9118              	.LVL893:
1878:Core/Src/main.c ****         {
 9119              		.loc 1 1878 9 is_stmt 1 view .LVU2918
 9120              	.LBB159:
1878:Core/Src/main.c ****         {
 9121              		.loc 1 1878 14 view .LVU2919
1878:Core/Src/main.c ****         {
 9122              		.loc 1 1878 23 is_stmt 0 view .LVU2920
 9123 11ca 0022     		movs	r2, #0
 9124              	.LVL894:
 9125              	.L662:
1878:Core/Src/main.c ****         {
 9126              		.loc 1 1878 32 is_stmt 1 discriminator 1 view .LVU2921
 9127 11cc B2EB570F 		cmp	r2, r7, lsr #1
 9128 11d0 12D2     		bcs	.L932
 9129              	.LBB160:
1880:Core/Src/main.c ****           g_samples[pad].data[i] = g_samples[pad].data[n - 1U - i];
 9130              		.loc 1 1880 11 view .LVU2922
1880:Core/Src/main.c ****           g_samples[pad].data[i] = g_samples[pad].data[n - 1U - i];
 9131              		.loc 1 1880 19 is_stmt 0 view .LVU2923
 9132 11d2 4E49     		ldr	r1, .L950+4
 9133 11d4 40F6BC33 		movw	r3, #3004
 9134 11d8 03FB0EF3 		mul	r3, r3, lr
 9135 11dc 9E18     		adds	r6, r3, r2
 9136 11de 31F916C0 		ldrsh	ip, [r1, r6, lsl #1]
 9137              	.LVL895:
1881:Core/Src/main.c ****           g_samples[pad].data[n - 1U - i] = t;
 9138              		.loc 1 1881 11 is_stmt 1 view .LVU2924
1881:Core/Src/main.c ****           g_samples[pad].data[n - 1U - i] = t;
 9139              		.loc 1 1881 63 is_stmt 0 view .LVU2925
 9140 11e2 B81A     		subs	r0, r7, r2
 9141 11e4 0138     		subs	r0, r0, #1
1881:Core/Src/main.c ****           g_samples[pad].data[n - 1U - i] = t;
 9142              		.loc 1 1881 55 view .LVU2926
 9143 11e6 0344     		add	r3, r3, r0
 9144 11e8 31F91300 		ldrsh	r0, [r1, r3, lsl #1]
1881:Core/Src/main.c ****           g_samples[pad].data[n - 1U - i] = t;
 9145              		.loc 1 1881 34 view .LVU2927
 9146 11ec 21F81600 		strh	r0, [r1, r6, lsl #1]	@ movhi
1882:Core/Src/main.c ****         }
 9147              		.loc 1 1882 11 is_stmt 1 view .LVU2928
1882:Core/Src/main.c ****         }
 9148              		.loc 1 1882 43 is_stmt 0 view .LVU2929
 9149 11f0 21F813C0 		strh	ip, [r1, r3, lsl #1]	@ movhi
 9150              	.LBE160:
1878:Core/Src/main.c ****         {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 262


 9151              		.loc 1 1878 45 is_stmt 1 discriminator 3 view .LVU2930
 9152 11f4 0132     		adds	r2, r2, #1
 9153              	.LVL896:
1878:Core/Src/main.c ****         {
 9154              		.loc 1 1878 45 is_stmt 0 discriminator 3 view .LVU2931
 9155 11f6 E9E7     		b	.L662
 9156              	.LVL897:
 9157              	.L932:
1878:Core/Src/main.c ****         {
 9158              		.loc 1 1878 45 discriminator 3 view .LVU2932
 9159              	.LBE159:
 9160              	.LBE158:
1263:Core/Src/main.c **** 
 9161              		.loc 1 1263 11 view .LVU2933
 9162 11f8 0126     		movs	r6, #1
 9163 11fa A1E3     		b	.L426
 9164              	.LVL898:
 9165              	.L447:
1888:Core/Src/main.c ****       {
 9166              		.loc 1 1888 7 is_stmt 1 view .LVU2934
1888:Core/Src/main.c ****       {
 9167              		.loc 1 1888 10 is_stmt 0 view .LVU2935
 9168 11fc 042A     		cmp	r2, #4
 9169 11fe 40F24584 		bls	.L806
 9170              	.LBB161:
1890:Core/Src/main.c ****         float pitch;
 9171              		.loc 1 1890 9 is_stmt 1 view .LVU2936
1890:Core/Src/main.c ****         float pitch;
 9172              		.loc 1 1890 30 is_stmt 0 view .LVU2937
 9173 1202 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 9174              	.LVL899:
1890:Core/Src/main.c ****         float pitch;
 9175              		.loc 1 1890 17 view .LVU2938
 9176 1204 02F00F02 		and	r2, r2, #15
 9177              	.LVL900:
1891:Core/Src/main.c ****         memcpy(&pitch, &payload[1], sizeof(float));
 9178              		.loc 1 1891 9 is_stmt 1 view .LVU2939
1892:Core/Src/main.c ****         if (pitch < 0.25f) pitch = 0.25f;
 9179              		.loc 1 1892 9 view .LVU2940
 9180 1208 D1F80130 		ldr	r3, [r1, #1]	@ unaligned
 9181 120c 07EE903A 		vmov	s15, r3
1893:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 9182              		.loc 1 1893 9 view .LVU2941
1893:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 9183              		.loc 1 1893 12 is_stmt 0 view .LVU2942
 9184 1210 B5EE007A 		vmov.f32	s14, #2.5e-1
 9185 1214 F4EEC77A 		vcmpe.f32	s15, s14
 9186 1218 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9187 121c 01D5     		bpl	.L664
1893:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 9188              		.loc 1 1893 28 is_stmt 1 discriminator 1 view .LVU2943
1893:Core/Src/main.c ****         if (pitch > 4.0f) pitch = 4.0f;
 9189              		.loc 1 1893 34 is_stmt 0 discriminator 1 view .LVU2944
 9190 121e F0EE477A 		vmov.f32	s15, s14
 9191              	.L664:
1894:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 9192              		.loc 1 1894 9 is_stmt 1 view .LVU2945
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 263


1894:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 9193              		.loc 1 1894 12 is_stmt 0 view .LVU2946
 9194 1222 B1EE007A 		vmov.f32	s14, #4.0e+0
 9195 1226 F4EEC77A 		vcmpe.f32	s15, s14
 9196 122a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9197 122e 01DD     		ble	.L666
1894:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 9198              		.loc 1 1894 27 is_stmt 1 discriminator 1 view .LVU2947
1894:Core/Src/main.c ****         uint32_t q12 = (uint32_t)(pitch * 4096.0f);
 9199              		.loc 1 1894 33 is_stmt 0 discriminator 1 view .LVU2948
 9200 1230 F0EE477A 		vmov.f32	s15, s14
 9201              	.L666:
1895:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 9202              		.loc 1 1895 9 is_stmt 1 view .LVU2949
1895:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 9203              		.loc 1 1895 41 is_stmt 0 view .LVU2950
 9204 1234 9FED377A 		vldr.32	s14, .L950+12
 9205 1238 67EE877A 		vmul.f32	s15, s15, s14
1895:Core/Src/main.c ****         if (q12 < 512U) q12 = 512U;
 9206              		.loc 1 1895 18 view .LVU2951
 9207 123c FCEEE77A 		vcvt.u32.f32	s15, s15
 9208 1240 17EE903A 		vmov	r3, s15	@ int
 9209              	.LVL901:
1896:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 9210              		.loc 1 1896 9 is_stmt 1 view .LVU2952
1896:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 9211              		.loc 1 1896 12 is_stmt 0 view .LVU2953
 9212 1244 B3F5007F 		cmp	r3, #512
 9213 1248 05D3     		bcc	.L807
1897:Core/Src/main.c ****         g_instPitchQ12[pad] = (uint16_t)q12;
 9214              		.loc 1 1897 9 is_stmt 1 view .LVU2954
1897:Core/Src/main.c ****         g_instPitchQ12[pad] = (uint16_t)q12;
 9215              		.loc 1 1897 12 is_stmt 0 view .LVU2955
 9216 124a B3F5804F 		cmp	r3, #16384
 9217 124e 04D9     		bls	.L668
1897:Core/Src/main.c ****         g_instPitchQ12[pad] = (uint16_t)q12;
 9218              		.loc 1 1897 31 discriminator 1 view .LVU2956
 9219 1250 4FF48043 		mov	r3, #16384
 9220              	.LVL902:
1897:Core/Src/main.c ****         g_instPitchQ12[pad] = (uint16_t)q12;
 9221              		.loc 1 1897 31 discriminator 1 view .LVU2957
 9222 1254 01E0     		b	.L668
 9223              	.LVL903:
 9224              	.L807:
1896:Core/Src/main.c ****         if (q12 > 16384U) q12 = 16384U;
 9225              		.loc 1 1896 29 discriminator 1 view .LVU2958
 9226 1256 4FF40073 		mov	r3, #512
 9227              	.LVL904:
 9228              	.L668:
1898:Core/Src/main.c ****       }
 9229              		.loc 1 1898 9 is_stmt 1 view .LVU2959
1898:Core/Src/main.c ****       }
 9230              		.loc 1 1898 31 is_stmt 0 view .LVU2960
 9231 125a 9BB2     		uxth	r3, r3
 9232              	.LVL905:
1898:Core/Src/main.c ****       }
 9233              		.loc 1 1898 29 view .LVU2961
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 264


 9234 125c 2E49     		ldr	r1, .L950+16
 9235              	.LVL906:
1898:Core/Src/main.c ****       }
 9236              		.loc 1 1898 29 view .LVU2962
 9237 125e 21F81230 		strh	r3, [r1, r2, lsl #1]	@ movhi
 9238              	.LBE161:
1263:Core/Src/main.c **** 
 9239              		.loc 1 1263 11 view .LVU2963
 9240 1262 0126     		movs	r6, #1
 9241              	.LVL907:
1263:Core/Src/main.c **** 
 9242              		.loc 1 1263 11 view .LVU2964
 9243 1264 6CE3     		b	.L426
 9244              	.LVL908:
 9245              	.L449:
1903:Core/Src/main.c ****       {
 9246              		.loc 1 1903 7 is_stmt 1 view .LVU2965
1903:Core/Src/main.c ****       {
 9247              		.loc 1 1903 10 is_stmt 0 view .LVU2966
 9248 1266 012A     		cmp	r2, #1
 9249 1268 40F21284 		bls	.L809
 9250              	.LBB162:
1905:Core/Src/main.c ****         g_padLoopEnabled[pad] = payload[1] ? 1U : 0U;
 9251              		.loc 1 1905 9 is_stmt 1 view .LVU2967
1905:Core/Src/main.c ****         g_padLoopEnabled[pad] = payload[1] ? 1U : 0U;
 9252              		.loc 1 1905 30 is_stmt 0 view .LVU2968
 9253 126c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1905:Core/Src/main.c ****         g_padLoopEnabled[pad] = payload[1] ? 1U : 0U;
 9254              		.loc 1 1905 17 view .LVU2969
 9255 126e 03F00F03 		and	r3, r3, #15
 9256              	.LVL909:
1906:Core/Src/main.c ****       }
 9257              		.loc 1 1906 9 is_stmt 1 view .LVU2970
1906:Core/Src/main.c ****       }
 9258              		.loc 1 1906 40 is_stmt 0 view .LVU2971
 9259 1272 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9260              	.LVL910:
1906:Core/Src/main.c ****       }
 9261              		.loc 1 1906 31 view .LVU2972
 9262 1274 02B1     		cbz	r2, .L669
1906:Core/Src/main.c ****       }
 9263              		.loc 1 1906 31 discriminator 1 view .LVU2973
 9264 1276 0122     		movs	r2, #1
 9265              	.L669:
1906:Core/Src/main.c ****       }
 9266              		.loc 1 1906 31 discriminator 4 view .LVU2974
 9267 1278 2849     		ldr	r1, .L950+20
 9268              	.LVL911:
1906:Core/Src/main.c ****       }
 9269              		.loc 1 1906 31 discriminator 4 view .LVU2975
 9270 127a CA54     		strb	r2, [r1, r3]
 9271              	.LBE162:
1263:Core/Src/main.c **** 
 9272              		.loc 1 1263 11 view .LVU2976
 9273 127c 0126     		movs	r6, #1
 9274              	.LVL912:
1263:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 265


 9275              		.loc 1 1263 11 view .LVU2977
 9276 127e 5FE3     		b	.L426
 9277              	.LVL913:
 9278              	.L446:
1911:Core/Src/main.c ****       {
 9279              		.loc 1 1911 7 is_stmt 1 view .LVU2978
1911:Core/Src/main.c ****       {
 9280              		.loc 1 1911 10 is_stmt 0 view .LVU2979
 9281 1280 032A     		cmp	r2, #3
 9282 1282 40F20784 		bls	.L810
 9283              	.LBB163:
1913:Core/Src/main.c ****         g_padStutterEnabled[pad] = payload[1] ? 1U : 0U;
 9284              		.loc 1 1913 9 is_stmt 1 view .LVU2980
1913:Core/Src/main.c ****         g_padStutterEnabled[pad] = payload[1] ? 1U : 0U;
 9285              		.loc 1 1913 30 is_stmt 0 view .LVU2981
 9286 1286 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1913:Core/Src/main.c ****         g_padStutterEnabled[pad] = payload[1] ? 1U : 0U;
 9287              		.loc 1 1913 17 view .LVU2982
 9288 1288 03F00F03 		and	r3, r3, #15
 9289              	.LVL914:
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9290              		.loc 1 1914 9 is_stmt 1 view .LVU2983
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9291              		.loc 1 1914 43 is_stmt 0 view .LVU2984
 9292 128c 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9293              	.LVL915:
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9294              		.loc 1 1914 34 view .LVU2985
 9295 128e 02B1     		cbz	r2, .L670
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9296              		.loc 1 1914 34 discriminator 1 view .LVU2986
 9297 1290 0122     		movs	r2, #1
 9298              	.L670:
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9299              		.loc 1 1914 34 discriminator 4 view .LVU2987
 9300 1292 2349     		ldr	r1, .L950+24
 9301              	.LVL916:
1914:Core/Src/main.c ****         g_padStutterInterval[pad] = (uint16_t)(payload[2] | (payload[3] << 8));
 9302              		.loc 1 1914 34 discriminator 4 view .LVU2988
 9303 1294 CA54     		strb	r2, [r1, r3]
1915:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
 9304              		.loc 1 1915 9 is_stmt 1 view .LVU2989
1915:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
 9305              		.loc 1 1915 55 is_stmt 0 view .LVU2990
 9306 1296 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
1915:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
 9307              		.loc 1 1915 69 view .LVU2991
 9308 1298 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
1915:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
 9309              		.loc 1 1915 37 view .LVU2992
 9310 129a 42EA0122 		orr	r2, r2, r1, lsl #8
1915:Core/Src/main.c ****         if (g_padStutterInterval[pad] < 20U) g_padStutterInterval[pad] = 20U;
 9311              		.loc 1 1915 35 view .LVU2993
 9312 129e 2149     		ldr	r1, .L950+28
 9313 12a0 21F81320 		strh	r2, [r1, r3, lsl #1]	@ movhi
1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
 9314              		.loc 1 1916 9 is_stmt 1 view .LVU2994
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 266


1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
 9315              		.loc 1 1916 33 is_stmt 0 view .LVU2995
 9316 12a4 31F81320 		ldrh	r2, [r1, r3, lsl #1]
 9317 12a8 92B2     		uxth	r2, r2
1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
 9318              		.loc 1 1916 12 view .LVU2996
 9319 12aa 132A     		cmp	r2, #19
 9320 12ac 03D8     		bhi	.L671
1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
 9321              		.loc 1 1916 46 is_stmt 1 discriminator 1 view .LVU2997
1916:Core/Src/main.c ****         if (g_padStutterInterval[pad] > 2000U) g_padStutterInterval[pad] = 2000U;
 9322              		.loc 1 1916 72 is_stmt 0 discriminator 1 view .LVU2998
 9323 12ae 0A46     		mov	r2, r1
 9324 12b0 1421     		movs	r1, #20
 9325 12b2 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 9326              	.L671:
1917:Core/Src/main.c ****       }
 9327              		.loc 1 1917 9 is_stmt 1 view .LVU2999
1917:Core/Src/main.c ****       }
 9328              		.loc 1 1917 33 is_stmt 0 view .LVU3000
 9329 12b6 1B4A     		ldr	r2, .L950+28
 9330 12b8 32F81320 		ldrh	r2, [r2, r3, lsl #1]
 9331 12bc 92B2     		uxth	r2, r2
1917:Core/Src/main.c ****       }
 9332              		.loc 1 1917 12 view .LVU3001
 9333 12be B2F5FA6F 		cmp	r2, #2000
 9334 12c2 40F2E983 		bls	.L811
1917:Core/Src/main.c ****       }
 9335              		.loc 1 1917 48 is_stmt 1 discriminator 1 view .LVU3002
1917:Core/Src/main.c ****       }
 9336              		.loc 1 1917 74 is_stmt 0 discriminator 1 view .LVU3003
 9337 12c6 174A     		ldr	r2, .L950+28
 9338 12c8 4FF4FA61 		mov	r1, #2000
 9339 12cc 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 9340              	.LBE163:
1263:Core/Src/main.c **** 
 9341              		.loc 1 1263 11 view .LVU3004
 9342 12d0 0126     		movs	r6, #1
 9343              	.LVL917:
1263:Core/Src/main.c **** 
 9344              		.loc 1 1263 11 view .LVU3005
 9345 12d2 35E3     		b	.L426
 9346              	.LVL918:
 9347              	.L453:
1922:Core/Src/main.c ****       {
 9348              		.loc 1 1922 7 is_stmt 1 view .LVU3006
1922:Core/Src/main.c ****       {
 9349              		.loc 1 1922 10 is_stmt 0 view .LVU3007
 9350 12d4 102A     		cmp	r2, #16
 9351 12d6 40F2E183 		bls	.L812
 9352              	.LBB164:
1924:Core/Src/main.c ****         g_padFilterType[pad] = payload[1];
 9353              		.loc 1 1924 9 is_stmt 1 view .LVU3008
1924:Core/Src/main.c ****         g_padFilterType[pad] = payload[1];
 9354              		.loc 1 1924 30 is_stmt 0 view .LVU3009
 9355 12da 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
1924:Core/Src/main.c ****         g_padFilterType[pad] = payload[1];
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 267


 9356              		.loc 1 1924 17 view .LVU3010
 9357 12dc 06F00F06 		and	r6, r6, #15
 9358              	.LVL919:
1925:Core/Src/main.c ****         float cutoff, resonance;
 9359              		.loc 1 1925 9 is_stmt 1 view .LVU3011
1925:Core/Src/main.c ****         float cutoff, resonance;
 9360              		.loc 1 1925 39 is_stmt 0 view .LVU3012
 9361 12e0 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9362              	.LVL920:
1925:Core/Src/main.c ****         float cutoff, resonance;
 9363              		.loc 1 1925 30 view .LVU3013
 9364 12e2 114B     		ldr	r3, .L950+32
 9365 12e4 9A55     		strb	r2, [r3, r6]
1926:Core/Src/main.c ****         memcpy(&cutoff, &payload[4], sizeof(float));
 9366              		.loc 1 1926 9 is_stmt 1 view .LVU3014
1927:Core/Src/main.c ****         memcpy(&resonance, &payload[8], sizeof(float));
 9367              		.loc 1 1927 9 view .LVU3015
1928:Core/Src/main.c ****         g_padFilterCutQ8[pad] = CutoffHzToQ8(cutoff);
 9368              		.loc 1 1928 9 view .LVU3016
 9369 12e6 D1F80880 		ldr	r8, [r1, #8]	@ unaligned
1929:Core/Src/main.c ****         g_padFilterResQ8[pad] = ResonanceToQ8(resonance);
 9370              		.loc 1 1929 9 view .LVU3017
1929:Core/Src/main.c ****         g_padFilterResQ8[pad] = ResonanceToQ8(resonance);
 9371              		.loc 1 1929 33 is_stmt 0 view .LVU3018
 9372 12ea 4B68     		ldr	r3, [r1, #4]	@ unaligned
 9373 12ec 00EE103A 		vmov	s0, r3	@ int
 9374 12f0 FFF7FEFF 		bl	CutoffHzToQ8
 9375              	.LVL921:
1929:Core/Src/main.c ****         g_padFilterResQ8[pad] = ResonanceToQ8(resonance);
 9376              		.loc 1 1929 31 discriminator 1 view .LVU3019
 9377 12f4 0D4B     		ldr	r3, .L950+36
 9378 12f6 9855     		strb	r0, [r3, r6]
1930:Core/Src/main.c ****       }
 9379              		.loc 1 1930 9 is_stmt 1 view .LVU3020
1930:Core/Src/main.c ****       }
 9380              		.loc 1 1930 33 is_stmt 0 view .LVU3021
 9381 12f8 00EE108A 		vmov	s0, r8
 9382 12fc FFF7FEFF 		bl	ResonanceToQ8
 9383              	.LVL922:
1930:Core/Src/main.c ****       }
 9384              		.loc 1 1930 31 discriminator 1 view .LVU3022
 9385 1300 0B4B     		ldr	r3, .L950+40
 9386 1302 9855     		strb	r0, [r3, r6]
 9387              	.LBE164:
1263:Core/Src/main.c **** 
 9388              		.loc 1 1263 11 view .LVU3023
 9389 1304 0126     		movs	r6, #1
 9390              	.LVL923:
1263:Core/Src/main.c **** 
 9391              		.loc 1 1263 11 view .LVU3024
 9392 1306 1BE3     		b	.L426
 9393              	.L951:
 9394              		.align	2
 9395              	.L950:
 9396 1308 00000000 		.word	g_sampleUpload
 9397 130c 00000000 		.word	g_samples
 9398 1310 00000000 		.word	g_samplesLoadedMask
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 268


 9399 1314 00008045 		.word	1166016512
 9400 1318 00000000 		.word	g_instPitchQ12
 9401 131c 00000000 		.word	g_padLoopEnabled
 9402 1320 00000000 		.word	g_padStutterEnabled
 9403 1324 00000000 		.word	g_padStutterInterval
 9404 1328 00000000 		.word	g_padFilterType
 9405 132c 00000000 		.word	g_padFilterCutQ8
 9406 1330 00000000 		.word	g_padFilterResQ8
 9407              	.LVL924:
 9408              	.L452:
1935:Core/Src/main.c ****       {
 9409              		.loc 1 1935 7 is_stmt 1 view .LVU3025
1935:Core/Src/main.c ****       {
 9410              		.loc 1 1935 10 is_stmt 0 view .LVU3026
 9411 1334 002A     		cmp	r2, #0
 9412 1336 00F0B383 		beq	.L813
 9413              	.LBB165:
1937:Core/Src/main.c ****         g_padFilterType[pad] = 0U;
 9414              		.loc 1 1937 9 is_stmt 1 view .LVU3027
1937:Core/Src/main.c ****         g_padFilterType[pad] = 0U;
 9415              		.loc 1 1937 30 is_stmt 0 view .LVU3028
 9416 133a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1937:Core/Src/main.c ****         g_padFilterType[pad] = 0U;
 9417              		.loc 1 1937 17 view .LVU3029
 9418 133c 03F00F03 		and	r3, r3, #15
 9419              	.LVL925:
1938:Core/Src/main.c ****         g_padFilterCutQ8[pad] = 0U;
 9420              		.loc 1 1938 9 is_stmt 1 view .LVU3030
1938:Core/Src/main.c ****         g_padFilterCutQ8[pad] = 0U;
 9421              		.loc 1 1938 30 is_stmt 0 view .LVU3031
 9422 1340 0022     		movs	r2, #0
 9423              	.LVL926:
1938:Core/Src/main.c ****         g_padFilterCutQ8[pad] = 0U;
 9424              		.loc 1 1938 30 view .LVU3032
 9425 1342 BF49     		ldr	r1, .L952
 9426              	.LVL927:
1938:Core/Src/main.c ****         g_padFilterCutQ8[pad] = 0U;
 9427              		.loc 1 1938 30 view .LVU3033
 9428 1344 CA54     		strb	r2, [r1, r3]
1939:Core/Src/main.c ****         g_padFilterResQ8[pad] = 0U;
 9429              		.loc 1 1939 9 is_stmt 1 view .LVU3034
1939:Core/Src/main.c ****         g_padFilterResQ8[pad] = 0U;
 9430              		.loc 1 1939 31 is_stmt 0 view .LVU3035
 9431 1346 BF49     		ldr	r1, .L952+4
 9432 1348 CA54     		strb	r2, [r1, r3]
1940:Core/Src/main.c ****       }
 9433              		.loc 1 1940 9 is_stmt 1 view .LVU3036
1940:Core/Src/main.c ****       }
 9434              		.loc 1 1940 31 is_stmt 0 view .LVU3037
 9435 134a BF49     		ldr	r1, .L952+8
 9436 134c CA54     		strb	r2, [r1, r3]
 9437              	.LBE165:
1263:Core/Src/main.c **** 
 9438              		.loc 1 1263 11 view .LVU3038
 9439 134e 0126     		movs	r6, #1
 9440              	.LVL928:
1263:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 269


 9441              		.loc 1 1263 11 view .LVU3039
 9442 1350 F6E2     		b	.L426
 9443              	.LVL929:
 9444              	.L443:
1945:Core/Src/main.c ****       {
 9445              		.loc 1 1945 7 is_stmt 1 view .LVU3040
1945:Core/Src/main.c ****       {
 9446              		.loc 1 1945 10 is_stmt 0 view .LVU3041
 9447 1352 0AB9     		cbnz	r2, .L933
1263:Core/Src/main.c **** 
 9448              		.loc 1 1263 11 view .LVU3042
 9449 1354 0126     		movs	r6, #1
 9450 1356 F3E2     		b	.L426
 9451              	.L933:
 9452              	.LBB166:
1947:Core/Src/main.c ****         ClearPadAllFx(pad);
 9453              		.loc 1 1947 9 is_stmt 1 view .LVU3043
1947:Core/Src/main.c ****         ClearPadAllFx(pad);
 9454              		.loc 1 1947 30 is_stmt 0 view .LVU3044
 9455 1358 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 9456              	.LVL930:
1948:Core/Src/main.c ****       }
 9457              		.loc 1 1948 9 is_stmt 1 view .LVU3045
 9458 135a 00F00F00 		and	r0, r0, #15
 9459              	.LVL931:
1948:Core/Src/main.c ****       }
 9460              		.loc 1 1948 9 is_stmt 0 view .LVU3046
 9461 135e FFF7FEFF 		bl	ClearPadAllFx
 9462              	.LVL932:
1948:Core/Src/main.c ****       }
 9463              		.loc 1 1948 9 view .LVU3047
 9464              	.LBE166:
1263:Core/Src/main.c **** 
 9465              		.loc 1 1263 11 view .LVU3048
 9466 1362 0126     		movs	r6, #1
 9467              	.LVL933:
1263:Core/Src/main.c **** 
 9468              		.loc 1 1263 11 view .LVU3049
 9469 1364 ECE2     		b	.L426
 9470              	.LVL934:
 9471              	.L445:
1953:Core/Src/main.c ****       {
 9472              		.loc 1 1953 7 is_stmt 1 view .LVU3050
1953:Core/Src/main.c ****       {
 9473              		.loc 1 1953 10 is_stmt 0 view .LVU3051
 9474 1366 132A     		cmp	r2, #19
 9475 1368 40F29C83 		bls	.L815
 9476              	.LBB167:
1955:Core/Src/main.c ****         g_padScratchActive[pad] = payload[1] ? 1U : 0U;
 9477              		.loc 1 1955 9 is_stmt 1 view .LVU3052
1955:Core/Src/main.c ****         g_padScratchActive[pad] = payload[1] ? 1U : 0U;
 9478              		.loc 1 1955 30 is_stmt 0 view .LVU3053
 9479 136c 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
1955:Core/Src/main.c ****         g_padScratchActive[pad] = payload[1] ? 1U : 0U;
 9480              		.loc 1 1955 17 view .LVU3054
 9481 136e 06F00F06 		and	r6, r6, #15
 9482              	.LVL935:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 270


1956:Core/Src/main.c **** 
 9483              		.loc 1 1956 9 is_stmt 1 view .LVU3055
1956:Core/Src/main.c **** 
 9484              		.loc 1 1956 42 is_stmt 0 view .LVU3056
 9485 1372 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
1956:Core/Src/main.c **** 
 9486              		.loc 1 1956 33 view .LVU3057
 9487 1374 03B1     		cbz	r3, .L672
1956:Core/Src/main.c **** 
 9488              		.loc 1 1956 33 discriminator 1 view .LVU3058
 9489 1376 0123     		movs	r3, #1
 9490              	.L672:
1956:Core/Src/main.c **** 
 9491              		.loc 1 1956 33 discriminator 4 view .LVU3059
 9492 1378 B44A     		ldr	r2, .L952+12
 9493              	.LVL936:
1956:Core/Src/main.c **** 
 9494              		.loc 1 1956 33 discriminator 4 view .LVU3060
 9495 137a 9355     		strb	r3, [r2, r6]
1958:Core/Src/main.c ****         memcpy(&rate, &payload[4], sizeof(float));
 9496              		.loc 1 1958 9 is_stmt 1 view .LVU3061
1959:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
 9497              		.loc 1 1959 9 view .LVU3062
 9498 137c 7968     		ldr	r1, [r7, #4]	@ unaligned
 9499              	.LVL937:
1959:Core/Src/main.c ****         memcpy(&depth, &payload[8], sizeof(float));
 9500              		.loc 1 1959 9 is_stmt 0 view .LVU3063
 9501 137e 07EE901A 		vmov	s15, r1
1960:Core/Src/main.c ****         memcpy(&cutoff, &payload[12], sizeof(float));
 9502              		.loc 1 1960 9 is_stmt 1 view .LVU3064
 9503 1382 BA68     		ldr	r2, [r7, #8]	@ unaligned
 9504 1384 07EE102A 		vmov	s14, r2
1961:Core/Src/main.c ****         memcpy(&crackle, &payload[16], sizeof(float));
 9505              		.loc 1 1961 9 view .LVU3065
 9506 1388 FB68     		ldr	r3, [r7, #12]	@ unaligned
 9507 138a 00EE103A 		vmov	s0, r3	@ int
1962:Core/Src/main.c **** 
 9508              		.loc 1 1962 9 view .LVU3066
 9509 138e 3B69     		ldr	r3, [r7, #16]	@ unaligned
 9510 1390 08EE103A 		vmov	s16, r3
1964:Core/Src/main.c ****         if (rate > 20.0f) rate = 20.0f;
 9511              		.loc 1 1964 9 view .LVU3067
1964:Core/Src/main.c ****         if (rate > 20.0f) rate = 20.0f;
 9512              		.loc 1 1964 12 is_stmt 0 view .LVU3068
 9513 1394 F6EE006A 		vmov.f32	s13, #5.0e-1
 9514 1398 F4EEE67A 		vcmpe.f32	s15, s13
 9515 139c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9516 13a0 01D5     		bpl	.L673
1964:Core/Src/main.c ****         if (rate > 20.0f) rate = 20.0f;
 9517              		.loc 1 1964 26 is_stmt 1 discriminator 1 view .LVU3069
1964:Core/Src/main.c ****         if (rate > 20.0f) rate = 20.0f;
 9518              		.loc 1 1964 31 is_stmt 0 discriminator 1 view .LVU3070
 9519 13a2 F0EE667A 		vmov.f32	s15, s13
 9520              	.L673:
1965:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 9521              		.loc 1 1965 9 is_stmt 1 view .LVU3071
1965:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 271


 9522              		.loc 1 1965 12 is_stmt 0 view .LVU3072
 9523 13a6 F3EE046A 		vmov.f32	s13, #2.0e+1
 9524 13aa F4EEE67A 		vcmpe.f32	s15, s13
 9525 13ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9526 13b2 01DD     		ble	.L675
1965:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 9527              		.loc 1 1965 27 is_stmt 1 discriminator 1 view .LVU3073
1965:Core/Src/main.c ****         if (depth < 0.0f) depth = 0.0f;
 9528              		.loc 1 1965 32 is_stmt 0 discriminator 1 view .LVU3074
 9529 13b4 F0EE667A 		vmov.f32	s15, s13
 9530              	.L675:
1966:Core/Src/main.c ****         if (depth > 1.0f) depth = 1.0f;
 9531              		.loc 1 1966 9 is_stmt 1 view .LVU3075
1966:Core/Src/main.c ****         if (depth > 1.0f) depth = 1.0f;
 9532              		.loc 1 1966 12 is_stmt 0 view .LVU3076
 9533 13b8 06EE902A 		vmov	s13, r2
 9534 13bc F5EEC06A 		vcmpe.f32	s13, #0
 9535 13c0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9536 13c4 40D4     		bmi	.L934
 9537              	.L677:
1967:Core/Src/main.c ****         if (crackle < 0.0f) crackle = 0.0f;
 9538              		.loc 1 1967 9 is_stmt 1 view .LVU3077
1967:Core/Src/main.c ****         if (crackle < 0.0f) crackle = 0.0f;
 9539              		.loc 1 1967 12 is_stmt 0 view .LVU3078
 9540 13c6 F7EE006A 		vmov.f32	s13, #1.0e+0
 9541 13ca B4EEE67A 		vcmpe.f32	s14, s13
 9542 13ce F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9543 13d2 01DD     		ble	.L679
1967:Core/Src/main.c ****         if (crackle < 0.0f) crackle = 0.0f;
 9544              		.loc 1 1967 27 is_stmt 1 discriminator 1 view .LVU3079
1967:Core/Src/main.c ****         if (crackle < 0.0f) crackle = 0.0f;
 9545              		.loc 1 1967 33 is_stmt 0 discriminator 1 view .LVU3080
 9546 13d4 B0EE667A 		vmov.f32	s14, s13
 9547              	.L679:
1968:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
 9548              		.loc 1 1968 9 is_stmt 1 view .LVU3081
1968:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
 9549              		.loc 1 1968 12 is_stmt 0 view .LVU3082
 9550 13d8 06EE903A 		vmov	s13, r3
 9551 13dc F5EEC06A 		vcmpe.f32	s13, #0
 9552 13e0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9553 13e4 33D4     		bmi	.L935
 9554              	.L681:
1969:Core/Src/main.c **** 
 9555              		.loc 1 1969 9 is_stmt 1 view .LVU3083
1969:Core/Src/main.c **** 
 9556              		.loc 1 1969 12 is_stmt 0 view .LVU3084
 9557 13e6 F7EE006A 		vmov.f32	s13, #1.0e+0
 9558 13ea B4EEE68A 		vcmpe.f32	s16, s13
 9559 13ee F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9560 13f2 01DD     		ble	.L683
1969:Core/Src/main.c **** 
 9561              		.loc 1 1969 29 is_stmt 1 discriminator 1 view .LVU3085
1969:Core/Src/main.c **** 
 9562              		.loc 1 1969 37 is_stmt 0 discriminator 1 view .LVU3086
 9563 13f4 B0EE668A 		vmov.f32	s16, s13
 9564              	.L683:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 272


1971:Core/Src/main.c ****         g_padScratchDepthQ8[pad] = (uint8_t)(depth * 255.0f);
 9565              		.loc 1 1971 9 is_stmt 1 view .LVU3087
1971:Core/Src/main.c ****         g_padScratchDepthQ8[pad] = (uint8_t)(depth * 255.0f);
 9566              		.loc 1 1971 51 is_stmt 0 view .LVU3088
 9567 13f8 DFED956A 		vldr.32	s13, .L952+16
 9568 13fc 67EEA67A 		vmul.f32	s15, s15, s13
1971:Core/Src/main.c ****         g_padScratchDepthQ8[pad] = (uint8_t)(depth * 255.0f);
 9569              		.loc 1 1971 35 view .LVU3089
 9570 1400 FCEEE77A 		vcvt.u32.f32	s15, s15
 9571 1404 17EE903A 		vmov	r3, s15	@ int
 9572 1408 9BB2     		uxth	r3, r3
1971:Core/Src/main.c ****         g_padScratchDepthQ8[pad] = (uint8_t)(depth * 255.0f);
 9573              		.loc 1 1971 33 view .LVU3090
 9574 140a 924A     		ldr	r2, .L952+20
 9575 140c 22F81630 		strh	r3, [r2, r6, lsl #1]	@ movhi
1972:Core/Src/main.c ****         g_padScratchCutQ8[pad] = CutoffHzToQ8(cutoff);
 9576              		.loc 1 1972 9 is_stmt 1 view .LVU3091
1972:Core/Src/main.c ****         g_padScratchCutQ8[pad] = CutoffHzToQ8(cutoff);
 9577              		.loc 1 1972 52 is_stmt 0 view .LVU3092
 9578 1410 DFED918A 		vldr.32	s17, .L952+24
 9579 1414 27EE287A 		vmul.f32	s14, s14, s17
1972:Core/Src/main.c ****         g_padScratchCutQ8[pad] = CutoffHzToQ8(cutoff);
 9580              		.loc 1 1972 36 view .LVU3093
 9581 1418 FCEEC77A 		vcvt.u32.f32	s15, s14
 9582 141c CDED017A 		vstr.32	s15, [sp, #4]	@ int
 9583 1420 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1972:Core/Src/main.c ****         g_padScratchCutQ8[pad] = CutoffHzToQ8(cutoff);
 9584              		.loc 1 1972 34 view .LVU3094
 9585 1424 8D4A     		ldr	r2, .L952+28
 9586 1426 9355     		strb	r3, [r2, r6]
1973:Core/Src/main.c ****         g_padScratchCrackleQ8[pad] = (uint8_t)(crackle * 255.0f);
 9587              		.loc 1 1973 9 is_stmt 1 view .LVU3095
1973:Core/Src/main.c ****         g_padScratchCrackleQ8[pad] = (uint8_t)(crackle * 255.0f);
 9588              		.loc 1 1973 34 is_stmt 0 view .LVU3096
 9589 1428 FFF7FEFF 		bl	CutoffHzToQ8
 9590              	.LVL938:
1973:Core/Src/main.c ****         g_padScratchCrackleQ8[pad] = (uint8_t)(crackle * 255.0f);
 9591              		.loc 1 1973 32 discriminator 1 view .LVU3097
 9592 142c 8C4B     		ldr	r3, .L952+32
 9593 142e 9855     		strb	r0, [r3, r6]
1974:Core/Src/main.c ****       }
 9594              		.loc 1 1974 9 is_stmt 1 view .LVU3098
1974:Core/Src/main.c ****       }
 9595              		.loc 1 1974 56 is_stmt 0 view .LVU3099
 9596 1430 28EE288A 		vmul.f32	s16, s16, s17
1974:Core/Src/main.c ****       }
 9597              		.loc 1 1974 38 view .LVU3100
 9598 1434 FCEEC87A 		vcvt.u32.f32	s15, s16
 9599 1438 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 9600 143c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
1974:Core/Src/main.c ****       }
 9601              		.loc 1 1974 36 view .LVU3101
 9602 1440 884A     		ldr	r2, .L952+36
 9603 1442 9355     		strb	r3, [r2, r6]
 9604              	.LBE167:
1263:Core/Src/main.c **** 
 9605              		.loc 1 1263 11 view .LVU3102
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 273


 9606 1444 0126     		movs	r6, #1
 9607              	.LVL939:
1263:Core/Src/main.c **** 
 9608              		.loc 1 1263 11 view .LVU3103
 9609 1446 7BE2     		b	.L426
 9610              	.LVL940:
 9611              	.L934:
 9612              	.LBB168:
1966:Core/Src/main.c ****         if (depth > 1.0f) depth = 1.0f;
 9613              		.loc 1 1966 27 is_stmt 1 discriminator 1 view .LVU3104
1966:Core/Src/main.c ****         if (depth > 1.0f) depth = 1.0f;
 9614              		.loc 1 1966 33 is_stmt 0 discriminator 1 view .LVU3105
 9615 1448 9FED877A 		vldr.32	s14, .L952+40
 9616 144c BBE7     		b	.L677
 9617              	.L935:
1968:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
 9618              		.loc 1 1968 29 is_stmt 1 discriminator 1 view .LVU3106
1968:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
 9619              		.loc 1 1968 37 is_stmt 0 discriminator 1 view .LVU3107
 9620 144e 9FED868A 		vldr.32	s16, .L952+40
 9621 1452 C8E7     		b	.L681
 9622              	.LVL941:
 9623              	.L444:
1968:Core/Src/main.c ****         if (crackle > 1.0f) crackle = 1.0f;
 9624              		.loc 1 1968 37 discriminator 1 view .LVU3108
 9625              	.LBE168:
1979:Core/Src/main.c ****       {
 9626              		.loc 1 1979 7 is_stmt 1 view .LVU3109
1979:Core/Src/main.c ****       {
 9627              		.loc 1 1979 10 is_stmt 0 view .LVU3110
 9628 1454 0F2A     		cmp	r2, #15
 9629 1456 40F22783 		bls	.L816
 9630              	.LBB169:
1981:Core/Src/main.c ****         g_padTurnActive[pad] = payload[1] ? 1U : 0U;
 9631              		.loc 1 1981 9 is_stmt 1 view .LVU3111
1981:Core/Src/main.c ****         g_padTurnActive[pad] = payload[1] ? 1U : 0U;
 9632              		.loc 1 1981 30 is_stmt 0 view .LVU3112
 9633 145a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1981:Core/Src/main.c ****         g_padTurnActive[pad] = payload[1] ? 1U : 0U;
 9634              		.loc 1 1981 17 view .LVU3113
 9635 145c 03F00F03 		and	r3, r3, #15
 9636              	.LVL942:
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9637              		.loc 1 1982 9 is_stmt 1 view .LVU3114
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9638              		.loc 1 1982 39 is_stmt 0 view .LVU3115
 9639 1460 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9640              	.LVL943:
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9641              		.loc 1 1982 30 view .LVU3116
 9642 1462 02B1     		cbz	r2, .L685
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9643              		.loc 1 1982 30 discriminator 1 view .LVU3117
 9644 1464 0122     		movs	r2, #1
 9645              	.L685:
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9646              		.loc 1 1982 30 discriminator 4 view .LVU3118
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 274


 9647 1466 8149     		ldr	r1, .L952+44
 9648              	.LVL944:
1982:Core/Src/main.c ****         g_padTurnAuto[pad] = payload[2] ? 1U : 0U;
 9649              		.loc 1 1982 30 discriminator 4 view .LVU3119
 9650 1468 CA54     		strb	r2, [r1, r3]
1983:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
 9651              		.loc 1 1983 9 is_stmt 1 view .LVU3120
1983:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
 9652              		.loc 1 1983 37 is_stmt 0 view .LVU3121
 9653 146a BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
1983:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
 9654              		.loc 1 1983 28 view .LVU3122
 9655 146c 02B1     		cbz	r2, .L686
1983:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
 9656              		.loc 1 1983 28 discriminator 1 view .LVU3123
 9657 146e 0122     		movs	r2, #1
 9658              	.L686:
1983:Core/Src/main.c ****         g_padTurnMode[pad] = (int8_t)payload[3];
 9659              		.loc 1 1983 28 discriminator 4 view .LVU3124
 9660 1470 7F49     		ldr	r1, .L952+48
 9661 1472 CA54     		strb	r2, [r1, r3]
1984:Core/Src/main.c ****         g_padTurnBrakeMs[pad] = (uint16_t)(payload[4] | (payload[5] << 8));
 9662              		.loc 1 1984 9 is_stmt 1 view .LVU3125
1984:Core/Src/main.c ****         g_padTurnBrakeMs[pad] = (uint16_t)(payload[4] | (payload[5] << 8));
 9663              		.loc 1 1984 30 is_stmt 0 view .LVU3126
 9664 1474 97F90310 		ldrsb	r1, [r7, #3]
1984:Core/Src/main.c ****         g_padTurnBrakeMs[pad] = (uint16_t)(payload[4] | (payload[5] << 8));
 9665              		.loc 1 1984 28 view .LVU3127
 9666 1478 7E4A     		ldr	r2, .L952+52
 9667 147a D154     		strb	r1, [r2, r3]
1985:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
 9668              		.loc 1 1985 9 is_stmt 1 view .LVU3128
1985:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
 9669              		.loc 1 1985 51 is_stmt 0 view .LVU3129
 9670 147c 3A79     		ldrb	r2, [r7, #4]	@ zero_extendqisi2
1985:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
 9671              		.loc 1 1985 65 view .LVU3130
 9672 147e 7979     		ldrb	r1, [r7, #5]	@ zero_extendqisi2
1985:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
 9673              		.loc 1 1985 33 view .LVU3131
 9674 1480 42EA0122 		orr	r2, r2, r1, lsl #8
1985:Core/Src/main.c ****         g_padTurnBackspinMs[pad] = (uint16_t)(payload[6] | (payload[7] << 8));
 9675              		.loc 1 1985 31 view .LVU3132
 9676 1484 7C49     		ldr	r1, .L952+56
 9677 1486 21F81320 		strh	r2, [r1, r3, lsl #1]	@ movhi
1986:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
 9678              		.loc 1 1986 9 is_stmt 1 view .LVU3133
1986:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
 9679              		.loc 1 1986 54 is_stmt 0 view .LVU3134
 9680 148a BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
1986:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
 9681              		.loc 1 1986 68 view .LVU3135
 9682 148c F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
1986:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
 9683              		.loc 1 1986 36 view .LVU3136
 9684 148e 42EA0022 		orr	r2, r2, r0, lsl #8
1986:Core/Src/main.c ****         if (g_padTurnBrakeMs[pad] < 20U) g_padTurnBrakeMs[pad] = 20U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 275


 9685              		.loc 1 1986 34 view .LVU3137
 9686 1492 7A48     		ldr	r0, .L952+60
 9687 1494 20F81320 		strh	r2, [r0, r3, lsl #1]	@ movhi
1987:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
 9688              		.loc 1 1987 9 is_stmt 1 view .LVU3138
1987:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
 9689              		.loc 1 1987 29 is_stmt 0 view .LVU3139
 9690 1498 31F81320 		ldrh	r2, [r1, r3, lsl #1]
 9691 149c 92B2     		uxth	r2, r2
1987:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
 9692              		.loc 1 1987 12 view .LVU3140
 9693 149e 132A     		cmp	r2, #19
 9694 14a0 03D8     		bhi	.L687
1987:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
 9695              		.loc 1 1987 42 is_stmt 1 discriminator 1 view .LVU3141
1987:Core/Src/main.c ****         if (g_padTurnBackspinMs[pad] < 20U) g_padTurnBackspinMs[pad] = 20U;
 9696              		.loc 1 1987 64 is_stmt 0 discriminator 1 view .LVU3142
 9697 14a2 0A46     		mov	r2, r1
 9698 14a4 1421     		movs	r1, #20
 9699 14a6 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 9700              	.L687:
1988:Core/Src/main.c **** 
 9701              		.loc 1 1988 9 is_stmt 1 view .LVU3143
1988:Core/Src/main.c **** 
 9702              		.loc 1 1988 32 is_stmt 0 view .LVU3144
 9703 14aa 744A     		ldr	r2, .L952+60
 9704 14ac 32F81320 		ldrh	r2, [r2, r3, lsl #1]
 9705 14b0 92B2     		uxth	r2, r2
1988:Core/Src/main.c **** 
 9706              		.loc 1 1988 12 view .LVU3145
 9707 14b2 132A     		cmp	r2, #19
 9708 14b4 03D8     		bhi	.L688
1988:Core/Src/main.c **** 
 9709              		.loc 1 1988 45 is_stmt 1 discriminator 1 view .LVU3146
1988:Core/Src/main.c **** 
 9710              		.loc 1 1988 70 is_stmt 0 discriminator 1 view .LVU3147
 9711 14b6 714A     		ldr	r2, .L952+60
 9712 14b8 1421     		movs	r1, #20
 9713 14ba 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 9714              	.L688:
1990:Core/Src/main.c ****         memcpy(&transformRate, &payload[8], sizeof(float));
 9715              		.loc 1 1990 9 is_stmt 1 view .LVU3148
1991:Core/Src/main.c ****         memcpy(&vinylNoise, &payload[12], sizeof(float));
 9716              		.loc 1 1991 9 view .LVU3149
 9717 14be B968     		ldr	r1, [r7, #8]	@ unaligned
 9718 14c0 07EE901A 		vmov	s15, r1
1992:Core/Src/main.c ****         if (transformRate < 0.2f) transformRate = 0.2f;
 9719              		.loc 1 1992 9 view .LVU3150
 9720 14c4 FA68     		ldr	r2, [r7, #12]	@ unaligned
 9721 14c6 07EE102A 		vmov	s14, r2
1993:Core/Src/main.c ****         if (transformRate > 30.0f) transformRate = 30.0f;
 9722              		.loc 1 1993 9 view .LVU3151
1993:Core/Src/main.c ****         if (transformRate > 30.0f) transformRate = 30.0f;
 9723              		.loc 1 1993 12 is_stmt 0 view .LVU3152
 9724 14ca DFED6D6A 		vldr.32	s13, .L952+64
 9725 14ce F4EEE67A 		vcmpe.f32	s15, s13
 9726 14d2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 276


 9727 14d6 01D5     		bpl	.L689
1993:Core/Src/main.c ****         if (transformRate > 30.0f) transformRate = 30.0f;
 9728              		.loc 1 1993 35 is_stmt 1 discriminator 1 view .LVU3153
1993:Core/Src/main.c ****         if (transformRate > 30.0f) transformRate = 30.0f;
 9729              		.loc 1 1993 49 is_stmt 0 discriminator 1 view .LVU3154
 9730 14d8 F0EE667A 		vmov.f32	s15, s13
 9731              	.L689:
1994:Core/Src/main.c ****         if (vinylNoise < 0.0f) vinylNoise = 0.0f;
 9732              		.loc 1 1994 9 is_stmt 1 view .LVU3155
1994:Core/Src/main.c ****         if (vinylNoise < 0.0f) vinylNoise = 0.0f;
 9733              		.loc 1 1994 12 is_stmt 0 view .LVU3156
 9734 14dc F3EE0E6A 		vmov.f32	s13, #3.0e+1
 9735 14e0 F4EEE67A 		vcmpe.f32	s15, s13
 9736 14e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9737 14e8 01DD     		ble	.L691
1994:Core/Src/main.c ****         if (vinylNoise < 0.0f) vinylNoise = 0.0f;
 9738              		.loc 1 1994 36 is_stmt 1 discriminator 1 view .LVU3157
1994:Core/Src/main.c ****         if (vinylNoise < 0.0f) vinylNoise = 0.0f;
 9739              		.loc 1 1994 50 is_stmt 0 discriminator 1 view .LVU3158
 9740 14ea F0EE667A 		vmov.f32	s15, s13
 9741              	.L691:
1995:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
 9742              		.loc 1 1995 9 is_stmt 1 view .LVU3159
1995:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
 9743              		.loc 1 1995 12 is_stmt 0 view .LVU3160
 9744 14ee 06EE902A 		vmov	s13, r2
 9745 14f2 F5EEC06A 		vcmpe.f32	s13, #0
 9746 14f6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9747 14fa 22D4     		bmi	.L936
 9748              	.L693:
1996:Core/Src/main.c **** 
 9749              		.loc 1 1996 9 is_stmt 1 view .LVU3161
1996:Core/Src/main.c **** 
 9750              		.loc 1 1996 12 is_stmt 0 view .LVU3162
 9751 14fc F7EE006A 		vmov.f32	s13, #1.0e+0
 9752 1500 B4EEE67A 		vcmpe.f32	s14, s13
 9753 1504 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9754 1508 01DD     		ble	.L695
1996:Core/Src/main.c **** 
 9755              		.loc 1 1996 32 is_stmt 1 discriminator 1 view .LVU3163
1996:Core/Src/main.c **** 
 9756              		.loc 1 1996 43 is_stmt 0 discriminator 1 view .LVU3164
 9757 150a B0EE667A 		vmov.f32	s14, s13
 9758              	.L695:
1998:Core/Src/main.c ****         g_padTurnNoiseQ8[pad] = (uint8_t)(vinylNoise * 255.0f);
 9759              		.loc 1 1998 9 is_stmt 1 view .LVU3165
1998:Core/Src/main.c ****         g_padTurnNoiseQ8[pad] = (uint8_t)(vinylNoise * 255.0f);
 9760              		.loc 1 1998 57 is_stmt 0 view .LVU3166
 9761 150e DFED506A 		vldr.32	s13, .L952+16
 9762 1512 67EEA67A 		vmul.f32	s15, s15, s13
1998:Core/Src/main.c ****         g_padTurnNoiseQ8[pad] = (uint8_t)(vinylNoise * 255.0f);
 9763              		.loc 1 1998 32 view .LVU3167
 9764 1516 FCEEE77A 		vcvt.u32.f32	s15, s15
 9765 151a 17EE902A 		vmov	r2, s15	@ int
 9766 151e 92B2     		uxth	r2, r2
1998:Core/Src/main.c ****         g_padTurnNoiseQ8[pad] = (uint8_t)(vinylNoise * 255.0f);
 9767              		.loc 1 1998 30 view .LVU3168
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 277


 9768 1520 5849     		ldr	r1, .L952+68
 9769 1522 21F81320 		strh	r2, [r1, r3, lsl #1]	@ movhi
1999:Core/Src/main.c ****       }
 9770              		.loc 1 1999 9 is_stmt 1 view .LVU3169
1999:Core/Src/main.c ****       }
 9771              		.loc 1 1999 54 is_stmt 0 view .LVU3170
 9772 1526 DFED4C7A 		vldr.32	s15, .L952+24
 9773 152a 27EE277A 		vmul.f32	s14, s14, s15
1999:Core/Src/main.c ****       }
 9774              		.loc 1 1999 33 view .LVU3171
 9775 152e FCEEC77A 		vcvt.u32.f32	s15, s14
 9776 1532 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 9777 1536 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
1999:Core/Src/main.c ****       }
 9778              		.loc 1 1999 31 view .LVU3172
 9779 153a 5349     		ldr	r1, .L952+72
 9780 153c CA54     		strb	r2, [r1, r3]
 9781              	.LBE169:
1263:Core/Src/main.c **** 
 9782              		.loc 1 1263 11 view .LVU3173
 9783 153e 0126     		movs	r6, #1
 9784              	.LVL945:
1263:Core/Src/main.c **** 
 9785              		.loc 1 1263 11 view .LVU3174
 9786 1540 FEE1     		b	.L426
 9787              	.L936:
 9788              	.LBB170:
1995:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
 9789              		.loc 1 1995 32 is_stmt 1 discriminator 1 view .LVU3175
1995:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
 9790              		.loc 1 1995 43 is_stmt 0 discriminator 1 view .LVU3176
 9791 1542 9FED497A 		vldr.32	s14, .L952+40
 9792 1546 D9E7     		b	.L693
 9793              	.LVL946:
 9794              	.L460:
1995:Core/Src/main.c ****         if (vinylNoise > 1.0f) vinylNoise = 1.0f;
 9795              		.loc 1 1995 43 discriminator 1 view .LVU3177
 9796              	.LBE170:
2004:Core/Src/main.c ****       {
 9797              		.loc 1 2004 7 is_stmt 1 view .LVU3178
2004:Core/Src/main.c ****       {
 9798              		.loc 1 2004 10 is_stmt 0 view .LVU3179
 9799 1548 012A     		cmp	r2, #1
 9800 154a 40F2AF82 		bls	.L817
 9801              	.LBB171:
2006:Core/Src/main.c ****         uint8_t amount = payload[1];
 9802              		.loc 1 2006 9 is_stmt 1 view .LVU3180
2006:Core/Src/main.c ****         uint8_t amount = payload[1];
 9803              		.loc 1 2006 32 is_stmt 0 view .LVU3181
 9804 154e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2006:Core/Src/main.c ****         uint8_t amount = payload[1];
 9805              		.loc 1 2006 17 view .LVU3182
 9806 1550 03F00F03 		and	r3, r3, #15
 9807              	.LVL947:
2007:Core/Src/main.c ****         if (len >= 5U)
 9808              		.loc 1 2007 9 is_stmt 1 view .LVU3183
2007:Core/Src/main.c ****         if (len >= 5U)
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 278


 9809              		.loc 1 2007 17 is_stmt 0 view .LVU3184
 9810 1554 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9811              	.LVL948:
2008:Core/Src/main.c ****         {
 9812              		.loc 1 2008 9 is_stmt 1 view .LVU3185
2008:Core/Src/main.c ****         {
 9813              		.loc 1 2008 12 is_stmt 0 view .LVU3186
 9814 1556 042E     		cmp	r6, #4
 9815 1558 1BD9     		bls	.L697
 9816              	.LBB172:
2010:Core/Src/main.c ****           memcpy(&d, &payload[1], sizeof(float));
 9817              		.loc 1 2010 11 is_stmt 1 view .LVU3187
2011:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
 9818              		.loc 1 2011 11 view .LVU3188
 9819 155a D1F80120 		ldr	r2, [r1, #1]	@ unaligned
 9820              	.LVL949:
2011:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
 9821              		.loc 1 2011 11 is_stmt 0 view .LVU3189
 9822 155e 07EE902A 		vmov	s15, r2
2012:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9823              		.loc 1 2012 11 is_stmt 1 view .LVU3190
2012:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9824              		.loc 1 2012 14 is_stmt 0 view .LVU3191
 9825 1562 F5EEC07A 		vcmpe.f32	s15, #0
 9826 1566 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9827 156a 16D4     		bmi	.L937
 9828              	.L698:
2013:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9829              		.loc 1 2013 11 is_stmt 1 view .LVU3192
2013:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9830              		.loc 1 2013 14 is_stmt 0 view .LVU3193
 9831 156c B7EE007A 		vmov.f32	s14, #1.0e+0
 9832 1570 F4EEC77A 		vcmpe.f32	s15, s14
 9833 1574 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9834 1578 01DD     		ble	.L700
2013:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9835              		.loc 1 2013 25 is_stmt 1 discriminator 1 view .LVU3194
2013:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9836              		.loc 1 2013 27 is_stmt 0 discriminator 1 view .LVU3195
 9837 157a F0EE477A 		vmov.f32	s15, s14
 9838              	.L700:
2014:Core/Src/main.c ****         }
 9839              		.loc 1 2014 11 is_stmt 1 view .LVU3196
2014:Core/Src/main.c ****         }
 9840              		.loc 1 2014 32 is_stmt 0 view .LVU3197
 9841 157e 9FED367A 		vldr.32	s14, .L952+24
 9842 1582 67EE877A 		vmul.f32	s15, s15, s14
2014:Core/Src/main.c ****         }
 9843              		.loc 1 2014 18 view .LVU3198
 9844 1586 FCEEE77A 		vcvt.u32.f32	s15, s15
 9845 158a CDED017A 		vstr.32	s15, [sp, #4]	@ int
 9846 158e 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 9847              	.L697:
 9848              	.LVL950:
2014:Core/Src/main.c ****         }
 9849              		.loc 1 2014 18 view .LVU3199
 9850              	.LBE172:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 279


2016:Core/Src/main.c ****       }
 9851              		.loc 1 2016 9 is_stmt 1 view .LVU3200
2016:Core/Src/main.c ****       }
 9852              		.loc 1 2016 30 is_stmt 0 view .LVU3201
 9853 1592 3E49     		ldr	r1, .L952+76
 9854              	.LVL951:
2016:Core/Src/main.c ****       }
 9855              		.loc 1 2016 30 view .LVU3202
 9856 1594 CA54     		strb	r2, [r1, r3]
 9857              	.LBE171:
1263:Core/Src/main.c **** 
 9858              		.loc 1 1263 11 view .LVU3203
 9859 1596 0126     		movs	r6, #1
 9860              	.LVL952:
1263:Core/Src/main.c **** 
 9861              		.loc 1 1263 11 view .LVU3204
 9862 1598 D2E1     		b	.L426
 9863              	.LVL953:
 9864              	.L937:
 9865              	.LBB174:
 9866              	.LBB173:
2012:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9867              		.loc 1 2012 25 is_stmt 1 discriminator 1 view .LVU3205
2012:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9868              		.loc 1 2012 27 is_stmt 0 discriminator 1 view .LVU3206
 9869 159a DFED337A 		vldr.32	s15, .L952+40
 9870 159e E5E7     		b	.L698
 9871              	.LVL954:
 9872              	.L459:
2012:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9873              		.loc 1 2012 27 discriminator 1 view .LVU3207
 9874              	.LBE173:
 9875              	.LBE174:
2021:Core/Src/main.c ****       {
 9876              		.loc 1 2021 7 is_stmt 1 view .LVU3208
2021:Core/Src/main.c ****       {
 9877              		.loc 1 2021 10 is_stmt 0 view .LVU3209
 9878 15a0 012A     		cmp	r2, #1
 9879 15a2 40F28582 		bls	.L818
 9880              	.LBB175:
2023:Core/Src/main.c ****         uint8_t bits = payload[1];
 9881              		.loc 1 2023 9 is_stmt 1 view .LVU3210
2023:Core/Src/main.c ****         uint8_t bits = payload[1];
 9882              		.loc 1 2023 32 is_stmt 0 view .LVU3211
 9883 15a6 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 9884              	.LVL955:
2023:Core/Src/main.c ****         uint8_t bits = payload[1];
 9885              		.loc 1 2023 17 view .LVU3212
 9886 15a8 02F00F02 		and	r2, r2, #15
 9887              	.LVL956:
2024:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
 9888              		.loc 1 2024 9 is_stmt 1 view .LVU3213
2024:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
 9889              		.loc 1 2024 17 is_stmt 0 view .LVU3214
 9890 15ac 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 9891              	.LVL957:
2025:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 280


 9892              		.loc 1 2025 9 is_stmt 1 view .LVU3215
2025:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 9893              		.loc 1 2025 12 is_stmt 0 view .LVU3216
 9894 15ae 032B     		cmp	r3, #3
 9895 15b0 03D9     		bls	.L819
2026:Core/Src/main.c ****         g_trackBitDepth[track] = bits;
 9896              		.loc 1 2026 9 is_stmt 1 view .LVU3217
2026:Core/Src/main.c ****         g_trackBitDepth[track] = bits;
 9897              		.loc 1 2026 12 is_stmt 0 view .LVU3218
 9898 15b2 102B     		cmp	r3, #16
 9899 15b4 02D9     		bls	.L702
2026:Core/Src/main.c ****         g_trackBitDepth[track] = bits;
 9900              		.loc 1 2026 30 discriminator 1 view .LVU3219
 9901 15b6 1023     		movs	r3, #16
 9902              	.LVL958:
2026:Core/Src/main.c ****         g_trackBitDepth[track] = bits;
 9903              		.loc 1 2026 30 discriminator 1 view .LVU3220
 9904 15b8 00E0     		b	.L702
 9905              	.LVL959:
 9906              	.L819:
2025:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 9907              		.loc 1 2025 29 discriminator 1 view .LVU3221
 9908 15ba 0423     		movs	r3, #4
 9909              	.LVL960:
 9910              	.L702:
2027:Core/Src/main.c ****       }
 9911              		.loc 1 2027 9 is_stmt 1 view .LVU3222
2027:Core/Src/main.c ****       }
 9912              		.loc 1 2027 32 is_stmt 0 view .LVU3223
 9913 15bc 3449     		ldr	r1, .L952+80
 9914              	.LVL961:
2027:Core/Src/main.c ****       }
 9915              		.loc 1 2027 32 view .LVU3224
 9916 15be 8B54     		strb	r3, [r1, r2]
 9917              	.LBE175:
1263:Core/Src/main.c **** 
 9918              		.loc 1 1263 11 view .LVU3225
 9919 15c0 0126     		movs	r6, #1
 9920              	.LVL962:
1263:Core/Src/main.c **** 
 9921              		.loc 1 1263 11 view .LVU3226
 9922 15c2 BDE1     		b	.L426
 9923              	.LVL963:
 9924              	.L451:
2032:Core/Src/main.c ****       {
 9925              		.loc 1 2032 7 is_stmt 1 view .LVU3227
2032:Core/Src/main.c ****       {
 9926              		.loc 1 2032 10 is_stmt 0 view .LVU3228
 9927 15c4 012A     		cmp	r2, #1
 9928 15c6 40F27582 		bls	.L821
 9929              	.LBB176:
2034:Core/Src/main.c ****         uint8_t amount = payload[1];
 9930              		.loc 1 2034 9 is_stmt 1 view .LVU3229
2034:Core/Src/main.c ****         uint8_t amount = payload[1];
 9931              		.loc 1 2034 30 is_stmt 0 view .LVU3230
 9932 15ca 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2034:Core/Src/main.c ****         uint8_t amount = payload[1];
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 281


 9933              		.loc 1 2034 17 view .LVU3231
 9934 15cc 03F00F03 		and	r3, r3, #15
 9935              	.LVL964:
2035:Core/Src/main.c ****         if (len >= 5U)
 9936              		.loc 1 2035 9 is_stmt 1 view .LVU3232
2035:Core/Src/main.c ****         if (len >= 5U)
 9937              		.loc 1 2035 17 is_stmt 0 view .LVU3233
 9938 15d0 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 9939              	.LVL965:
2036:Core/Src/main.c ****         {
 9940              		.loc 1 2036 9 is_stmt 1 view .LVU3234
2036:Core/Src/main.c ****         {
 9941              		.loc 1 2036 12 is_stmt 0 view .LVU3235
 9942 15d2 042E     		cmp	r6, #4
 9943 15d4 1BD9     		bls	.L703
 9944              	.LBB177:
2038:Core/Src/main.c ****           memcpy(&d, &payload[1], sizeof(float));
 9945              		.loc 1 2038 11 is_stmt 1 view .LVU3236
2039:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
 9946              		.loc 1 2039 11 view .LVU3237
 9947 15d6 D1F80120 		ldr	r2, [r1, #1]	@ unaligned
 9948              	.LVL966:
2039:Core/Src/main.c ****           if (d < 0.0f) d = 0.0f;
 9949              		.loc 1 2039 11 is_stmt 0 view .LVU3238
 9950 15da 07EE902A 		vmov	s15, r2
2040:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9951              		.loc 1 2040 11 is_stmt 1 view .LVU3239
2040:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9952              		.loc 1 2040 14 is_stmt 0 view .LVU3240
 9953 15de F5EEC07A 		vcmpe.f32	s15, #0
 9954 15e2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9955 15e6 16D4     		bmi	.L938
 9956              	.L704:
2041:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9957              		.loc 1 2041 11 is_stmt 1 view .LVU3241
2041:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9958              		.loc 1 2041 14 is_stmt 0 view .LVU3242
 9959 15e8 B7EE007A 		vmov.f32	s14, #1.0e+0
 9960 15ec F4EEC77A 		vcmpe.f32	s15, s14
 9961 15f0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9962 15f4 01DD     		ble	.L706
2041:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9963              		.loc 1 2041 25 is_stmt 1 discriminator 1 view .LVU3243
2041:Core/Src/main.c ****           amount = (uint8_t)(d * 255.0f);
 9964              		.loc 1 2041 27 is_stmt 0 discriminator 1 view .LVU3244
 9965 15f6 F0EE477A 		vmov.f32	s15, s14
 9966              	.L706:
2042:Core/Src/main.c ****         }
 9967              		.loc 1 2042 11 is_stmt 1 view .LVU3245
2042:Core/Src/main.c ****         }
 9968              		.loc 1 2042 32 is_stmt 0 view .LVU3246
 9969 15fa 9FED177A 		vldr.32	s14, .L952+24
 9970 15fe 67EE877A 		vmul.f32	s15, s15, s14
2042:Core/Src/main.c ****         }
 9971              		.loc 1 2042 18 view .LVU3247
 9972 1602 FCEEE77A 		vcvt.u32.f32	s15, s15
 9973 1606 CDED017A 		vstr.32	s15, [sp, #4]	@ int
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 282


 9974 160a 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 9975              	.L703:
 9976              	.LVL967:
2042:Core/Src/main.c ****         }
 9977              		.loc 1 2042 18 view .LVU3248
 9978              	.LBE177:
2044:Core/Src/main.c ****       }
 9979              		.loc 1 2044 9 is_stmt 1 view .LVU3249
2044:Core/Src/main.c ****       }
 9980              		.loc 1 2044 26 is_stmt 0 view .LVU3250
 9981 160e 2149     		ldr	r1, .L952+84
 9982              	.LVL968:
2044:Core/Src/main.c ****       }
 9983              		.loc 1 2044 26 view .LVU3251
 9984 1610 CA54     		strb	r2, [r1, r3]
 9985              	.LBE176:
1263:Core/Src/main.c **** 
 9986              		.loc 1 1263 11 view .LVU3252
 9987 1612 0126     		movs	r6, #1
 9988              	.LVL969:
1263:Core/Src/main.c **** 
 9989              		.loc 1 1263 11 view .LVU3253
 9990 1614 94E1     		b	.L426
 9991              	.LVL970:
 9992              	.L938:
 9993              	.LBB179:
 9994              	.LBB178:
2040:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9995              		.loc 1 2040 25 is_stmt 1 discriminator 1 view .LVU3254
2040:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 9996              		.loc 1 2040 27 is_stmt 0 discriminator 1 view .LVU3255
 9997 1616 DFED147A 		vldr.32	s15, .L952+40
 9998 161a E5E7     		b	.L704
 9999              	.LVL971:
 10000              	.L450:
2040:Core/Src/main.c ****           if (d > 1.0f) d = 1.0f;
 10001              		.loc 1 2040 27 discriminator 1 view .LVU3256
 10002              	.LBE178:
 10003              	.LBE179:
2049:Core/Src/main.c ****       {
 10004              		.loc 1 2049 7 is_stmt 1 view .LVU3257
2049:Core/Src/main.c ****       {
 10005              		.loc 1 2049 10 is_stmt 0 view .LVU3258
 10006 161c 012A     		cmp	r2, #1
 10007 161e 40F24B82 		bls	.L822
 10008              	.LBB180:
2051:Core/Src/main.c ****         uint8_t bits = payload[1];
 10009              		.loc 1 2051 9 is_stmt 1 view .LVU3259
2051:Core/Src/main.c ****         uint8_t bits = payload[1];
 10010              		.loc 1 2051 30 is_stmt 0 view .LVU3260
 10011 1622 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 10012              	.LVL972:
2051:Core/Src/main.c ****         uint8_t bits = payload[1];
 10013              		.loc 1 2051 17 view .LVU3261
 10014 1624 02F00F02 		and	r2, r2, #15
 10015              	.LVL973:
2052:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 283


 10016              		.loc 1 2052 9 is_stmt 1 view .LVU3262
2052:Core/Src/main.c ****         if (bits < 4U) bits = 4U;
 10017              		.loc 1 2052 17 is_stmt 0 view .LVU3263
 10018 1628 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 10019              	.LVL974:
2053:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 10020              		.loc 1 2053 9 is_stmt 1 view .LVU3264
2053:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 10021              		.loc 1 2053 12 is_stmt 0 view .LVU3265
 10022 162a 032B     		cmp	r3, #3
 10023 162c 03D9     		bls	.L823
2054:Core/Src/main.c ****         g_padBitDepth[pad] = bits;
 10024              		.loc 1 2054 9 is_stmt 1 view .LVU3266
2054:Core/Src/main.c ****         g_padBitDepth[pad] = bits;
 10025              		.loc 1 2054 12 is_stmt 0 view .LVU3267
 10026 162e 102B     		cmp	r3, #16
 10027 1630 02D9     		bls	.L708
2054:Core/Src/main.c ****         g_padBitDepth[pad] = bits;
 10028              		.loc 1 2054 30 discriminator 1 view .LVU3268
 10029 1632 1023     		movs	r3, #16
 10030              	.LVL975:
2054:Core/Src/main.c ****         g_padBitDepth[pad] = bits;
 10031              		.loc 1 2054 30 discriminator 1 view .LVU3269
 10032 1634 00E0     		b	.L708
 10033              	.LVL976:
 10034              	.L823:
2053:Core/Src/main.c ****         if (bits > 16U) bits = 16U;
 10035              		.loc 1 2053 29 discriminator 1 view .LVU3270
 10036 1636 0423     		movs	r3, #4
 10037              	.LVL977:
 10038              	.L708:
2055:Core/Src/main.c ****       }
 10039              		.loc 1 2055 9 is_stmt 1 view .LVU3271
2055:Core/Src/main.c ****       }
 10040              		.loc 1 2055 28 is_stmt 0 view .LVU3272
 10041 1638 1749     		ldr	r1, .L952+88
 10042              	.LVL978:
2055:Core/Src/main.c ****       }
 10043              		.loc 1 2055 28 view .LVU3273
 10044 163a 8B54     		strb	r3, [r1, r2]
 10045              	.LBE180:
1263:Core/Src/main.c **** 
 10046              		.loc 1 1263 11 view .LVU3274
 10047 163c 0126     		movs	r6, #1
 10048              	.LVL979:
1263:Core/Src/main.c **** 
 10049              		.loc 1 1263 11 view .LVU3275
 10050 163e 7FE1     		b	.L426
 10051              	.L953:
 10052              		.align	2
 10053              	.L952:
 10054 1640 00000000 		.word	g_padFilterType
 10055 1644 00000000 		.word	g_padFilterCutQ8
 10056 1648 00000000 		.word	g_padFilterResQ8
 10057 164c 00000000 		.word	g_padScratchActive
 10058 1650 00008043 		.word	1132462080
 10059 1654 00000000 		.word	g_padScratchRateQ8
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 284


 10060 1658 00007F43 		.word	1132396544
 10061 165c 00000000 		.word	g_padScratchDepthQ8
 10062 1660 00000000 		.word	g_padScratchCutQ8
 10063 1664 00000000 		.word	g_padScratchCrackleQ8
 10064 1668 00000000 		.word	0
 10065 166c 00000000 		.word	g_padTurnActive
 10066 1670 00000000 		.word	g_padTurnAuto
 10067 1674 00000000 		.word	g_padTurnMode
 10068 1678 00000000 		.word	g_padTurnBrakeMs
 10069 167c 00000000 		.word	g_padTurnBackspinMs
 10070 1680 CDCC4C3E 		.word	1045220557
 10071 1684 00000000 		.word	g_padTurnRateQ8
 10072 1688 00000000 		.word	g_padTurnNoiseQ8
 10073 168c 00000000 		.word	g_trackDistQ8
 10074 1690 00000000 		.word	g_trackBitDepth
 10075 1694 00000000 		.word	g_padDistQ8
 10076 1698 00000000 		.word	g_padBitDepth
 10077              	.LVL980:
 10078              	.L435:
 10079              	.LBB181:
2061:Core/Src/main.c ****       uint8_t resp[16] = {0};
 10080              		.loc 1 2061 7 is_stmt 1 view .LVU3276
2062:Core/Src/main.c ****       uint16_t freeKb = 0;
 10081              		.loc 1 2062 7 view .LVU3277
2062:Core/Src/main.c ****       uint16_t freeKb = 0;
 10082              		.loc 1 2062 15 is_stmt 0 view .LVU3278
 10083 169c 0DF10C09 		add	r9, sp, #12
 10084 16a0 0026     		movs	r6, #0
 10085 16a2 0396     		str	r6, [sp, #12]
 10086 16a4 0496     		str	r6, [sp, #16]
 10087 16a6 0596     		str	r6, [sp, #20]
 10088 16a8 0696     		str	r6, [sp, #24]
2063:Core/Src/main.c ****       uint32_t uptime = HAL_GetTick() / 1000U;
 10089              		.loc 1 2063 7 is_stmt 1 view .LVU3279
 10090              	.LVL981:
2064:Core/Src/main.c ****       uint16_t spiErr = g_spiErrorCount;
 10091              		.loc 1 2064 7 view .LVU3280
2064:Core/Src/main.c ****       uint16_t spiErr = g_spiErrorCount;
 10092              		.loc 1 2064 25 is_stmt 0 view .LVU3281
 10093 16aa FFF7FEFF 		bl	HAL_GetTick
 10094              	.LVL982:
2064:Core/Src/main.c ****       uint16_t spiErr = g_spiErrorCount;
 10095              		.loc 1 2064 16 discriminator 1 view .LVU3282
 10096 16ae C14F     		ldr	r7, .L954
 10097              	.LVL983:
2064:Core/Src/main.c ****       uint16_t spiErr = g_spiErrorCount;
 10098              		.loc 1 2064 16 discriminator 1 view .LVU3283
 10099 16b0 A7FB0007 		umull	r0, r7, r7, r0
 10100 16b4 4FEA971A 		lsr	r10, r7, #6
 10101              	.LVL984:
2065:Core/Src/main.c **** 
 10102              		.loc 1 2065 7 is_stmt 1 view .LVU3284
2065:Core/Src/main.c **** 
 10103              		.loc 1 2065 16 is_stmt 0 view .LVU3285
 10104 16b8 BF4B     		ldr	r3, .L954+4
 10105 16ba B3F80080 		ldrh	r8, [r3]
 10106 16be 1FFA88F8 		uxth	r8, r8
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 285


 10107              	.LVL985:
2067:Core/Src/main.c ****       resp[1] = g_cpuLoadPercent;
 10108              		.loc 1 2067 7 is_stmt 1 view .LVU3286
2067:Core/Src/main.c ****       resp[1] = g_cpuLoadPercent;
 10109              		.loc 1 2067 17 is_stmt 0 view .LVU3287
 10110 16c2 FFF7FEFF 		bl	ActiveVoicesCount
 10111              	.LVL986:
2067:Core/Src/main.c ****       resp[1] = g_cpuLoadPercent;
 10112              		.loc 1 2067 15 discriminator 1 view .LVU3288
 10113 16c6 8DF80C00 		strb	r0, [sp, #12]
2068:Core/Src/main.c ****       resp[2] = (uint8_t)(freeKb & 0xFFU);
 10114              		.loc 1 2068 7 is_stmt 1 view .LVU3289
2068:Core/Src/main.c ****       resp[2] = (uint8_t)(freeKb & 0xFFU);
 10115              		.loc 1 2068 15 is_stmt 0 view .LVU3290
 10116 16ca BC4B     		ldr	r3, .L954+8
 10117 16cc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 10118 16ce 8DF80D30 		strb	r3, [sp, #13]
2069:Core/Src/main.c ****       resp[3] = (uint8_t)((freeKb >> 8) & 0xFFU);
 10119              		.loc 1 2069 7 is_stmt 1 view .LVU3291
2069:Core/Src/main.c ****       resp[3] = (uint8_t)((freeKb >> 8) & 0xFFU);
 10120              		.loc 1 2069 15 is_stmt 0 view .LVU3292
 10121 16d2 8DF80E60 		strb	r6, [sp, #14]
2070:Core/Src/main.c ****       resp[4] = (uint8_t)(g_samplesLoadedMask & 0xFFU);
 10122              		.loc 1 2070 7 is_stmt 1 view .LVU3293
2070:Core/Src/main.c ****       resp[4] = (uint8_t)(g_samplesLoadedMask & 0xFFU);
 10123              		.loc 1 2070 15 is_stmt 0 view .LVU3294
 10124 16d6 8DF80F60 		strb	r6, [sp, #15]
2071:Core/Src/main.c ****       resp[5] = (uint8_t)((g_samplesLoadedMask >> 8) & 0xFFU);
 10125              		.loc 1 2071 7 is_stmt 1 view .LVU3295
2071:Core/Src/main.c ****       resp[5] = (uint8_t)((g_samplesLoadedMask >> 8) & 0xFFU);
 10126              		.loc 1 2071 17 is_stmt 0 view .LVU3296
 10127 16da B94B     		ldr	r3, .L954+12
 10128 16dc 1A68     		ldr	r2, [r3]
2071:Core/Src/main.c ****       resp[5] = (uint8_t)((g_samplesLoadedMask >> 8) & 0xFFU);
 10129              		.loc 1 2071 15 view .LVU3297
 10130 16de 8DF81020 		strb	r2, [sp, #16]
2072:Core/Src/main.c ****       resp[6] = (uint8_t)((g_samplesLoadedMask >> 16) & 0xFFU);
 10131              		.loc 1 2072 7 is_stmt 1 view .LVU3298
2072:Core/Src/main.c ****       resp[6] = (uint8_t)((g_samplesLoadedMask >> 16) & 0xFFU);
 10132              		.loc 1 2072 48 is_stmt 0 view .LVU3299
 10133 16e2 1A68     		ldr	r2, [r3]
2072:Core/Src/main.c ****       resp[6] = (uint8_t)((g_samplesLoadedMask >> 16) & 0xFFU);
 10134              		.loc 1 2072 17 view .LVU3300
 10135 16e4 C2F30722 		ubfx	r2, r2, #8, #8
2072:Core/Src/main.c ****       resp[6] = (uint8_t)((g_samplesLoadedMask >> 16) & 0xFFU);
 10136              		.loc 1 2072 15 view .LVU3301
 10137 16e8 8DF81120 		strb	r2, [sp, #17]
2073:Core/Src/main.c ****       resp[7] = (uint8_t)((g_samplesLoadedMask >> 24) & 0xFFU);
 10138              		.loc 1 2073 7 is_stmt 1 view .LVU3302
2073:Core/Src/main.c ****       resp[7] = (uint8_t)((g_samplesLoadedMask >> 24) & 0xFFU);
 10139              		.loc 1 2073 48 is_stmt 0 view .LVU3303
 10140 16ec 1A68     		ldr	r2, [r3]
2073:Core/Src/main.c ****       resp[7] = (uint8_t)((g_samplesLoadedMask >> 24) & 0xFFU);
 10141              		.loc 1 2073 17 view .LVU3304
 10142 16ee C2F30742 		ubfx	r2, r2, #16, #8
2073:Core/Src/main.c ****       resp[7] = (uint8_t)((g_samplesLoadedMask >> 24) & 0xFFU);
 10143              		.loc 1 2073 15 view .LVU3305
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 286


 10144 16f2 8DF81220 		strb	r2, [sp, #18]
2074:Core/Src/main.c ****       resp[8] = (uint8_t)(uptime & 0xFFU);
 10145              		.loc 1 2074 7 is_stmt 1 view .LVU3306
2074:Core/Src/main.c ****       resp[8] = (uint8_t)(uptime & 0xFFU);
 10146              		.loc 1 2074 48 is_stmt 0 view .LVU3307
 10147 16f6 1B68     		ldr	r3, [r3]
2074:Core/Src/main.c ****       resp[8] = (uint8_t)(uptime & 0xFFU);
 10148              		.loc 1 2074 17 view .LVU3308
 10149 16f8 1B0E     		lsrs	r3, r3, #24
2074:Core/Src/main.c ****       resp[8] = (uint8_t)(uptime & 0xFFU);
 10150              		.loc 1 2074 15 view .LVU3309
 10151 16fa 8DF81330 		strb	r3, [sp, #19]
2075:Core/Src/main.c ****       resp[9] = (uint8_t)((uptime >> 8) & 0xFFU);
 10152              		.loc 1 2075 7 is_stmt 1 view .LVU3310
2075:Core/Src/main.c ****       resp[9] = (uint8_t)((uptime >> 8) & 0xFFU);
 10153              		.loc 1 2075 15 is_stmt 0 view .LVU3311
 10154 16fe 8DF814A0 		strb	r10, [sp, #20]
2076:Core/Src/main.c ****       resp[10] = (uint8_t)((uptime >> 16) & 0xFFU);
 10155              		.loc 1 2076 7 is_stmt 1 view .LVU3312
2076:Core/Src/main.c ****       resp[10] = (uint8_t)((uptime >> 16) & 0xFFU);
 10156              		.loc 1 2076 17 is_stmt 0 view .LVU3313
 10157 1702 C7F38733 		ubfx	r3, r7, #14, #8
2076:Core/Src/main.c ****       resp[10] = (uint8_t)((uptime >> 16) & 0xFFU);
 10158              		.loc 1 2076 15 view .LVU3314
 10159 1706 8DF81530 		strb	r3, [sp, #21]
2077:Core/Src/main.c ****       resp[11] = (uint8_t)((uptime >> 24) & 0xFFU);
 10160              		.loc 1 2077 7 is_stmt 1 view .LVU3315
2077:Core/Src/main.c ****       resp[11] = (uint8_t)((uptime >> 24) & 0xFFU);
 10161              		.loc 1 2077 18 is_stmt 0 view .LVU3316
 10162 170a BF0D     		lsrs	r7, r7, #22
2077:Core/Src/main.c ****       resp[11] = (uint8_t)((uptime >> 24) & 0xFFU);
 10163              		.loc 1 2077 16 view .LVU3317
 10164 170c 8DF81670 		strb	r7, [sp, #22]
2078:Core/Src/main.c ****       resp[12] = (uint8_t)(spiErr & 0xFFU);
 10165              		.loc 1 2078 7 is_stmt 1 view .LVU3318
2078:Core/Src/main.c ****       resp[12] = (uint8_t)(spiErr & 0xFFU);
 10166              		.loc 1 2078 16 is_stmt 0 view .LVU3319
 10167 1710 8DF81760 		strb	r6, [sp, #23]
2079:Core/Src/main.c ****       resp[13] = (uint8_t)((spiErr >> 8) & 0xFFU);
 10168              		.loc 1 2079 7 is_stmt 1 view .LVU3320
2079:Core/Src/main.c ****       resp[13] = (uint8_t)((spiErr >> 8) & 0xFFU);
 10169              		.loc 1 2079 16 is_stmt 0 view .LVU3321
 10170 1714 8DF81880 		strb	r8, [sp, #24]
2080:Core/Src/main.c ****       resp[14] = (uint8_t)(g_spiPacketCount & 0xFFU);
 10171              		.loc 1 2080 7 is_stmt 1 view .LVU3322
2080:Core/Src/main.c ****       resp[14] = (uint8_t)(g_spiPacketCount & 0xFFU);
 10172              		.loc 1 2080 18 is_stmt 0 view .LVU3323
 10173 1718 4FEA1828 		lsr	r8, r8, #8
 10174              	.LVL987:
2080:Core/Src/main.c ****       resp[14] = (uint8_t)(g_spiPacketCount & 0xFFU);
 10175              		.loc 1 2080 16 view .LVU3324
 10176 171c 8DF81980 		strb	r8, [sp, #25]
2081:Core/Src/main.c ****       resp[15] = (uint8_t)(g_spiCrcErrorCount & 0xFFU);
 10177              		.loc 1 2081 7 is_stmt 1 view .LVU3325
2081:Core/Src/main.c ****       resp[15] = (uint8_t)(g_spiCrcErrorCount & 0xFFU);
 10178              		.loc 1 2081 18 is_stmt 0 view .LVU3326
 10179 1720 A84B     		ldr	r3, .L954+16
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 287


 10180 1722 1B68     		ldr	r3, [r3]
2081:Core/Src/main.c ****       resp[15] = (uint8_t)(g_spiCrcErrorCount & 0xFFU);
 10181              		.loc 1 2081 16 view .LVU3327
 10182 1724 8DF81A30 		strb	r3, [sp, #26]
2082:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, resp, sizeof(resp));
 10183              		.loc 1 2082 7 is_stmt 1 view .LVU3328
2082:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, resp, sizeof(resp));
 10184              		.loc 1 2082 18 is_stmt 0 view .LVU3329
 10185 1728 A74B     		ldr	r3, .L954+20
 10186 172a 1B88     		ldrh	r3, [r3]
2082:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, resp, sizeof(resp));
 10187              		.loc 1 2082 16 view .LVU3330
 10188 172c 8DF81B30 		strb	r3, [sp, #27]
2083:Core/Src/main.c ****       break;
 10189              		.loc 1 2083 7 is_stmt 1 view .LVU3331
 10190 1730 1023     		movs	r3, #16
 10191 1732 4A46     		mov	r2, r9
 10192 1734 2946     		mov	r1, r5
 10193 1736 2046     		mov	r0, r4
 10194 1738 FFF7FEFF 		bl	SpiEnqueueResponse
 10195              	.LVL988:
2084:Core/Src/main.c ****     }
 10196              		.loc 1 2084 7 view .LVU3332
 10197 173c 00E1     		b	.L426
 10198              	.LVL989:
 10199              	.L709:
2084:Core/Src/main.c ****     }
 10200              		.loc 1 2084 7 is_stmt 0 view .LVU3333
 10201              	.LBE181:
 10202              	.LBB182:
 10203              	.LBB183:
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10204              		.loc 1 2091 36 is_stmt 1 discriminator 3 view .LVU3334
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10205              		.loc 1 2091 69 is_stmt 0 discriminator 3 view .LVU3335
 10206 173e A34B     		ldr	r3, .L954+24
 10207 1740 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 10208 1744 9BB2     		uxth	r3, r3
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10209              		.loc 1 2091 48 discriminator 3 view .LVU3336
 10210 1746 07EE903A 		vmov	s15, r3	@ int
 10211 174a F8EE677A 		vcvt.f32.u32	s15, s15
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10212              		.loc 1 2091 74 discriminator 3 view .LVU3337
 10213 174e DFEDA06A 		vldr.32	s13, .L954+28
 10214 1752 87EEA67A 		vdiv.f32	s14, s15, s13
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10215              		.loc 1 2091 45 discriminator 3 view .LVU3338
 10216 1756 14AB     		add	r3, sp, #80
 10217 1758 03EB8203 		add	r3, r3, r2, lsl #2
 10218 175c 03ED117A 		vstr.32	s14, [r3, #-68]
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
 10219              		.loc 1 2091 32 is_stmt 1 discriminator 3 view .LVU3339
 10220 1760 0132     		adds	r2, r2, #1
 10221              	.LVL990:
 10222              	.L434:
2091:Core/Src/main.c ****       peaks[16] = ((float)g_masterPeakQ15) / 32767.0f;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 288


 10223              		.loc 1 2091 25 discriminator 1 view .LVU3340
 10224 1762 0F2A     		cmp	r2, #15
 10225 1764 EBDD     		ble	.L709
 10226              	.LBE183:
2092:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)peaks, sizeof(peaks));
 10227              		.loc 1 2092 7 view .LVU3341
2092:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)peaks, sizeof(peaks));
 10228              		.loc 1 2092 20 is_stmt 0 view .LVU3342
 10229 1766 9B4B     		ldr	r3, .L954+32
 10230 1768 1B88     		ldrh	r3, [r3]
 10231 176a 9BB2     		uxth	r3, r3
 10232 176c 07EE903A 		vmov	s15, r3	@ int
 10233 1770 F8EE677A 		vcvt.f32.u32	s15, s15
2092:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)peaks, sizeof(peaks));
 10234              		.loc 1 2092 44 view .LVU3343
 10235 1774 DFED966A 		vldr.32	s13, .L954+28
 10236 1778 87EEA67A 		vdiv.f32	s14, s15, s13
2092:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)peaks, sizeof(peaks));
 10237              		.loc 1 2092 17 view .LVU3344
 10238 177c 8DED137A 		vstr.32	s14, [sp, #76]
2093:Core/Src/main.c ****       break;
 10239              		.loc 1 2093 7 is_stmt 1 view .LVU3345
 10240 1780 4423     		movs	r3, #68
 10241 1782 03AA     		add	r2, sp, #12
 10242              	.LVL991:
2093:Core/Src/main.c ****       break;
 10243              		.loc 1 2093 7 is_stmt 0 view .LVU3346
 10244 1784 2946     		mov	r1, r5
 10245              	.LVL992:
2093:Core/Src/main.c ****       break;
 10246              		.loc 1 2093 7 view .LVU3347
 10247 1786 2046     		mov	r0, r4
 10248 1788 FFF7FEFF 		bl	SpiEnqueueResponse
 10249              	.LVL993:
2094:Core/Src/main.c ****     }
 10250              		.loc 1 2094 7 is_stmt 1 view .LVU3348
2089:Core/Src/main.c ****       float peaks[17];
 10251              		.loc 1 2089 22 is_stmt 0 view .LVU3349
 10252 178c 0026     		movs	r6, #0
 10253 178e D7E0     		b	.L426
 10254              	.LVL994:
 10255              	.L721:
2089:Core/Src/main.c ****       float peaks[17];
 10256              		.loc 1 2089 22 view .LVU3350
 10257              	.LBE182:
1265:Core/Src/main.c ****   {
 10258              		.loc 1 1265 3 view .LVU3351
 10259 1790 0022     		movs	r2, #0
 10260              	.LVL995:
1265:Core/Src/main.c ****   {
 10261              		.loc 1 1265 3 view .LVU3352
 10262 1792 E6E7     		b	.L434
 10263              	.LVL996:
 10264              	.L433:
2098:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)&g_cpuLoadPercent, 1U);
 10265              		.loc 1 2098 7 is_stmt 1 view .LVU3353
2099:Core/Src/main.c ****       break;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 289


 10266              		.loc 1 2099 7 view .LVU3354
 10267 1794 0123     		movs	r3, #1
 10268 1796 894A     		ldr	r2, .L954+8
 10269              	.LVL997:
2099:Core/Src/main.c ****       break;
 10270              		.loc 1 2099 7 is_stmt 0 view .LVU3355
 10271 1798 2946     		mov	r1, r5
 10272              	.LVL998:
2099:Core/Src/main.c ****       break;
 10273              		.loc 1 2099 7 view .LVU3356
 10274 179a 2046     		mov	r0, r4
 10275 179c FFF7FEFF 		bl	SpiEnqueueResponse
 10276              	.LVL999:
2100:Core/Src/main.c **** 
 10277              		.loc 1 2100 7 is_stmt 1 view .LVU3357
2098:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, (uint8_t*)&g_cpuLoadPercent, 1U);
 10278              		.loc 1 2098 22 is_stmt 0 view .LVU3358
 10279 17a0 0026     		movs	r6, #0
 10280              	.LVL1000:
2100:Core/Src/main.c **** 
 10281              		.loc 1 2100 7 view .LVU3359
 10282 17a2 CDE0     		b	.L426
 10283              	.LVL1001:
 10284              	.L432:
 10285              	.LBB184:
2104:Core/Src/main.c ****       uint8_t v = ActiveVoicesCount();
 10286              		.loc 1 2104 7 is_stmt 1 view .LVU3360
2105:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, &v, 1U);
 10287              		.loc 1 2105 7 view .LVU3361
2105:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, &v, 1U);
 10288              		.loc 1 2105 19 is_stmt 0 view .LVU3362
 10289 17a4 FFF7FEFF 		bl	ActiveVoicesCount
 10290              	.LVL1002:
2105:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, &v, 1U);
 10291              		.loc 1 2105 15 discriminator 1 view .LVU3363
 10292 17a8 8DF80C00 		strb	r0, [sp, #12]
2106:Core/Src/main.c ****       break;
 10293              		.loc 1 2106 7 is_stmt 1 view .LVU3364
 10294 17ac 0123     		movs	r3, #1
 10295 17ae 03AA     		add	r2, sp, #12
 10296 17b0 2946     		mov	r1, r5
 10297 17b2 2046     		mov	r0, r4
 10298 17b4 FFF7FEFF 		bl	SpiEnqueueResponse
 10299              	.LVL1003:
2107:Core/Src/main.c ****     }
 10300              		.loc 1 2107 7 view .LVU3365
2104:Core/Src/main.c ****       uint8_t v = ActiveVoicesCount();
 10301              		.loc 1 2104 22 is_stmt 0 view .LVU3366
 10302 17b8 0026     		movs	r6, #0
 10303              	.LVL1004:
2104:Core/Src/main.c ****       uint8_t v = ActiveVoicesCount();
 10304              		.loc 1 2104 22 view .LVU3367
 10305 17ba C1E0     		b	.L426
 10306              	.LVL1005:
 10307              	.L431:
2104:Core/Src/main.c ****       uint8_t v = ActiveVoicesCount();
 10308              		.loc 1 2104 22 view .LVU3368
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 290


 10309              	.LBE184:
 10310              	.LBB185:
2112:Core/Src/main.c ****       uint8_t pong[8] = {0};
 10311              		.loc 1 2112 7 is_stmt 1 view .LVU3369
2113:Core/Src/main.c ****       if (len >= 4U) memcpy(pong, payload, 4U);
 10312              		.loc 1 2113 7 view .LVU3370
2113:Core/Src/main.c ****       if (len >= 4U) memcpy(pong, payload, 4U);
 10313              		.loc 1 2113 15 is_stmt 0 view .LVU3371
 10314 17bc 0023     		movs	r3, #0
 10315 17be 0393     		str	r3, [sp, #12]
 10316 17c0 0493     		str	r3, [sp, #16]
2114:Core/Src/main.c ****       uint32_t up = HAL_GetTick();
 10317              		.loc 1 2114 7 is_stmt 1 view .LVU3372
2114:Core/Src/main.c ****       uint32_t up = HAL_GetTick();
 10318              		.loc 1 2114 10 is_stmt 0 view .LVU3373
 10319 17c2 032A     		cmp	r2, #3
 10320 17c4 01D9     		bls	.L710
2114:Core/Src/main.c ****       uint32_t up = HAL_GetTick();
 10321              		.loc 1 2114 22 is_stmt 1 discriminator 1 view .LVU3374
 10322 17c6 0B68     		ldr	r3, [r1]	@ unaligned
 10323 17c8 0393     		str	r3, [sp, #12]
 10324              	.L710:
2115:Core/Src/main.c ****       pong[4] = (uint8_t)(up & 0xFFU);
 10325              		.loc 1 2115 7 view .LVU3375
2115:Core/Src/main.c ****       pong[4] = (uint8_t)(up & 0xFFU);
 10326              		.loc 1 2115 21 is_stmt 0 view .LVU3376
 10327 17ca FFF7FEFF 		bl	HAL_GetTick
 10328              	.LVL1006:
2116:Core/Src/main.c ****       pong[5] = (uint8_t)((up >> 8) & 0xFFU);
 10329              		.loc 1 2116 7 is_stmt 1 view .LVU3377
2116:Core/Src/main.c ****       pong[5] = (uint8_t)((up >> 8) & 0xFFU);
 10330              		.loc 1 2116 15 is_stmt 0 view .LVU3378
 10331 17ce 8DF81000 		strb	r0, [sp, #16]
2117:Core/Src/main.c ****       pong[6] = (uint8_t)((up >> 16) & 0xFFU);
 10332              		.loc 1 2117 7 is_stmt 1 view .LVU3379
2117:Core/Src/main.c ****       pong[6] = (uint8_t)((up >> 16) & 0xFFU);
 10333              		.loc 1 2117 17 is_stmt 0 view .LVU3380
 10334 17d2 C0F30723 		ubfx	r3, r0, #8, #8
2117:Core/Src/main.c ****       pong[6] = (uint8_t)((up >> 16) & 0xFFU);
 10335              		.loc 1 2117 15 view .LVU3381
 10336 17d6 8DF81130 		strb	r3, [sp, #17]
2118:Core/Src/main.c ****       pong[7] = (uint8_t)((up >> 24) & 0xFFU);
 10337              		.loc 1 2118 7 is_stmt 1 view .LVU3382
2118:Core/Src/main.c ****       pong[7] = (uint8_t)((up >> 24) & 0xFFU);
 10338              		.loc 1 2118 17 is_stmt 0 view .LVU3383
 10339 17da C0F30743 		ubfx	r3, r0, #16, #8
2118:Core/Src/main.c ****       pong[7] = (uint8_t)((up >> 24) & 0xFFU);
 10340              		.loc 1 2118 15 view .LVU3384
 10341 17de 8DF81230 		strb	r3, [sp, #18]
2119:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, pong, sizeof(pong));
 10342              		.loc 1 2119 7 is_stmt 1 view .LVU3385
2119:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, pong, sizeof(pong));
 10343              		.loc 1 2119 17 is_stmt 0 view .LVU3386
 10344 17e2 000E     		lsrs	r0, r0, #24
 10345              	.LVL1007:
2119:Core/Src/main.c ****       SpiEnqueueResponse(cmd, seq, pong, sizeof(pong));
 10346              		.loc 1 2119 15 view .LVU3387
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 291


 10347 17e4 8DF81300 		strb	r0, [sp, #19]
2120:Core/Src/main.c ****       break;
 10348              		.loc 1 2120 7 is_stmt 1 view .LVU3388
 10349 17e8 0823     		movs	r3, #8
 10350 17ea 03AA     		add	r2, sp, #12
 10351 17ec 2946     		mov	r1, r5
 10352 17ee 2046     		mov	r0, r4
 10353 17f0 FFF7FEFF 		bl	SpiEnqueueResponse
 10354              	.LVL1008:
2121:Core/Src/main.c ****     }
 10355              		.loc 1 2121 7 view .LVU3389
2112:Core/Src/main.c ****       uint8_t pong[8] = {0};
 10356              		.loc 1 2112 22 is_stmt 0 view .LVU3390
 10357 17f4 0026     		movs	r6, #0
 10358              	.LVL1009:
2112:Core/Src/main.c ****       uint8_t pong[8] = {0};
 10359              		.loc 1 2112 22 view .LVU3391
 10360 17f6 A3E0     		b	.L426
 10361              	.LVL1010:
 10362              	.L430:
2112:Core/Src/main.c ****       uint8_t pong[8] = {0};
 10363              		.loc 1 2112 22 view .LVU3392
 10364              	.LBE185:
2125:Core/Src/main.c ****       g_globalFilterType = 0U;
 10365              		.loc 1 2125 7 is_stmt 1 view .LVU3393
 10366 17f8 FFF7FEFF 		bl	StopAllVoices
 10367              	.LVL1011:
2126:Core/Src/main.c ****       g_globalBitDepth = 16U;
 10368              		.loc 1 2126 7 view .LVU3394
2126:Core/Src/main.c ****       g_globalBitDepth = 16U;
 10369              		.loc 1 2126 26 is_stmt 0 view .LVU3395
 10370 17fc 0026     		movs	r6, #0
 10371              	.LVL1012:
2126:Core/Src/main.c ****       g_globalBitDepth = 16U;
 10372              		.loc 1 2126 26 view .LVU3396
 10373 17fe 764B     		ldr	r3, .L954+36
 10374 1800 1E70     		strb	r6, [r3]
2127:Core/Src/main.c ****       g_globalDistQ8 = 0U;
 10375              		.loc 1 2127 7 is_stmt 1 view .LVU3397
2127:Core/Src/main.c ****       g_globalDistQ8 = 0U;
 10376              		.loc 1 2127 24 is_stmt 0 view .LVU3398
 10377 1802 764B     		ldr	r3, .L954+40
 10378 1804 1022     		movs	r2, #16
 10379 1806 1A70     		strb	r2, [r3]
2128:Core/Src/main.c ****       g_globalDistMode = 0U;
 10380              		.loc 1 2128 7 is_stmt 1 view .LVU3399
2128:Core/Src/main.c ****       g_globalDistMode = 0U;
 10381              		.loc 1 2128 22 is_stmt 0 view .LVU3400
 10382 1808 754B     		ldr	r3, .L954+44
 10383 180a 1E70     		strb	r6, [r3]
2129:Core/Src/main.c ****       g_globalSrReduce = 1U;
 10384              		.loc 1 2129 7 is_stmt 1 view .LVU3401
2129:Core/Src/main.c ****       g_globalSrReduce = 1U;
 10385              		.loc 1 2129 24 is_stmt 0 view .LVU3402
 10386 180c 754B     		ldr	r3, .L954+48
 10387 180e 1E70     		strb	r6, [r3]
2130:Core/Src/main.c ****       g_globalFilterStateL = 0;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 292


 10388              		.loc 1 2130 7 is_stmt 1 view .LVU3403
2130:Core/Src/main.c ****       g_globalFilterStateL = 0;
 10389              		.loc 1 2130 24 is_stmt 0 view .LVU3404
 10390 1810 754B     		ldr	r3, .L954+52
 10391 1812 0122     		movs	r2, #1
 10392 1814 1A70     		strb	r2, [r3]
2131:Core/Src/main.c ****       g_globalFilterStateR = 0;
 10393              		.loc 1 2131 7 is_stmt 1 view .LVU3405
2131:Core/Src/main.c ****       g_globalFilterStateR = 0;
 10394              		.loc 1 2131 28 is_stmt 0 view .LVU3406
 10395 1816 754B     		ldr	r3, .L954+56
 10396 1818 1E60     		str	r6, [r3]
2132:Core/Src/main.c ****       g_globalSrPhase = 0U;
 10397              		.loc 1 2132 7 is_stmt 1 view .LVU3407
2132:Core/Src/main.c ****       g_globalSrPhase = 0U;
 10398              		.loc 1 2132 28 is_stmt 0 view .LVU3408
 10399 181a 754B     		ldr	r3, .L954+60
 10400 181c 1E60     		str	r6, [r3]
2133:Core/Src/main.c ****       g_globalSrHoldL = 0;
 10401              		.loc 1 2133 7 is_stmt 1 view .LVU3409
2133:Core/Src/main.c ****       g_globalSrHoldL = 0;
 10402              		.loc 1 2133 23 is_stmt 0 view .LVU3410
 10403 181e 754B     		ldr	r3, .L954+64
 10404 1820 1E70     		strb	r6, [r3]
2134:Core/Src/main.c ****       g_globalSrHoldR = 0;
 10405              		.loc 1 2134 7 is_stmt 1 view .LVU3411
2134:Core/Src/main.c ****       g_globalSrHoldR = 0;
 10406              		.loc 1 2134 23 is_stmt 0 view .LVU3412
 10407 1822 754B     		ldr	r3, .L954+68
 10408 1824 1E60     		str	r6, [r3]
2135:Core/Src/main.c ****       g_flangerFeedbackQ8 = 64U;
 10409              		.loc 1 2135 7 is_stmt 1 view .LVU3413
2135:Core/Src/main.c ****       g_flangerFeedbackQ8 = 64U;
 10410              		.loc 1 2135 23 is_stmt 0 view .LVU3414
 10411 1826 754B     		ldr	r3, .L954+72
 10412 1828 1E60     		str	r6, [r3]
2136:Core/Src/main.c ****       g_flangerRateStep = 3U;
 10413              		.loc 1 2136 7 is_stmt 1 view .LVU3415
2136:Core/Src/main.c ****       g_flangerRateStep = 3U;
 10414              		.loc 1 2136 27 is_stmt 0 view .LVU3416
 10415 182a 4023     		movs	r3, #64
 10416 182c 744A     		ldr	r2, .L954+76
 10417 182e 1370     		strb	r3, [r2]
2137:Core/Src/main.c ****       g_phaserFeedbackQ8 = 48U;
 10418              		.loc 1 2137 7 is_stmt 1 view .LVU3417
2137:Core/Src/main.c ****       g_phaserFeedbackQ8 = 48U;
 10419              		.loc 1 2137 25 is_stmt 0 view .LVU3418
 10420 1830 744A     		ldr	r2, .L954+80
 10421 1832 0321     		movs	r1, #3
 10422 1834 1170     		strb	r1, [r2]
2138:Core/Src/main.c ****       g_phaserRateStep = 2U;
 10423              		.loc 1 2138 7 is_stmt 1 view .LVU3419
2138:Core/Src/main.c ****       g_phaserRateStep = 2U;
 10424              		.loc 1 2138 26 is_stmt 0 view .LVU3420
 10425 1836 744A     		ldr	r2, .L954+84
 10426 1838 3021     		movs	r1, #48
 10427 183a 1170     		strb	r1, [r2]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 293


2139:Core/Src/main.c ****       g_phaserLast = 0;
 10428              		.loc 1 2139 7 is_stmt 1 view .LVU3421
2139:Core/Src/main.c ****       g_phaserLast = 0;
 10429              		.loc 1 2139 24 is_stmt 0 view .LVU3422
 10430 183c 734A     		ldr	r2, .L954+88
 10431 183e 0221     		movs	r1, #2
 10432 1840 1170     		strb	r1, [r2]
2140:Core/Src/main.c ****       g_phaserPhase = 0;
 10433              		.loc 1 2140 7 is_stmt 1 view .LVU3423
2140:Core/Src/main.c ****       g_phaserPhase = 0;
 10434              		.loc 1 2140 20 is_stmt 0 view .LVU3424
 10435 1842 734A     		ldr	r2, .L954+92
 10436 1844 1680     		strh	r6, [r2]	@ movhi
2141:Core/Src/main.c ****       g_masterCompAttackK = 64U;
 10437              		.loc 1 2141 7 is_stmt 1 view .LVU3425
2141:Core/Src/main.c ****       g_masterCompAttackK = 64U;
 10438              		.loc 1 2141 21 is_stmt 0 view .LVU3426
 10439 1846 734A     		ldr	r2, .L954+96
 10440 1848 1680     		strh	r6, [r2]	@ movhi
2142:Core/Src/main.c ****       g_masterCompReleaseK = 8U;
 10441              		.loc 1 2142 7 is_stmt 1 view .LVU3427
2142:Core/Src/main.c ****       g_masterCompReleaseK = 8U;
 10442              		.loc 1 2142 27 is_stmt 0 view .LVU3428
 10443 184a 734A     		ldr	r2, .L954+100
 10444 184c 1370     		strb	r3, [r2]
2143:Core/Src/main.c ****       g_sidechain.active = 0U;
 10445              		.loc 1 2143 7 is_stmt 1 view .LVU3429
2143:Core/Src/main.c ****       g_sidechain.active = 0U;
 10446              		.loc 1 2143 28 is_stmt 0 view .LVU3430
 10447 184e 734B     		ldr	r3, .L954+104
 10448 1850 0822     		movs	r2, #8
 10449 1852 1A70     		strb	r2, [r3]
2144:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
 10450              		.loc 1 2144 7 is_stmt 1 view .LVU3431
2144:Core/Src/main.c ****       g_sidechain.envQ15 = 0U;
 10451              		.loc 1 2144 26 is_stmt 0 view .LVU3432
 10452 1854 724B     		ldr	r3, .L954+108
 10453 1856 1E70     		strb	r6, [r3]
2145:Core/Src/main.c ****       for (uint32_t k = 0; k < NUM_INSTRUMENTS; k++)
 10454              		.loc 1 2145 7 is_stmt 1 view .LVU3433
2145:Core/Src/main.c ****       for (uint32_t k = 0; k < NUM_INSTRUMENTS; k++)
 10455              		.loc 1 2145 26 is_stmt 0 view .LVU3434
 10456 1858 1E81     		strh	r6, [r3, #8]	@ movhi
2146:Core/Src/main.c ****       {
 10457              		.loc 1 2146 7 is_stmt 1 view .LVU3435
 10458              	.LBB186:
2146:Core/Src/main.c ****       {
 10459              		.loc 1 2146 12 view .LVU3436
 10460              	.LVL1013:
2146:Core/Src/main.c ****       {
 10461              		.loc 1 2146 7 is_stmt 0 view .LVU3437
 10462 185a 07E0     		b	.L711
 10463              	.LVL1014:
 10464              	.L712:
2148:Core/Src/main.c ****         ClearPadAllFx((uint8_t)k);
 10465              		.loc 1 2148 9 is_stmt 1 view .LVU3438
 10466 185c F7B2     		uxtb	r7, r6
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 294


 10467 185e 3846     		mov	r0, r7
 10468 1860 FFF7FEFF 		bl	ClearTrackAllFx
 10469              	.LVL1015:
2149:Core/Src/main.c ****       }
 10470              		.loc 1 2149 9 view .LVU3439
 10471 1864 3846     		mov	r0, r7
 10472 1866 FFF7FEFF 		bl	ClearPadAllFx
 10473              	.LVL1016:
2146:Core/Src/main.c ****       {
 10474              		.loc 1 2146 50 discriminator 3 view .LVU3440
 10475 186a 0136     		adds	r6, r6, #1
 10476              	.LVL1017:
 10477              	.L711:
2146:Core/Src/main.c ****       {
 10478              		.loc 1 2146 30 discriminator 1 view .LVU3441
 10479 186c 0F2E     		cmp	r6, #15
 10480 186e F5D9     		bls	.L712
 10481              	.LBE186:
2151:Core/Src/main.c ****       g_spiCrcErrorCount = 0U;
 10482              		.loc 1 2151 7 view .LVU3442
2151:Core/Src/main.c ****       g_spiCrcErrorCount = 0U;
 10483              		.loc 1 2151 24 is_stmt 0 view .LVU3443
 10484 1870 0023     		movs	r3, #0
 10485 1872 544A     		ldr	r2, .L954+16
 10486 1874 1360     		str	r3, [r2]
2152:Core/Src/main.c ****       for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++) g_trackPeakQ15[t] = 0U;
 10487              		.loc 1 2152 7 is_stmt 1 view .LVU3444
2152:Core/Src/main.c ****       for (uint32_t t = 0; t < TRACK_PEAK_COUNT; t++) g_trackPeakQ15[t] = 0U;
 10488              		.loc 1 2152 26 is_stmt 0 view .LVU3445
 10489 1876 544A     		ldr	r2, .L954+20
 10490 1878 1380     		strh	r3, [r2]	@ movhi
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10491              		.loc 1 2153 7 is_stmt 1 view .LVU3446
 10492              	.LBB187:
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10493              		.loc 1 2153 12 view .LVU3447
 10494              	.LVL1018:
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10495              		.loc 1 2153 7 is_stmt 0 view .LVU3448
 10496 187a 04E0     		b	.L713
 10497              	.LVL1019:
 10498              	.L714:
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10499              		.loc 1 2153 55 is_stmt 1 discriminator 3 view .LVU3449
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10500              		.loc 1 2153 73 is_stmt 0 discriminator 3 view .LVU3450
 10501 187c 534A     		ldr	r2, .L954+24
 10502 187e 0021     		movs	r1, #0
 10503 1880 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10504              		.loc 1 2153 51 is_stmt 1 discriminator 3 view .LVU3451
 10505 1884 0133     		adds	r3, r3, #1
 10506              	.LVL1020:
 10507              	.L713:
2153:Core/Src/main.c ****       g_masterPeakQ15 = 0U;
 10508              		.loc 1 2153 30 discriminator 1 view .LVU3452
 10509 1886 0F2B     		cmp	r3, #15
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 295


 10510 1888 F8D9     		bls	.L714
 10511              	.LBE187:
2154:Core/Src/main.c ****       break;
 10512              		.loc 1 2154 7 view .LVU3453
2154:Core/Src/main.c ****       break;
 10513              		.loc 1 2154 23 is_stmt 0 view .LVU3454
 10514 188a 524B     		ldr	r3, .L954+32
 10515              	.LVL1021:
2154:Core/Src/main.c ****       break;
 10516              		.loc 1 2154 23 view .LVU3455
 10517 188c 0022     		movs	r2, #0
 10518 188e 1A80     		strh	r2, [r3]	@ movhi
2155:Core/Src/main.c **** 
 10519              		.loc 1 2155 7 is_stmt 1 view .LVU3456
1263:Core/Src/main.c **** 
 10520              		.loc 1 1263 11 is_stmt 0 view .LVU3457
 10521 1890 0126     		movs	r6, #1
 10522              	.LVL1022:
2155:Core/Src/main.c **** 
 10523              		.loc 1 2155 7 view .LVU3458
 10524 1892 55E0     		b	.L426
 10525              	.LVL1023:
 10526              	.L429:
2158:Core/Src/main.c ****       {
 10527              		.loc 1 2158 7 is_stmt 1 view .LVU3459
2158:Core/Src/main.c ****       {
 10528              		.loc 1 2158 10 is_stmt 0 view .LVU3460
 10529 1894 012A     		cmp	r2, #1
 10530 1896 40F21181 		bls	.L825
 10531              	.LBB188:
2160:Core/Src/main.c ****         uint16_t off = 2U;
 10532              		.loc 1 2160 9 is_stmt 1 view .LVU3461
2160:Core/Src/main.c ****         uint16_t off = 2U;
 10533              		.loc 1 2160 17 is_stmt 0 view .LVU3462
 10534 189a 91F800A0 		ldrb	r10, [r1]	@ zero_extendqisi2
 10535              	.LVL1024:
2161:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
 10536              		.loc 1 2161 9 is_stmt 1 view .LVU3463
2162:Core/Src/main.c ****         {
 10537              		.loc 1 2162 9 view .LVU3464
 10538              	.LBB189:
2162:Core/Src/main.c ****         {
 10539              		.loc 1 2162 14 view .LVU3465
2162:Core/Src/main.c ****         {
 10540              		.loc 1 2162 22 is_stmt 0 view .LVU3466
 10541 189e 4FF00009 		mov	r9, #0
 10542              	.LBE189:
2161:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
 10543              		.loc 1 2161 18 view .LVU3467
 10544 18a2 4FF00208 		mov	r8, #2
 10545              	.LVL1025:
 10546              	.L715:
 10547              	.LBB191:
2162:Core/Src/main.c ****         {
 10548              		.loc 1 2162 31 is_stmt 1 discriminator 1 view .LVU3468
 10549 18a6 D145     		cmp	r9, r10
 10550 18a8 1ED2     		bcs	.L939
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 296


 10551              	.LBB190:
2164:Core/Src/main.c ****           uint8_t pad = payload[off + 0U];
 10552              		.loc 1 2164 11 view .LVU3469
2164:Core/Src/main.c ****           uint8_t pad = payload[off + 0U];
 10553              		.loc 1 2164 20 is_stmt 0 view .LVU3470
 10554 18aa 08F10803 		add	r3, r8, #8
2164:Core/Src/main.c ****           uint8_t pad = payload[off + 0U];
 10555              		.loc 1 2164 14 view .LVU3471
 10556 18ae B342     		cmp	r3, r6
 10557 18b0 00F20681 		bhi	.L826
2165:Core/Src/main.c ****           uint8_t vel = payload[off + 1U];
 10558              		.loc 1 2165 11 is_stmt 1 view .LVU3472
 10559              	.LVL1026:
2166:Core/Src/main.c ****           uint8_t trkVol = payload[off + 2U];
 10560              		.loc 1 2166 11 view .LVU3473
2166:Core/Src/main.c ****           uint8_t trkVol = payload[off + 2U];
 10561              		.loc 1 2166 32 is_stmt 0 view .LVU3474
 10562 18b4 08F10103 		add	r3, r8, #1
2166:Core/Src/main.c ****           uint8_t trkVol = payload[off + 2U];
 10563              		.loc 1 2166 19 view .LVU3475
 10564 18b8 F95C     		ldrb	r1, [r7, r3]	@ zero_extendqisi2
 10565              	.LVL1027:
2167:Core/Src/main.c ****           vel = (uint8_t)((vel * trkVol) / 100U);
 10566              		.loc 1 2167 11 is_stmt 1 view .LVU3476
2167:Core/Src/main.c ****           vel = (uint8_t)((vel * trkVol) / 100U);
 10567              		.loc 1 2167 35 is_stmt 0 view .LVU3477
 10568 18ba 08F10203 		add	r3, r8, #2
 10569              	.LVL1028:
2167:Core/Src/main.c ****           vel = (uint8_t)((vel * trkVol) / 100U);
 10570              		.loc 1 2167 19 view .LVU3478
 10571 18be FB5C     		ldrb	r3, [r7, r3]	@ zero_extendqisi2
 10572              	.LVL1029:
2168:Core/Src/main.c ****           SpiQueueTrigger(pad, vel);
 10573              		.loc 1 2168 11 is_stmt 1 view .LVU3479
2168:Core/Src/main.c ****           SpiQueueTrigger(pad, vel);
 10574              		.loc 1 2168 32 is_stmt 0 view .LVU3480
 10575 18c0 03FB01F1 		mul	r1, r3, r1
2168:Core/Src/main.c ****           SpiQueueTrigger(pad, vel);
 10576              		.loc 1 2168 42 view .LVU3481
 10577 18c4 574B     		ldr	r3, .L954+112
 10578 18c6 A3FB0131 		umull	r3, r1, r3, r1
 10579              	.LVL1030:
2169:Core/Src/main.c ****           off += 8U;
 10580              		.loc 1 2169 11 is_stmt 1 view .LVU3482
 10581 18ca C1F34711 		ubfx	r1, r1, #5, #8
 10582              	.LVL1031:
2169:Core/Src/main.c ****           off += 8U;
 10583              		.loc 1 2169 11 is_stmt 0 view .LVU3483
 10584 18ce 17F80800 		ldrb	r0, [r7, r8]	@ zero_extendqisi2
 10585 18d2 FFF7FEFF 		bl	SpiQueueTrigger
 10586              	.LVL1032:
2170:Core/Src/main.c ****         }
 10587              		.loc 1 2170 11 is_stmt 1 view .LVU3484
2170:Core/Src/main.c ****         }
 10588              		.loc 1 2170 15 is_stmt 0 view .LVU3485
 10589 18d6 08F10808 		add	r8, r8, #8
 10590              	.LVL1033:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 297


2170:Core/Src/main.c ****         }
 10591              		.loc 1 2170 15 view .LVU3486
 10592 18da 1FFA88F8 		uxth	r8, r8
 10593              	.LVL1034:
2170:Core/Src/main.c ****         }
 10594              		.loc 1 2170 15 view .LVU3487
 10595              	.LBE190:
2162:Core/Src/main.c ****         {
 10596              		.loc 1 2162 41 is_stmt 1 discriminator 2 view .LVU3488
 10597 18de 09F10109 		add	r9, r9, #1
 10598              	.LVL1035:
2162:Core/Src/main.c ****         {
 10599              		.loc 1 2162 41 is_stmt 0 discriminator 2 view .LVU3489
 10600 18e2 5FFA89F9 		uxtb	r9, r9
 10601              	.LVL1036:
2162:Core/Src/main.c ****         {
 10602              		.loc 1 2162 41 discriminator 2 view .LVU3490
 10603 18e6 DEE7     		b	.L715
 10604              	.LVL1037:
 10605              	.L939:
2162:Core/Src/main.c ****         {
 10606              		.loc 1 2162 41 discriminator 2 view .LVU3491
 10607              	.LBE191:
 10608              	.LBE188:
1263:Core/Src/main.c **** 
 10609              		.loc 1 1263 11 view .LVU3492
 10610 18e8 0126     		movs	r6, #1
 10611              	.LVL1038:
1263:Core/Src/main.c **** 
 10612              		.loc 1 1263 11 view .LVU3493
 10613 18ea 29E0     		b	.L426
 10614              	.LVL1039:
 10615              	.L427:
2176:Core/Src/main.c ****       {
 10616              		.loc 1 2176 7 is_stmt 1 view .LVU3494
2176:Core/Src/main.c ****       {
 10617              		.loc 1 2176 10 is_stmt 0 view .LVU3495
 10618 18ec 002A     		cmp	r2, #0
 10619 18ee 00F0E980 		beq	.L827
 10620              	.LBB192:
2178:Core/Src/main.c ****         uint16_t off = 1U;
 10621              		.loc 1 2178 9 is_stmt 1 view .LVU3496
2178:Core/Src/main.c ****         uint16_t off = 1U;
 10622              		.loc 1 2178 17 is_stmt 0 view .LVU3497
 10623 18f2 91F800A0 		ldrb	r10, [r1]	@ zero_extendqisi2
 10624              	.LVL1040:
2179:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
 10625              		.loc 1 2179 9 is_stmt 1 view .LVU3498
2180:Core/Src/main.c ****         {
 10626              		.loc 1 2180 9 view .LVU3499
 10627              	.LBB193:
2180:Core/Src/main.c ****         {
 10628              		.loc 1 2180 14 view .LVU3500
2180:Core/Src/main.c ****         {
 10629              		.loc 1 2180 22 is_stmt 0 view .LVU3501
 10630 18f6 4FF00009 		mov	r9, #0
 10631              	.LBE193:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 298


2179:Core/Src/main.c ****         for (uint8_t i = 0; i < count; i++)
 10632              		.loc 1 2179 18 view .LVU3502
 10633 18fa 0123     		movs	r3, #1
 10634              	.LVL1041:
 10635              	.L717:
 10636              	.LBB195:
2180:Core/Src/main.c ****         {
 10637              		.loc 1 2180 31 is_stmt 1 discriminator 1 view .LVU3503
 10638 18fc D145     		cmp	r9, r10
 10639 18fe 1CD2     		bcs	.L940
 10640              	.LBB194:
2182:Core/Src/main.c ****           uint8_t subCmd = payload[off + 0U];
 10641              		.loc 1 2182 11 view .LVU3504
2182:Core/Src/main.c ****           uint8_t subCmd = payload[off + 0U];
 10642              		.loc 1 2182 20 is_stmt 0 view .LVU3505
 10643 1900 991C     		adds	r1, r3, #2
2182:Core/Src/main.c ****           uint8_t subCmd = payload[off + 0U];
 10644              		.loc 1 2182 14 view .LVU3506
 10645 1902 B142     		cmp	r1, r6
 10646 1904 00F2E080 		bhi	.L828
2183:Core/Src/main.c ****           uint8_t subLen = payload[off + 1U];
 10647              		.loc 1 2183 11 is_stmt 1 view .LVU3507
2183:Core/Src/main.c ****           uint8_t subLen = payload[off + 1U];
 10648              		.loc 1 2183 19 is_stmt 0 view .LVU3508
 10649 1908 F85C     		ldrb	r0, [r7, r3]	@ zero_extendqisi2
 10650              	.LVL1042:
2184:Core/Src/main.c ****           off += 2U;
 10651              		.loc 1 2184 11 is_stmt 1 view .LVU3509
2184:Core/Src/main.c ****           off += 2U;
 10652              		.loc 1 2184 35 is_stmt 0 view .LVU3510
 10653 190a 5A1C     		adds	r2, r3, #1
2184:Core/Src/main.c ****           off += 2U;
 10654              		.loc 1 2184 19 view .LVU3511
 10655 190c 17F80280 		ldrb	r8, [r7, r2]	@ zero_extendqisi2
 10656              	.LVL1043:
2185:Core/Src/main.c ****           if ((off + subLen) > len) break;
 10657              		.loc 1 2185 11 is_stmt 1 view .LVU3512
2185:Core/Src/main.c ****           if ((off + subLen) > len) break;
 10658              		.loc 1 2185 15 is_stmt 0 view .LVU3513
 10659 1910 1FFA81FB 		uxth	fp, r1
 10660              	.LVL1044:
2186:Core/Src/main.c ****           SpiHandleCommand(subCmd, &payload[off], subLen, seq);
 10661              		.loc 1 2186 11 is_stmt 1 view .LVU3514
2186:Core/Src/main.c ****           SpiHandleCommand(subCmd, &payload[off], subLen, seq);
 10662              		.loc 1 2186 20 is_stmt 0 view .LVU3515
 10663 1914 0BEB0803 		add	r3, fp, r8
 10664              	.LVL1045:
2186:Core/Src/main.c ****           SpiHandleCommand(subCmd, &payload[off], subLen, seq);
 10665              		.loc 1 2186 14 view .LVU3516
 10666 1918 B342     		cmp	r3, r6
 10667 191a 00F3D780 		bgt	.L829
2187:Core/Src/main.c ****           off += subLen;
 10668              		.loc 1 2187 11 is_stmt 1 view .LVU3517
 10669 191e 2B46     		mov	r3, r5
 10670 1920 4246     		mov	r2, r8
 10671              	.LVL1046:
2187:Core/Src/main.c ****           off += subLen;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 299


 10672              		.loc 1 2187 11 is_stmt 0 view .LVU3518
 10673 1922 17FA81F1 		uxtah	r1, r7, r1
 10674              	.LVL1047:
2187:Core/Src/main.c ****           off += subLen;
 10675              		.loc 1 2187 11 view .LVU3519
 10676 1926 FEF76BFB 		bl	SpiHandleCommand
 10677              	.LVL1048:
2188:Core/Src/main.c ****         }
 10678              		.loc 1 2188 11 is_stmt 1 view .LVU3520
2188:Core/Src/main.c ****         }
 10679              		.loc 1 2188 15 is_stmt 0 view .LVU3521
 10680 192a D844     		add	r8, r8, fp
 10681              	.LVL1049:
2188:Core/Src/main.c ****         }
 10682              		.loc 1 2188 15 view .LVU3522
 10683 192c 1FFA88F3 		uxth	r3, r8
 10684              	.LVL1050:
2188:Core/Src/main.c ****         }
 10685              		.loc 1 2188 15 view .LVU3523
 10686              	.LBE194:
2180:Core/Src/main.c ****         {
 10687              		.loc 1 2180 41 is_stmt 1 discriminator 2 view .LVU3524
 10688 1930 09F10109 		add	r9, r9, #1
 10689              	.LVL1051:
2180:Core/Src/main.c ****         {
 10690              		.loc 1 2180 41 is_stmt 0 discriminator 2 view .LVU3525
 10691 1934 5FFA89F9 		uxtb	r9, r9
 10692              	.LVL1052:
2180:Core/Src/main.c ****         {
 10693              		.loc 1 2180 41 discriminator 2 view .LVU3526
 10694 1938 E0E7     		b	.L717
 10695              	.LVL1053:
 10696              	.L940:
2180:Core/Src/main.c ****         {
 10697              		.loc 1 2180 41 discriminator 2 view .LVU3527
 10698              	.LBE195:
 10699              	.LBE192:
1263:Core/Src/main.c **** 
 10700              		.loc 1 1263 11 view .LVU3528
 10701 193a 0126     		movs	r6, #1
 10702              	.LVL1054:
 10703              	.LBB197:
 10704              	.LBB196:
1263:Core/Src/main.c **** 
 10705              		.loc 1 1263 11 view .LVU3529
 10706 193c 00E0     		b	.L426
 10707              	.LVL1055:
 10708              	.L720:
1263:Core/Src/main.c **** 
 10709              		.loc 1 1263 11 view .LVU3530
 10710              	.LBE196:
 10711              	.LBE197:
1265:Core/Src/main.c ****   {
 10712              		.loc 1 1265 3 view .LVU3531
 10713 193e 0126     		movs	r6, #1
 10714              	.LVL1056:
 10715              	.L426:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 300


2198:Core/Src/main.c ****   {
 10716              		.loc 1 2198 3 is_stmt 1 view .LVU3532
2198:Core/Src/main.c ****   {
 10717              		.loc 1 2198 6 is_stmt 0 view .LVU3533
 10718 1940 002E     		cmp	r6, #0
 10719 1942 40F0C580 		bne	.L941
 10720              	.L425:
2202:Core/Src/main.c **** 
 10721              		.loc 1 2202 1 view .LVU3534
 10722 1946 15B0     		add	sp, sp, #84
 10723              	.LCFI28:
 10724              		.cfi_remember_state
 10725              		.cfi_def_cfa_offset 44
 10726              		@ sp needed
 10727 1948 BDEC028B 		vldm	sp!, {d8}
 10728              	.LCFI29:
 10729              		.cfi_restore 80
 10730              		.cfi_restore 81
 10731              		.cfi_def_cfa_offset 36
 10732 194c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 10733              	.LVL1057:
 10734              	.L722:
 10735              	.LCFI30:
 10736              		.cfi_restore_state
1263:Core/Src/main.c **** 
 10737              		.loc 1 1263 11 view .LVU3535
 10738 1950 2646     		mov	r6, r4
 10739 1952 F5E7     		b	.L426
 10740              	.L725:
 10741 1954 0126     		movs	r6, #1
 10742 1956 F3E7     		b	.L426
 10743              	.L727:
 10744 1958 0126     		movs	r6, #1
 10745 195a F1E7     		b	.L426
 10746              	.L729:
 10747 195c 0126     		movs	r6, #1
 10748 195e EFE7     		b	.L426
 10749              	.L731:
 10750 1960 0126     		movs	r6, #1
 10751 1962 EDE7     		b	.L426
 10752              	.L733:
 10753 1964 0126     		movs	r6, #1
 10754 1966 EBE7     		b	.L426
 10755              	.L736:
 10756 1968 0126     		movs	r6, #1
 10757 196a E9E7     		b	.L426
 10758              	.L737:
 10759 196c 0126     		movs	r6, #1
 10760 196e E7E7     		b	.L426
 10761              	.L738:
 10762 1970 0126     		movs	r6, #1
 10763 1972 E5E7     		b	.L426
 10764              	.L739:
 10765 1974 0126     		movs	r6, #1
 10766 1976 E3E7     		b	.L426
 10767              	.L742:
 10768 1978 0126     		movs	r6, #1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 301


 10769 197a E1E7     		b	.L426
 10770              	.L743:
 10771 197c 0126     		movs	r6, #1
 10772 197e DFE7     		b	.L426
 10773              	.L744:
 10774 1980 0126     		movs	r6, #1
 10775 1982 DDE7     		b	.L426
 10776              	.L747:
 10777 1984 0126     		movs	r6, #1
 10778 1986 DBE7     		b	.L426
 10779              	.L748:
 10780 1988 0126     		movs	r6, #1
 10781 198a D9E7     		b	.L426
 10782              	.L750:
 10783 198c 0126     		movs	r6, #1
 10784 198e D7E7     		b	.L426
 10785              	.L751:
 10786 1990 0126     		movs	r6, #1
 10787 1992 D5E7     		b	.L426
 10788              	.L752:
 10789 1994 0126     		movs	r6, #1
 10790 1996 D3E7     		b	.L426
 10791              	.L753:
 10792 1998 0126     		movs	r6, #1
 10793 199a D1E7     		b	.L426
 10794              	.L754:
 10795 199c 0126     		movs	r6, #1
 10796 199e CFE7     		b	.L426
 10797              	.L755:
 10798 19a0 0126     		movs	r6, #1
 10799 19a2 CDE7     		b	.L426
 10800              	.L756:
 10801 19a4 0126     		movs	r6, #1
 10802 19a6 CBE7     		b	.L426
 10803              	.L759:
 10804 19a8 0126     		movs	r6, #1
 10805 19aa C9E7     		b	.L426
 10806              	.L760:
 10807 19ac 0126     		movs	r6, #1
 10808 19ae C7E7     		b	.L426
 10809              	.L761:
 10810 19b0 0126     		movs	r6, #1
 10811 19b2 C5E7     		b	.L426
 10812              	.L955:
 10813              		.align	2
 10814              	.L954:
 10815 19b4 D34D6210 		.word	274877907
 10816 19b8 00000000 		.word	g_spiErrorCount
 10817 19bc 00000000 		.word	g_cpuLoadPercent
 10818 19c0 00000000 		.word	g_samplesLoadedMask
 10819 19c4 00000000 		.word	g_spiPacketCount
 10820 19c8 00000000 		.word	g_spiCrcErrorCount
 10821 19cc 00000000 		.word	g_trackPeakQ15
 10822 19d0 00FEFF46 		.word	1191181824
 10823 19d4 00000000 		.word	g_masterPeakQ15
 10824 19d8 00000000 		.word	g_globalFilterType
 10825 19dc 00000000 		.word	g_globalBitDepth
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 302


 10826 19e0 00000000 		.word	g_globalDistQ8
 10827 19e4 00000000 		.word	g_globalDistMode
 10828 19e8 00000000 		.word	g_globalSrReduce
 10829 19ec 00000000 		.word	g_globalFilterStateL
 10830 19f0 00000000 		.word	g_globalFilterStateR
 10831 19f4 00000000 		.word	g_globalSrPhase
 10832 19f8 00000000 		.word	g_globalSrHoldL
 10833 19fc 00000000 		.word	g_globalSrHoldR
 10834 1a00 00000000 		.word	g_flangerFeedbackQ8
 10835 1a04 00000000 		.word	g_flangerRateStep
 10836 1a08 00000000 		.word	g_phaserFeedbackQ8
 10837 1a0c 00000000 		.word	g_phaserRateStep
 10838 1a10 00000000 		.word	g_phaserLast
 10839 1a14 00000000 		.word	g_phaserPhase
 10840 1a18 00000000 		.word	g_masterCompAttackK
 10841 1a1c 00000000 		.word	g_masterCompReleaseK
 10842 1a20 00000000 		.word	g_sidechain
 10843 1a24 1F85EB51 		.word	1374389535
 10844              	.L762:
 10845 1a28 0126     		movs	r6, #1
 10846 1a2a 89E7     		b	.L426
 10847              	.L763:
 10848 1a2c 0126     		movs	r6, #1
 10849 1a2e 87E7     		b	.L426
 10850              	.L766:
 10851 1a30 0126     		movs	r6, #1
 10852 1a32 85E7     		b	.L426
 10853              	.L767:
 10854 1a34 0126     		movs	r6, #1
 10855 1a36 83E7     		b	.L426
 10856              	.L768:
 10857 1a38 0126     		movs	r6, #1
 10858 1a3a 81E7     		b	.L426
 10859              	.L770:
 10860 1a3c 0126     		movs	r6, #1
 10861 1a3e 7FE7     		b	.L426
 10862              	.L771:
 10863 1a40 0126     		movs	r6, #1
 10864 1a42 7DE7     		b	.L426
 10865              	.L773:
 10866 1a44 0126     		movs	r6, #1
 10867 1a46 7BE7     		b	.L426
 10868              	.L776:
 10869 1a48 0126     		movs	r6, #1
 10870 1a4a 79E7     		b	.L426
 10871              	.L779:
 10872 1a4c 0126     		movs	r6, #1
 10873 1a4e 77E7     		b	.L426
 10874              	.L780:
 10875 1a50 0126     		movs	r6, #1
 10876 1a52 75E7     		b	.L426
 10877              	.L781:
 10878 1a54 0126     		movs	r6, #1
 10879 1a56 73E7     		b	.L426
 10880              	.L784:
 10881 1a58 0126     		movs	r6, #1
 10882 1a5a 71E7     		b	.L426
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 303


 10883              	.L789:
 10884 1a5c 0126     		movs	r6, #1
 10885 1a5e 6FE7     		b	.L426
 10886              	.L790:
 10887 1a60 0126     		movs	r6, #1
 10888 1a62 6DE7     		b	.L426
 10889              	.LVL1058:
 10890              	.L792:
1263:Core/Src/main.c **** 
 10891              		.loc 1 1263 11 view .LVU3536
 10892 1a64 0126     		movs	r6, #1
 10893              	.LVL1059:
1263:Core/Src/main.c **** 
 10894              		.loc 1 1263 11 view .LVU3537
 10895 1a66 6BE7     		b	.L426
 10896              	.LVL1060:
 10897              	.L793:
1263:Core/Src/main.c **** 
 10898              		.loc 1 1263 11 view .LVU3538
 10899 1a68 0126     		movs	r6, #1
 10900 1a6a 69E7     		b	.L426
 10901              	.L795:
 10902 1a6c 0126     		movs	r6, #1
 10903 1a6e 67E7     		b	.L426
 10904              	.L796:
 10905 1a70 0126     		movs	r6, #1
 10906 1a72 65E7     		b	.L426
 10907              	.LVL1061:
 10908              	.L798:
1263:Core/Src/main.c **** 
 10909              		.loc 1 1263 11 view .LVU3539
 10910 1a74 0126     		movs	r6, #1
 10911              	.LVL1062:
1263:Core/Src/main.c **** 
 10912              		.loc 1 1263 11 view .LVU3540
 10913 1a76 63E7     		b	.L426
 10914              	.L799:
1263:Core/Src/main.c **** 
 10915              		.loc 1 1263 11 view .LVU3541
 10916 1a78 0126     		movs	r6, #1
 10917 1a7a 61E7     		b	.L426
 10918              	.LVL1063:
 10919              	.L800:
1263:Core/Src/main.c **** 
 10920              		.loc 1 1263 11 view .LVU3542
 10921 1a7c 0126     		movs	r6, #1
 10922 1a7e 5FE7     		b	.L426
 10923              	.LVL1064:
 10924              	.L801:
1263:Core/Src/main.c **** 
 10925              		.loc 1 1263 11 view .LVU3543
 10926 1a80 0126     		movs	r6, #1
 10927 1a82 5DE7     		b	.L426
 10928              	.L804:
 10929 1a84 0126     		movs	r6, #1
 10930 1a86 5BE7     		b	.L426
 10931              	.L805:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 304


1263:Core/Src/main.c **** 
 10932              		.loc 1 1263 11 view .LVU3544
 10933 1a88 0126     		movs	r6, #1
 10934 1a8a 59E7     		b	.L426
 10935              	.L806:
1263:Core/Src/main.c **** 
 10936              		.loc 1 1263 11 view .LVU3545
 10937 1a8c 0126     		movs	r6, #1
 10938 1a8e 57E7     		b	.L426
 10939              	.L809:
 10940 1a90 0126     		movs	r6, #1
 10941 1a92 55E7     		b	.L426
 10942              	.L810:
 10943 1a94 0126     		movs	r6, #1
 10944 1a96 53E7     		b	.L426
 10945              	.LVL1065:
 10946              	.L811:
1263:Core/Src/main.c **** 
 10947              		.loc 1 1263 11 view .LVU3546
 10948 1a98 0126     		movs	r6, #1
 10949              	.LVL1066:
1263:Core/Src/main.c **** 
 10950              		.loc 1 1263 11 view .LVU3547
 10951 1a9a 51E7     		b	.L426
 10952              	.LVL1067:
 10953              	.L812:
1263:Core/Src/main.c **** 
 10954              		.loc 1 1263 11 view .LVU3548
 10955 1a9c 0126     		movs	r6, #1
 10956 1a9e 4FE7     		b	.L426
 10957              	.L813:
 10958 1aa0 0126     		movs	r6, #1
 10959 1aa2 4DE7     		b	.L426
 10960              	.L815:
 10961 1aa4 0126     		movs	r6, #1
 10962 1aa6 4BE7     		b	.L426
 10963              	.L816:
 10964 1aa8 0126     		movs	r6, #1
 10965 1aaa 49E7     		b	.L426
 10966              	.L817:
 10967 1aac 0126     		movs	r6, #1
 10968 1aae 47E7     		b	.L426
 10969              	.L818:
 10970 1ab0 0126     		movs	r6, #1
 10971 1ab2 45E7     		b	.L426
 10972              	.L821:
 10973 1ab4 0126     		movs	r6, #1
 10974 1ab6 43E7     		b	.L426
 10975              	.L822:
 10976 1ab8 0126     		movs	r6, #1
 10977 1aba 41E7     		b	.L426
 10978              	.L825:
 10979 1abc 0126     		movs	r6, #1
 10980 1abe 3FE7     		b	.L426
 10981              	.LVL1068:
 10982              	.L826:
1263:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 305


 10983              		.loc 1 1263 11 view .LVU3549
 10984 1ac0 0126     		movs	r6, #1
 10985              	.LVL1069:
1263:Core/Src/main.c **** 
 10986              		.loc 1 1263 11 view .LVU3550
 10987 1ac2 3DE7     		b	.L426
 10988              	.LVL1070:
 10989              	.L827:
1263:Core/Src/main.c **** 
 10990              		.loc 1 1263 11 view .LVU3551
 10991 1ac4 0126     		movs	r6, #1
 10992 1ac6 3BE7     		b	.L426
 10993              	.LVL1071:
 10994              	.L828:
1263:Core/Src/main.c **** 
 10995              		.loc 1 1263 11 view .LVU3552
 10996 1ac8 0126     		movs	r6, #1
 10997              	.LVL1072:
1263:Core/Src/main.c **** 
 10998              		.loc 1 1263 11 view .LVU3553
 10999 1aca 39E7     		b	.L426
 11000              	.LVL1073:
 11001              	.L829:
1263:Core/Src/main.c **** 
 11002              		.loc 1 1263 11 view .LVU3554
 11003 1acc 0126     		movs	r6, #1
 11004 1ace 37E7     		b	.L426
 11005              	.LVL1074:
 11006              	.L941:
2200:Core/Src/main.c ****   }
 11007              		.loc 1 2200 5 is_stmt 1 view .LVU3555
 11008 1ad0 0023     		movs	r3, #0
 11009 1ad2 1A46     		mov	r2, r3
 11010 1ad4 2946     		mov	r1, r5
 11011 1ad6 2046     		mov	r0, r4
 11012 1ad8 FFF7FEFF 		bl	SpiEnqueueResponse
 11013              	.LVL1075:
2202:Core/Src/main.c **** 
 11014              		.loc 1 2202 1 is_stmt 0 view .LVU3556
 11015 1adc 33E7     		b	.L425
 11016              		.cfi_endproc
 11017              	.LFE175:
 11019              		.section	.text.Debug_LED_Blink,"ax",%progbits
 11020              		.align	1
 11021              		.syntax unified
 11022              		.thumb
 11023              		.thumb_func
 11025              	Debug_LED_Blink:
 11026              	.LVL1076:
 11027              	.LFB144:
 509:Core/Src/main.c ****   for (int i = 0; i < times; i++)
 11028              		.loc 1 509 1 is_stmt 1 view -0
 11029              		.cfi_startproc
 11030              		@ args = 0, pretend = 0, frame = 0
 11031              		@ frame_needed = 0, uses_anonymous_args = 0
 509:Core/Src/main.c ****   for (int i = 0; i < times; i++)
 11032              		.loc 1 509 1 is_stmt 0 view .LVU3558
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 306


 11033 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 11034              	.LCFI31:
 11035              		.cfi_def_cfa_offset 24
 11036              		.cfi_offset 4, -24
 11037              		.cfi_offset 5, -20
 11038              		.cfi_offset 6, -16
 11039              		.cfi_offset 7, -12
 11040              		.cfi_offset 8, -8
 11041              		.cfi_offset 14, -4
 11042 0004 8046     		mov	r8, r0
 510:Core/Src/main.c ****   {
 11043              		.loc 1 510 3 is_stmt 1 view .LVU3559
 11044              	.LBB198:
 510:Core/Src/main.c ****   {
 11045              		.loc 1 510 8 view .LVU3560
 11046              	.LVL1077:
 510:Core/Src/main.c ****   {
 11047              		.loc 1 510 12 is_stmt 0 view .LVU3561
 11048 0006 0024     		movs	r4, #0
 510:Core/Src/main.c ****   {
 11049              		.loc 1 510 3 view .LVU3562
 11050 0008 29E0     		b	.L957
 11051              	.LVL1078:
 11052              	.L958:
 512:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED2_PORT, DEBUG_LED2_PIN, GPIO_PIN_SET);
 11053              		.loc 1 512 5 is_stmt 1 view .LVU3563
 11054 000a 174F     		ldr	r7, .L960
 11055 000c 0122     		movs	r2, #1
 11056 000e 1146     		mov	r1, r2
 11057 0010 3846     		mov	r0, r7
 11058 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 11059              	.LVL1079:
 513:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED3_PORT, DEBUG_LED3_PIN, GPIO_PIN_SET);
 11060              		.loc 1 513 5 view .LVU3564
 11061 0016 154E     		ldr	r6, .L960+4
 11062 0018 0122     		movs	r2, #1
 11063 001a 4021     		movs	r1, #64
 11064 001c 3046     		mov	r0, r6
 11065 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 11066              	.LVL1080:
 514:Core/Src/main.c ****     HAL_Delay(120);
 11067              		.loc 1 514 5 view .LVU3565
 11068 0022 134D     		ldr	r5, .L960+8
 11069 0024 0122     		movs	r2, #1
 11070 0026 4FF40051 		mov	r1, #8192
 11071 002a 2846     		mov	r0, r5
 11072 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 11073              	.LVL1081:
 515:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED_PORT, DEBUG_LED_PIN, GPIO_PIN_RESET);
 11074              		.loc 1 515 5 view .LVU3566
 11075 0030 7820     		movs	r0, #120
 11076 0032 FFF7FEFF 		bl	HAL_Delay
 11077              	.LVL1082:
 516:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED2_PORT, DEBUG_LED2_PIN, GPIO_PIN_RESET);
 11078              		.loc 1 516 5 view .LVU3567
 11079 0036 0022     		movs	r2, #0
 11080 0038 0121     		movs	r1, #1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 307


 11081 003a 3846     		mov	r0, r7
 11082 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 11083              	.LVL1083:
 517:Core/Src/main.c ****     HAL_GPIO_WritePin(DEBUG_LED3_PORT, DEBUG_LED3_PIN, GPIO_PIN_RESET);
 11084              		.loc 1 517 5 view .LVU3568
 11085 0040 0022     		movs	r2, #0
 11086 0042 4021     		movs	r1, #64
 11087 0044 3046     		mov	r0, r6
 11088 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 11089              	.LVL1084:
 518:Core/Src/main.c ****     HAL_Delay(120);
 11090              		.loc 1 518 5 view .LVU3569
 11091 004a 0022     		movs	r2, #0
 11092 004c 4FF40051 		mov	r1, #8192
 11093 0050 2846     		mov	r0, r5
 11094 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 11095              	.LVL1085:
 519:Core/Src/main.c ****   }
 11096              		.loc 1 519 5 view .LVU3570
 11097 0056 7820     		movs	r0, #120
 11098 0058 FFF7FEFF 		bl	HAL_Delay
 11099              	.LVL1086:
 510:Core/Src/main.c ****   {
 11100              		.loc 1 510 31 discriminator 3 view .LVU3571
 11101 005c 0134     		adds	r4, r4, #1
 11102              	.LVL1087:
 11103              	.L957:
 510:Core/Src/main.c ****   {
 11104              		.loc 1 510 21 discriminator 1 view .LVU3572
 11105 005e 4445     		cmp	r4, r8
 11106 0060 D3DB     		blt	.L958
 11107              	.LBE198:
 521:Core/Src/main.c **** 
 11108              		.loc 1 521 1 is_stmt 0 view .LVU3573
 11109 0062 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 11110              	.LVL1088:
 11111              	.L961:
 521:Core/Src/main.c **** 
 11112              		.loc 1 521 1 view .LVU3574
 11113 0066 00BF     		.align	2
 11114              	.L960:
 11115 0068 00100240 		.word	1073876992
 11116 006c 00000240 		.word	1073872896
 11117 0070 000C0240 		.word	1073875968
 11118              		.cfi_endproc
 11119              	.LFE144:
 11121              		.section	.text.Debug_LED_Init,"ax",%progbits
 11122              		.align	1
 11123              		.syntax unified
 11124              		.thumb
 11125              		.thumb_func
 11127              	Debug_LED_Init:
 11128              	.LFB143:
 490:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 11129              		.loc 1 490 1 is_stmt 1 view -0
 11130              		.cfi_startproc
 11131              		@ args = 0, pretend = 0, frame = 32
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 308


 11132              		@ frame_needed = 0, uses_anonymous_args = 0
 11133 0000 10B5     		push	{r4, lr}
 11134              	.LCFI32:
 11135              		.cfi_def_cfa_offset 8
 11136              		.cfi_offset 4, -8
 11137              		.cfi_offset 14, -4
 11138 0002 88B0     		sub	sp, sp, #32
 11139              	.LCFI33:
 11140              		.cfi_def_cfa_offset 40
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11141              		.loc 1 491 3 view .LVU3576
 11142              	.LBB199:
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11143              		.loc 1 491 3 view .LVU3577
 11144 0004 0022     		movs	r2, #0
 11145 0006 0092     		str	r2, [sp]
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11146              		.loc 1 491 3 view .LVU3578
 11147 0008 1C4B     		ldr	r3, .L964
 11148 000a 196B     		ldr	r1, [r3, #48]
 11149 000c 41F01001 		orr	r1, r1, #16
 11150 0010 1963     		str	r1, [r3, #48]
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11151              		.loc 1 491 3 view .LVU3579
 11152 0012 196B     		ldr	r1, [r3, #48]
 11153 0014 01F01001 		and	r1, r1, #16
 11154 0018 0091     		str	r1, [sp]
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11155              		.loc 1 491 3 view .LVU3580
 11156 001a 0099     		ldr	r1, [sp]
 11157              	.LBE199:
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 11158              		.loc 1 491 3 view .LVU3581
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11159              		.loc 1 492 3 view .LVU3582
 11160              	.LBB200:
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11161              		.loc 1 492 3 view .LVU3583
 11162 001c 0192     		str	r2, [sp, #4]
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11163              		.loc 1 492 3 view .LVU3584
 11164 001e 196B     		ldr	r1, [r3, #48]
 11165 0020 41F00101 		orr	r1, r1, #1
 11166 0024 1963     		str	r1, [r3, #48]
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11167              		.loc 1 492 3 view .LVU3585
 11168 0026 196B     		ldr	r1, [r3, #48]
 11169 0028 01F00101 		and	r1, r1, #1
 11170 002c 0191     		str	r1, [sp, #4]
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11171              		.loc 1 492 3 view .LVU3586
 11172 002e 0199     		ldr	r1, [sp, #4]
 11173              	.LBE200:
 492:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 11174              		.loc 1 492 3 view .LVU3587
 493:Core/Src/main.c **** 
 11175              		.loc 1 493 3 view .LVU3588
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 309


 11176              	.LBB201:
 493:Core/Src/main.c **** 
 11177              		.loc 1 493 3 view .LVU3589
 11178 0030 0292     		str	r2, [sp, #8]
 493:Core/Src/main.c **** 
 11179              		.loc 1 493 3 view .LVU3590
 11180 0032 196B     		ldr	r1, [r3, #48]
 11181 0034 41F00801 		orr	r1, r1, #8
 11182 0038 1963     		str	r1, [r3, #48]
 493:Core/Src/main.c **** 
 11183              		.loc 1 493 3 view .LVU3591
 11184 003a 1B6B     		ldr	r3, [r3, #48]
 11185 003c 03F00803 		and	r3, r3, #8
 11186 0040 0293     		str	r3, [sp, #8]
 493:Core/Src/main.c **** 
 11187              		.loc 1 493 3 view .LVU3592
 11188 0042 029B     		ldr	r3, [sp, #8]
 11189              	.LBE201:
 493:Core/Src/main.c **** 
 11190              		.loc 1 493 3 view .LVU3593
 495:Core/Src/main.c ****   gi.Mode = GPIO_MODE_OUTPUT_PP;
 11191              		.loc 1 495 3 view .LVU3594
 495:Core/Src/main.c ****   gi.Mode = GPIO_MODE_OUTPUT_PP;
 11192              		.loc 1 495 20 is_stmt 0 view .LVU3595
 11193 0044 03AC     		add	r4, sp, #12
 11194 0046 0392     		str	r2, [sp, #12]
 11195 0048 0492     		str	r2, [sp, #16]
 11196 004a 0592     		str	r2, [sp, #20]
 11197 004c 0692     		str	r2, [sp, #24]
 11198 004e 0792     		str	r2, [sp, #28]
 496:Core/Src/main.c ****   gi.Pull = GPIO_NOPULL;
 11199              		.loc 1 496 3 is_stmt 1 view .LVU3596
 496:Core/Src/main.c ****   gi.Pull = GPIO_NOPULL;
 11200              		.loc 1 496 11 is_stmt 0 view .LVU3597
 11201 0050 0123     		movs	r3, #1
 11202 0052 0493     		str	r3, [sp, #16]
 497:Core/Src/main.c ****   gi.Speed = GPIO_SPEED_FREQ_LOW;
 11203              		.loc 1 497 3 is_stmt 1 view .LVU3598
 498:Core/Src/main.c **** 
 11204              		.loc 1 498 3 view .LVU3599
 500:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED_PORT, &gi);
 11205              		.loc 1 500 3 view .LVU3600
 500:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED_PORT, &gi);
 11206              		.loc 1 500 10 is_stmt 0 view .LVU3601
 11207 0054 0393     		str	r3, [sp, #12]
 501:Core/Src/main.c ****   gi.Pin = DEBUG_LED2_PIN;
 11208              		.loc 1 501 3 is_stmt 1 view .LVU3602
 11209 0056 2146     		mov	r1, r4
 11210 0058 0948     		ldr	r0, .L964+4
 11211 005a FFF7FEFF 		bl	HAL_GPIO_Init
 11212              	.LVL1089:
 502:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED2_PORT, &gi);
 11213              		.loc 1 502 3 view .LVU3603
 502:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED2_PORT, &gi);
 11214              		.loc 1 502 10 is_stmt 0 view .LVU3604
 11215 005e 4023     		movs	r3, #64
 11216 0060 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 310


 503:Core/Src/main.c ****   gi.Pin = DEBUG_LED3_PIN;
 11217              		.loc 1 503 3 is_stmt 1 view .LVU3605
 11218 0062 2146     		mov	r1, r4
 11219 0064 0748     		ldr	r0, .L964+8
 11220 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 11221              	.LVL1090:
 504:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED3_PORT, &gi);
 11222              		.loc 1 504 3 view .LVU3606
 504:Core/Src/main.c ****   HAL_GPIO_Init(DEBUG_LED3_PORT, &gi);
 11223              		.loc 1 504 10 is_stmt 0 view .LVU3607
 11224 006a 4FF40053 		mov	r3, #8192
 11225 006e 0393     		str	r3, [sp, #12]
 505:Core/Src/main.c **** }
 11226              		.loc 1 505 3 is_stmt 1 view .LVU3608
 11227 0070 2146     		mov	r1, r4
 11228 0072 0548     		ldr	r0, .L964+12
 11229 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 11230              	.LVL1091:
 506:Core/Src/main.c **** 
 11231              		.loc 1 506 1 is_stmt 0 view .LVU3609
 11232 0078 08B0     		add	sp, sp, #32
 11233              	.LCFI34:
 11234              		.cfi_def_cfa_offset 8
 11235              		@ sp needed
 11236 007a 10BD     		pop	{r4, pc}
 11237              	.L965:
 11238              		.align	2
 11239              	.L964:
 11240 007c 00380240 		.word	1073887232
 11241 0080 00100240 		.word	1073876992
 11242 0084 00000240 		.word	1073872896
 11243 0088 000C0240 		.word	1073875968
 11244              		.cfi_endproc
 11245              	.LFE143:
 11247              		.section	.text.MX_DMA_Init,"ax",%progbits
 11248              		.align	1
 11249              		.syntax unified
 11250              		.thumb
 11251              		.thumb_func
 11253              	MX_DMA_Init:
 11254              	.LFB187:
2906:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 11255              		.loc 1 2906 1 is_stmt 1 view -0
 11256              		.cfi_startproc
 11257              		@ args = 0, pretend = 0, frame = 8
 11258              		@ frame_needed = 0, uses_anonymous_args = 0
 11259 0000 10B5     		push	{r4, lr}
 11260              	.LCFI35:
 11261              		.cfi_def_cfa_offset 8
 11262              		.cfi_offset 4, -8
 11263              		.cfi_offset 14, -4
 11264 0002 82B0     		sub	sp, sp, #8
 11265              	.LCFI36:
 11266              		.cfi_def_cfa_offset 16
2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11267              		.loc 1 2907 3 view .LVU3611
 11268              	.LBB202:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 311


2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11269              		.loc 1 2907 3 view .LVU3612
 11270 0004 0024     		movs	r4, #0
 11271 0006 0094     		str	r4, [sp]
2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11272              		.loc 1 2907 3 view .LVU3613
 11273 0008 124B     		ldr	r3, .L968
 11274 000a 1A6B     		ldr	r2, [r3, #48]
 11275 000c 42F40012 		orr	r2, r2, #2097152
 11276 0010 1A63     		str	r2, [r3, #48]
2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11277              		.loc 1 2907 3 view .LVU3614
 11278 0012 1A6B     		ldr	r2, [r3, #48]
 11279 0014 02F40012 		and	r2, r2, #2097152
 11280 0018 0092     		str	r2, [sp]
2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11281              		.loc 1 2907 3 view .LVU3615
 11282 001a 009A     		ldr	r2, [sp]
 11283              	.LBE202:
2907:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 11284              		.loc 1 2907 3 view .LVU3616
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11285              		.loc 1 2908 3 view .LVU3617
 11286              	.LBB203:
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11287              		.loc 1 2908 3 view .LVU3618
 11288 001c 0194     		str	r4, [sp, #4]
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11289              		.loc 1 2908 3 view .LVU3619
 11290 001e 1A6B     		ldr	r2, [r3, #48]
 11291 0020 42F48002 		orr	r2, r2, #4194304
 11292 0024 1A63     		str	r2, [r3, #48]
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11293              		.loc 1 2908 3 view .LVU3620
 11294 0026 1B6B     		ldr	r3, [r3, #48]
 11295 0028 03F48003 		and	r3, r3, #4194304
 11296 002c 0193     		str	r3, [sp, #4]
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11297              		.loc 1 2908 3 view .LVU3621
 11298 002e 019B     		ldr	r3, [sp, #4]
 11299              	.LBE203:
2908:Core/Src/main.c ****   /* I2S2 TX DMA1_Stream4 — máxima prioridad */
 11300              		.loc 1 2908 3 view .LVU3622
2910:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 11301              		.loc 1 2910 3 view .LVU3623
 11302 0030 2246     		mov	r2, r4
 11303 0032 2146     		mov	r1, r4
 11304 0034 0F20     		movs	r0, #15
 11305 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 11306              	.LVL1092:
2911:Core/Src/main.c ****   /* SPI1 RX DMA2_Stream0 — prioridad 2 */
 11307              		.loc 1 2911 3 view .LVU3624
 11308 003a 0F20     		movs	r0, #15
 11309 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 11310              	.LVL1093:
2913:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 11311              		.loc 1 2913 3 view .LVU3625
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 312


 11312 0040 2246     		mov	r2, r4
 11313 0042 0221     		movs	r1, #2
 11314 0044 3820     		movs	r0, #56
 11315 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 11316              	.LVL1094:
2914:Core/Src/main.c **** }
 11317              		.loc 1 2914 3 view .LVU3626
 11318 004a 3820     		movs	r0, #56
 11319 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 11320              	.LVL1095:
2915:Core/Src/main.c **** 
 11321              		.loc 1 2915 1 is_stmt 0 view .LVU3627
 11322 0050 02B0     		add	sp, sp, #8
 11323              	.LCFI37:
 11324              		.cfi_def_cfa_offset 8
 11325              		@ sp needed
 11326 0052 10BD     		pop	{r4, pc}
 11327              	.L969:
 11328              		.align	2
 11329              	.L968:
 11330 0054 00380240 		.word	1073887232
 11331              		.cfi_endproc
 11332              	.LFE187:
 11334              		.section	.text.SD_ReadSectors,"ax",%progbits
 11335              		.align	1
 11336              		.syntax unified
 11337              		.thumb
 11338              		.thumb_func
 11340              	SD_ReadSectors:
 11341              	.LVL1096:
 11342              	.LFB145:
 524:Core/Src/main.c ****   if (HAL_SD_ReadBlocks(&hsd, buf, lba, count, HAL_MAX_DELAY) != HAL_OK) return -1;
 11343              		.loc 1 524 1 is_stmt 1 view -0
 11344              		.cfi_startproc
 11345              		@ args = 0, pretend = 0, frame = 0
 11346              		@ frame_needed = 0, uses_anonymous_args = 0
 524:Core/Src/main.c ****   if (HAL_SD_ReadBlocks(&hsd, buf, lba, count, HAL_MAX_DELAY) != HAL_OK) return -1;
 11347              		.loc 1 524 1 is_stmt 0 view .LVU3629
 11348 0000 00B5     		push	{lr}
 11349              	.LCFI38:
 11350              		.cfi_def_cfa_offset 4
 11351              		.cfi_offset 14, -4
 11352 0002 83B0     		sub	sp, sp, #12
 11353              	.LCFI39:
 11354              		.cfi_def_cfa_offset 16
 11355 0004 1346     		mov	r3, r2
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11356              		.loc 1 525 3 is_stmt 1 view .LVU3630
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11357              		.loc 1 525 7 is_stmt 0 view .LVU3631
 11358 0006 4FF0FF32 		mov	r2, #-1
 11359              	.LVL1097:
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11360              		.loc 1 525 7 view .LVU3632
 11361 000a 0092     		str	r2, [sp]
 11362 000c 0246     		mov	r2, r0
 11363 000e 0848     		ldr	r0, .L975
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 313


 11364              	.LVL1098:
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11365              		.loc 1 525 7 view .LVU3633
 11366 0010 FFF7FEFF 		bl	HAL_SD_ReadBlocks
 11367              	.LVL1099:
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11368              		.loc 1 525 6 discriminator 1 view .LVU3634
 11369 0014 40B9     		cbnz	r0, .L973
 11370              	.L972:
 526:Core/Src/main.c ****   return 0;
 11371              		.loc 1 526 62 is_stmt 1 discriminator 1 view .LVU3635
 526:Core/Src/main.c ****   return 0;
 11372              		.loc 1 526 36 discriminator 1 view .LVU3636
 526:Core/Src/main.c ****   return 0;
 11373              		.loc 1 526 10 is_stmt 0 discriminator 1 view .LVU3637
 11374 0016 0648     		ldr	r0, .L975
 11375 0018 FFF7FEFF 		bl	HAL_SD_GetCardState
 11376              	.LVL1100:
 526:Core/Src/main.c ****   return 0;
 11377              		.loc 1 526 36 discriminator 1 view .LVU3638
 11378 001c 0428     		cmp	r0, #4
 11379 001e FAD1     		bne	.L972
 527:Core/Src/main.c **** }
 11380              		.loc 1 527 10 view .LVU3639
 11381 0020 0020     		movs	r0, #0
 11382              	.L970:
 528:Core/Src/main.c **** 
 11383              		.loc 1 528 1 view .LVU3640
 11384 0022 03B0     		add	sp, sp, #12
 11385              	.LCFI40:
 11386              		.cfi_remember_state
 11387              		.cfi_def_cfa_offset 4
 11388              		@ sp needed
 11389 0024 5DF804FB 		ldr	pc, [sp], #4
 11390              	.L973:
 11391              	.LCFI41:
 11392              		.cfi_restore_state
 525:Core/Src/main.c ****   while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
 11393              		.loc 1 525 81 discriminator 1 view .LVU3641
 11394 0028 4FF0FF30 		mov	r0, #-1
 11395 002c F9E7     		b	.L970
 11396              	.L976:
 11397 002e 00BF     		.align	2
 11398              	.L975:
 11399 0030 00000000 		.word	hsd
 11400              		.cfi_endproc
 11401              	.LFE145:
 11403              		.section	.text.FAT32_Init,"ax",%progbits
 11404              		.align	1
 11405              		.syntax unified
 11406              		.thumb
 11407              		.thumb_func
 11409              	FAT32_Init:
 11410              	.LVL1101:
 11411              	.LFB146:
 531:Core/Src/main.c ****   uint8_t sec[512];
 11412              		.loc 1 531 1 is_stmt 1 view -0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 314


 11413              		.cfi_startproc
 11414              		@ args = 0, pretend = 0, frame = 512
 11415              		@ frame_needed = 0, uses_anonymous_args = 0
 531:Core/Src/main.c ****   uint8_t sec[512];
 11416              		.loc 1 531 1 is_stmt 0 view .LVU3643
 11417 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 11418              	.LCFI42:
 11419              		.cfi_def_cfa_offset 32
 11420              		.cfi_offset 4, -32
 11421              		.cfi_offset 5, -28
 11422              		.cfi_offset 6, -24
 11423              		.cfi_offset 7, -20
 11424              		.cfi_offset 8, -16
 11425              		.cfi_offset 9, -12
 11426              		.cfi_offset 10, -8
 11427              		.cfi_offset 14, -4
 11428 0004 ADF5007D 		sub	sp, sp, #512
 11429              	.LCFI43:
 11430              		.cfi_def_cfa_offset 544
 11431 0008 0446     		mov	r4, r0
 532:Core/Src/main.c ****   uint32_t part_lba = 0;
 11432              		.loc 1 532 3 is_stmt 1 view .LVU3644
 533:Core/Src/main.c **** 
 11433              		.loc 1 533 3 view .LVU3645
 11434              	.LVL1102:
 535:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 11435              		.loc 1 535 3 view .LVU3646
 535:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 11436              		.loc 1 535 7 is_stmt 0 view .LVU3647
 11437 000a 0122     		movs	r2, #1
 11438 000c 6946     		mov	r1, sp
 11439 000e 0020     		movs	r0, #0
 11440              	.LVL1103:
 535:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 11441              		.loc 1 535 7 view .LVU3648
 11442 0010 FFF7FEFF 		bl	SD_ReadSectors
 11443              	.LVL1104:
 535:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 11444              		.loc 1 535 6 discriminator 1 view .LVU3649
 11445 0014 0028     		cmp	r0, #0
 11446 0016 42D1     		bne	.L980
 11447 0018 8046     		mov	r8, r0
 536:Core/Src/main.c **** 
 11448              		.loc 1 536 3 is_stmt 1 view .LVU3650
 536:Core/Src/main.c **** 
 11449              		.loc 1 536 10 is_stmt 0 view .LVU3651
 11450 001a 9DF8FE31 		ldrb	r3, [sp, #510]	@ zero_extendqisi2
 536:Core/Src/main.c **** 
 11451              		.loc 1 536 6 view .LVU3652
 11452 001e 552B     		cmp	r3, #85
 11453 0020 40D1     		bne	.L981
 536:Core/Src/main.c **** 
 11454              		.loc 1 536 30 discriminator 2 view .LVU3653
 11455 0022 9DF8FF31 		ldrb	r3, [sp, #511]	@ zero_extendqisi2
 536:Core/Src/main.c **** 
 11456              		.loc 1 536 24 discriminator 2 view .LVU3654
 11457 0026 AA2B     		cmp	r3, #170
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 315


 11458 0028 3FD1     		bne	.L982
 538:Core/Src/main.c ****   {
 11459              		.loc 1 538 3 is_stmt 1 view .LVU3655
 538:Core/Src/main.c ****   {
 11460              		.loc 1 538 12 is_stmt 0 view .LVU3656
 11461 002a 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 538:Core/Src/main.c ****   {
 11462              		.loc 1 538 6 view .LVU3657
 11463 002e EB2B     		cmp	r3, #235
 11464 0030 31D0     		beq	.L983
 538:Core/Src/main.c ****   {
 11465              		.loc 1 538 7 discriminator 1 view .LVU3658
 11466 0032 E92B     		cmp	r3, #233
 11467 0034 31D0     		beq	.L984
 540:Core/Src/main.c ****     if (part_lba == 0) return -3;
 11468              		.loc 1 540 5 is_stmt 1 view .LVU3659
 540:Core/Src/main.c ****     if (part_lba == 0) return -3;
 11469              		.loc 1 540 16 is_stmt 0 view .LVU3660
 11470 0036 0DF5E370 		add	r0, sp, #454
 11471 003a FFF7FEFF 		bl	le32
 11472              	.LVL1105:
 541:Core/Src/main.c ****     if (SD_ReadSectors(part_lba, sec, 1) != 0) return -4;
 11473              		.loc 1 541 5 is_stmt 1 view .LVU3661
 541:Core/Src/main.c ****     if (SD_ReadSectors(part_lba, sec, 1) != 0) return -4;
 11474              		.loc 1 541 8 is_stmt 0 view .LVU3662
 11475 003e 0746     		mov	r7, r0
 11476 0040 B0B3     		cbz	r0, .L985
 542:Core/Src/main.c ****   }
 11477              		.loc 1 542 5 is_stmt 1 view .LVU3663
 542:Core/Src/main.c ****   }
 11478              		.loc 1 542 9 is_stmt 0 view .LVU3664
 11479 0042 0122     		movs	r2, #1
 11480 0044 6946     		mov	r1, sp
 11481 0046 FFF7FEFF 		bl	SD_ReadSectors
 11482              	.LVL1106:
 542:Core/Src/main.c ****   }
 11483              		.loc 1 542 8 discriminator 1 view .LVU3665
 11484 004a A0BB     		cbnz	r0, .L989
 11485              	.LVL1107:
 11486              	.L979:
 545:Core/Src/main.c **** 
 11487              		.loc 1 545 3 is_stmt 1 view .LVU3666
 545:Core/Src/main.c **** 
 11488              		.loc 1 545 7 is_stmt 0 view .LVU3667
 11489 004c 0DF10B00 		add	r0, sp, #11
 11490 0050 FFF7FEFF 		bl	le16
 11491              	.LVL1108:
 545:Core/Src/main.c **** 
 11492              		.loc 1 545 6 discriminator 1 view .LVU3668
 11493 0054 B0F5007F 		cmp	r0, #512
 11494 0058 30D1     		bne	.L987
 547:Core/Src/main.c ****   uint8_t fats = sec[16];
 11495              		.loc 1 547 3 is_stmt 1 view .LVU3669
 547:Core/Src/main.c ****   uint8_t fats = sec[16];
 11496              		.loc 1 547 23 is_stmt 0 view .LVU3670
 11497 005a 0DF10E00 		add	r0, sp, #14
 11498 005e FFF7FEFF 		bl	le16
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 316


 11499              	.LVL1109:
 11500 0062 0546     		mov	r5, r0
 11501              	.LVL1110:
 548:Core/Src/main.c ****   uint32_t sectors_per_fat = le32(&sec[36]);
 11502              		.loc 1 548 3 is_stmt 1 view .LVU3671
 548:Core/Src/main.c ****   uint32_t sectors_per_fat = le32(&sec[36]);
 11503              		.loc 1 548 11 is_stmt 0 view .LVU3672
 11504 0064 9DF810A0 		ldrb	r10, [sp, #16]	@ zero_extendqisi2
 11505              	.LVL1111:
 549:Core/Src/main.c ****   uint32_t root_cluster = le32(&sec[44]);
 11506              		.loc 1 549 3 is_stmt 1 view .LVU3673
 549:Core/Src/main.c ****   uint32_t root_cluster = le32(&sec[44]);
 11507              		.loc 1 549 30 is_stmt 0 view .LVU3674
 11508 0068 09A8     		add	r0, sp, #36
 11509 006a FFF7FEFF 		bl	le32
 11510              	.LVL1112:
 549:Core/Src/main.c ****   uint32_t root_cluster = le32(&sec[44]);
 11511              		.loc 1 549 30 view .LVU3675
 11512 006e 0646     		mov	r6, r0
 11513              	.LVL1113:
 550:Core/Src/main.c **** 
 11514              		.loc 1 550 3 is_stmt 1 view .LVU3676
 550:Core/Src/main.c **** 
 11515              		.loc 1 550 27 is_stmt 0 view .LVU3677
 11516 0070 0BA8     		add	r0, sp, #44
 11517              	.LVL1114:
 550:Core/Src/main.c **** 
 11518              		.loc 1 550 27 view .LVU3678
 11519 0072 FFF7FEFF 		bl	le32
 11520              	.LVL1115:
 552:Core/Src/main.c ****   fs->sectors_per_cluster = sec[13];
 11521              		.loc 1 552 3 is_stmt 1 view .LVU3679
 552:Core/Src/main.c ****   fs->sectors_per_cluster = sec[13];
 11522              		.loc 1 552 16 is_stmt 0 view .LVU3680
 11523 0076 2760     		str	r7, [r4]
 553:Core/Src/main.c ****   fs->sectors_per_fat = sectors_per_fat;
 11524              		.loc 1 553 3 is_stmt 1 view .LVU3681
 553:Core/Src/main.c ****   fs->sectors_per_fat = sectors_per_fat;
 11525              		.loc 1 553 32 is_stmt 0 view .LVU3682
 11526 0078 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 553:Core/Src/main.c ****   fs->sectors_per_fat = sectors_per_fat;
 11527              		.loc 1 553 27 view .LVU3683
 11528 007c 2375     		strb	r3, [r4, #20]
 554:Core/Src/main.c ****   fs->fat_lba = part_lba + reserved;
 11529              		.loc 1 554 3 is_stmt 1 view .LVU3684
 554:Core/Src/main.c ****   fs->fat_lba = part_lba + reserved;
 11530              		.loc 1 554 23 is_stmt 0 view .LVU3685
 11531 007e 2661     		str	r6, [r4, #16]
 555:Core/Src/main.c ****   fs->data_lba = part_lba + reserved + (fats * sectors_per_fat);
 11532              		.loc 1 555 3 is_stmt 1 view .LVU3686
 555:Core/Src/main.c ****   fs->data_lba = part_lba + reserved + (fats * sectors_per_fat);
 11533              		.loc 1 555 26 is_stmt 0 view .LVU3687
 11534 0080 EB19     		adds	r3, r5, r7
 555:Core/Src/main.c ****   fs->data_lba = part_lba + reserved + (fats * sectors_per_fat);
 11535              		.loc 1 555 15 view .LVU3688
 11536 0082 6360     		str	r3, [r4, #4]
 556:Core/Src/main.c ****   fs->root_cluster = root_cluster;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 317


 11537              		.loc 1 556 3 is_stmt 1 view .LVU3689
 556:Core/Src/main.c ****   fs->root_cluster = root_cluster;
 11538              		.loc 1 556 38 is_stmt 0 view .LVU3690
 11539 0084 06FB0A33 		mla	r3, r6, r10, r3
 556:Core/Src/main.c ****   fs->root_cluster = root_cluster;
 11540              		.loc 1 556 16 view .LVU3691
 11541 0088 A360     		str	r3, [r4, #8]
 557:Core/Src/main.c ****   return 0;
 11542              		.loc 1 557 3 is_stmt 1 view .LVU3692
 557:Core/Src/main.c ****   return 0;
 11543              		.loc 1 557 20 is_stmt 0 view .LVU3693
 11544 008a E060     		str	r0, [r4, #12]
 558:Core/Src/main.c **** }
 11545              		.loc 1 558 3 is_stmt 1 view .LVU3694
 11546              	.LVL1116:
 11547              	.L977:
 559:Core/Src/main.c **** 
 11548              		.loc 1 559 1 is_stmt 0 view .LVU3695
 11549 008c 4046     		mov	r0, r8
 11550 008e 0DF5007D 		add	sp, sp, #512
 11551              	.LCFI44:
 11552              		.cfi_remember_state
 11553              		.cfi_def_cfa_offset 32
 11554              		@ sp needed
 11555 0092 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 11556              	.LVL1117:
 11557              	.L983:
 11558              	.LCFI45:
 11559              		.cfi_restore_state
 533:Core/Src/main.c **** 
 11560              		.loc 1 533 12 view .LVU3696
 11561 0096 0027     		movs	r7, #0
 11562 0098 D8E7     		b	.L979
 11563              	.L984:
 11564 009a 0027     		movs	r7, #0
 11565 009c D6E7     		b	.L979
 11566              	.L980:
 535:Core/Src/main.c ****   if (sec[510] != 0x55 || sec[511] != 0xAA) return -2;
 11567              		.loc 1 535 46 discriminator 1 view .LVU3697
 11568 009e 4FF0FF38 		mov	r8, #-1
 11569 00a2 F3E7     		b	.L977
 11570              	.L981:
 536:Core/Src/main.c **** 
 11571              		.loc 1 536 52 discriminator 3 view .LVU3698
 11572 00a4 6FF00108 		mvn	r8, #1
 11573 00a8 F0E7     		b	.L977
 11574              	.L982:
 11575 00aa 6FF00108 		mvn	r8, #1
 11576 00ae EDE7     		b	.L977
 11577              	.LVL1118:
 11578              	.L985:
 541:Core/Src/main.c ****     if (SD_ReadSectors(part_lba, sec, 1) != 0) return -4;
 11579              		.loc 1 541 31 discriminator 1 view .LVU3699
 11580 00b0 6FF00208 		mvn	r8, #2
 11581 00b4 EAE7     		b	.L977
 11582              	.LVL1119:
 11583              	.L989:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 318


 542:Core/Src/main.c ****   }
 11584              		.loc 1 542 55 discriminator 1 view .LVU3700
 11585 00b6 6FF00308 		mvn	r8, #3
 11586 00ba E7E7     		b	.L977
 11587              	.L987:
 545:Core/Src/main.c **** 
 11588              		.loc 1 545 37 discriminator 1 view .LVU3701
 11589 00bc 6FF00408 		mvn	r8, #4
 11590 00c0 E4E7     		b	.L977
 11591              		.cfi_endproc
 11592              	.LFE146:
 11594              		.section	.text.FAT32_NextCluster,"ax",%progbits
 11595              		.align	1
 11596              		.syntax unified
 11597              		.thumb
 11598              		.thumb_func
 11600              	FAT32_NextCluster:
 11601              	.LVL1120:
 11602              	.LFB148:
 567:Core/Src/main.c ****   uint8_t sec[512];
 11603              		.loc 1 567 1 is_stmt 1 view -0
 11604              		.cfi_startproc
 11605              		@ args = 0, pretend = 0, frame = 512
 11606              		@ frame_needed = 0, uses_anonymous_args = 0
 567:Core/Src/main.c ****   uint8_t sec[512];
 11607              		.loc 1 567 1 is_stmt 0 view .LVU3703
 11608 0000 70B5     		push	{r4, r5, r6, lr}
 11609              	.LCFI46:
 11610              		.cfi_def_cfa_offset 16
 11611              		.cfi_offset 4, -16
 11612              		.cfi_offset 5, -12
 11613              		.cfi_offset 6, -8
 11614              		.cfi_offset 14, -4
 11615 0002 ADF5007D 		sub	sp, sp, #512
 11616              	.LCFI47:
 11617              		.cfi_def_cfa_offset 528
 11618 0006 1446     		mov	r4, r2
 568:Core/Src/main.c ****   uint32_t fat_offset = cluster * 4U;
 11619              		.loc 1 568 3 is_stmt 1 view .LVU3704
 569:Core/Src/main.c ****   uint32_t fat_sector = fs->fat_lba + (fat_offset / 512U);
 11620              		.loc 1 569 3 view .LVU3705
 569:Core/Src/main.c ****   uint32_t fat_sector = fs->fat_lba + (fat_offset / 512U);
 11621              		.loc 1 569 12 is_stmt 0 view .LVU3706
 11622 0008 8B00     		lsls	r3, r1, #2
 11623              	.LVL1121:
 570:Core/Src/main.c ****   uint32_t ent_offset = fat_offset % 512U;
 11624              		.loc 1 570 3 is_stmt 1 view .LVU3707
 570:Core/Src/main.c ****   uint32_t ent_offset = fat_offset % 512U;
 11625              		.loc 1 570 27 is_stmt 0 view .LVU3708
 11626 000a 4668     		ldr	r6, [r0, #4]
 570:Core/Src/main.c ****   uint32_t ent_offset = fat_offset % 512U;
 11627              		.loc 1 570 51 view .LVU3709
 11628 000c C1F3D610 		ubfx	r0, r1, #7, #23
 11629              	.LVL1122:
 571:Core/Src/main.c **** 
 11630              		.loc 1 571 3 is_stmt 1 view .LVU3710
 571:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 319


 11631              		.loc 1 571 12 is_stmt 0 view .LVU3711
 11632 0010 C3F30805 		ubfx	r5, r3, #0, #9
 11633              	.LVL1123:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11634              		.loc 1 573 3 is_stmt 1 view .LVU3712
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11635              		.loc 1 573 7 is_stmt 0 view .LVU3713
 11636 0014 0122     		movs	r2, #1
 11637              	.LVL1124:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11638              		.loc 1 573 7 view .LVU3714
 11639 0016 6946     		mov	r1, sp
 11640              	.LVL1125:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11641              		.loc 1 573 7 view .LVU3715
 11642 0018 3044     		add	r0, r0, r6
 11643              	.LVL1126:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11644              		.loc 1 573 7 view .LVU3716
 11645 001a FFF7FEFF 		bl	SD_ReadSectors
 11646              	.LVL1127:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11647              		.loc 1 573 6 discriminator 1 view .LVU3717
 11648 001e 58B9     		cbnz	r0, .L992
 11649 0020 0646     		mov	r6, r0
 11650              	.LVL1128:
 574:Core/Src/main.c ****   return 0;
 11651              		.loc 1 574 3 is_stmt 1 view .LVU3718
 574:Core/Src/main.c ****   return 0;
 11652              		.loc 1 574 19 is_stmt 0 view .LVU3719
 11653 0022 6846     		mov	r0, sp
 11654 0024 2844     		add	r0, r0, r5
 11655 0026 FFF7FEFF 		bl	le32
 11656              	.LVL1129:
 574:Core/Src/main.c ****   return 0;
 11657              		.loc 1 574 42 discriminator 1 view .LVU3720
 11658 002a 20F07040 		bic	r0, r0, #-268435456
 574:Core/Src/main.c ****   return 0;
 11659              		.loc 1 574 17 discriminator 1 view .LVU3721
 11660 002e 2060     		str	r0, [r4]
 575:Core/Src/main.c **** }
 11661              		.loc 1 575 3 is_stmt 1 view .LVU3722
 11662              	.L990:
 576:Core/Src/main.c **** 
 11663              		.loc 1 576 1 is_stmt 0 view .LVU3723
 11664 0030 3046     		mov	r0, r6
 11665 0032 0DF5007D 		add	sp, sp, #512
 11666              	.LCFI48:
 11667              		.cfi_remember_state
 11668              		.cfi_def_cfa_offset 16
 11669              		@ sp needed
 11670 0036 70BD     		pop	{r4, r5, r6, pc}
 11671              	.LVL1130:
 11672              	.L992:
 11673              	.LCFI49:
 11674              		.cfi_restore_state
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 320


 11675              		.loc 1 573 55 discriminator 1 view .LVU3724
 11676 0038 4FF0FF36 		mov	r6, #-1
 11677              	.LVL1131:
 573:Core/Src/main.c ****   *next_cluster = le32(&sec[ent_offset]) & 0x0FFFFFFFU;
 11678              		.loc 1 573 55 discriminator 1 view .LVU3725
 11679 003c F8E7     		b	.L990
 11680              		.cfi_endproc
 11681              	.LFE148:
 11683              		.section	.text.File_AdvanceSector,"ax",%progbits
 11684              		.align	1
 11685              		.syntax unified
 11686              		.thumb
 11687              		.thumb_func
 11689              	File_AdvanceSector:
 11690              	.LVL1132:
 11691              	.LFB153:
 687:Core/Src/main.c ****   file->sector_in_cluster++;
 11692              		.loc 1 687 1 is_stmt 1 view -0
 11693              		.cfi_startproc
 11694              		@ args = 0, pretend = 0, frame = 8
 11695              		@ frame_needed = 0, uses_anonymous_args = 0
 687:Core/Src/main.c ****   file->sector_in_cluster++;
 11696              		.loc 1 687 1 is_stmt 0 view .LVU3727
 11697 0000 10B5     		push	{r4, lr}
 11698              	.LCFI50:
 11699              		.cfi_def_cfa_offset 8
 11700              		.cfi_offset 4, -8
 11701              		.cfi_offset 14, -4
 11702 0002 82B0     		sub	sp, sp, #8
 11703              	.LCFI51:
 11704              		.cfi_def_cfa_offset 16
 11705 0004 0446     		mov	r4, r0
 688:Core/Src/main.c ****   if (file->sector_in_cluster >= file->fs.sectors_per_cluster)
 11706              		.loc 1 688 3 is_stmt 1 view .LVU3728
 688:Core/Src/main.c ****   if (file->sector_in_cluster >= file->fs.sectors_per_cluster)
 11707              		.loc 1 688 7 is_stmt 0 view .LVU3729
 11708 0006 836A     		ldr	r3, [r0, #40]
 688:Core/Src/main.c ****   if (file->sector_in_cluster >= file->fs.sectors_per_cluster)
 11709              		.loc 1 688 26 view .LVU3730
 11710 0008 0133     		adds	r3, r3, #1
 11711 000a 8362     		str	r3, [r0, #40]
 689:Core/Src/main.c ****   {
 11712              		.loc 1 689 3 is_stmt 1 view .LVU3731
 689:Core/Src/main.c ****   {
 11713              		.loc 1 689 42 is_stmt 0 view .LVU3732
 11714 000c 027D     		ldrb	r2, [r0, #20]	@ zero_extendqisi2
 689:Core/Src/main.c ****   {
 11715              		.loc 1 689 6 view .LVU3733
 11716 000e 9342     		cmp	r3, r2
 11717 0010 05D2     		bcs	.L1001
 11718              	.LVL1133:
 11719              	.L995:
 697:Core/Src/main.c ****   file->sector_offset = 0;
 11720              		.loc 1 697 3 is_stmt 1 view .LVU3734
 697:Core/Src/main.c ****   file->sector_offset = 0;
 11721              		.loc 1 697 22 is_stmt 0 view .LVU3735
 11722 0012 0020     		movs	r0, #0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 321


 11723 0014 84F82E02 		strb	r0, [r4, #558]
 698:Core/Src/main.c ****   return 0;
 11724              		.loc 1 698 3 is_stmt 1 view .LVU3736
 698:Core/Src/main.c ****   return 0;
 11725              		.loc 1 698 23 is_stmt 0 view .LVU3737
 11726 0018 A085     		strh	r0, [r4, #44]	@ movhi
 699:Core/Src/main.c **** }
 11727              		.loc 1 699 3 is_stmt 1 view .LVU3738
 11728              	.L994:
 700:Core/Src/main.c **** 
 11729              		.loc 1 700 1 is_stmt 0 view .LVU3739
 11730 001a 02B0     		add	sp, sp, #8
 11731              	.LCFI52:
 11732              		.cfi_remember_state
 11733              		.cfi_def_cfa_offset 8
 11734              		@ sp needed
 11735 001c 10BD     		pop	{r4, pc}
 11736              	.LVL1134:
 11737              	.L1001:
 11738              	.LCFI53:
 11739              		.cfi_restore_state
 11740              	.LBB204:
 691:Core/Src/main.c ****     if (FAT32_NextCluster(&file->fs, file->current_cluster, &next) != 0) return -1;
 11741              		.loc 1 691 5 is_stmt 1 view .LVU3740
 692:Core/Src/main.c ****     if (next >= 0x0FFFFFF8U) return -2;
 11742              		.loc 1 692 5 view .LVU3741
 692:Core/Src/main.c ****     if (next >= 0x0FFFFFF8U) return -2;
 11743              		.loc 1 692 9 is_stmt 0 view .LVU3742
 11744 001e 01AA     		add	r2, sp, #4
 11745 0020 C169     		ldr	r1, [r0, #28]
 11746 0022 FFF7FEFF 		bl	FAT32_NextCluster
 11747              	.LVL1135:
 692:Core/Src/main.c ****     if (next >= 0x0FFFFFF8U) return -2;
 11748              		.loc 1 692 8 discriminator 1 view .LVU3743
 11749 0026 38B9     		cbnz	r0, .L998
 693:Core/Src/main.c ****     file->current_cluster = next;
 11750              		.loc 1 693 5 is_stmt 1 view .LVU3744
 693:Core/Src/main.c ****     file->current_cluster = next;
 11751              		.loc 1 693 14 is_stmt 0 view .LVU3745
 11752 0028 019B     		ldr	r3, [sp, #4]
 693:Core/Src/main.c ****     file->current_cluster = next;
 11753              		.loc 1 693 8 view .LVU3746
 11754 002a 064A     		ldr	r2, .L1002
 11755 002c 9342     		cmp	r3, r2
 11756 002e 06D8     		bhi	.L999
 694:Core/Src/main.c ****     file->sector_in_cluster = 0;
 11757              		.loc 1 694 5 is_stmt 1 view .LVU3747
 694:Core/Src/main.c ****     file->sector_in_cluster = 0;
 11758              		.loc 1 694 27 is_stmt 0 view .LVU3748
 11759 0030 E361     		str	r3, [r4, #28]
 695:Core/Src/main.c ****   }
 11760              		.loc 1 695 5 is_stmt 1 view .LVU3749
 695:Core/Src/main.c ****   }
 11761              		.loc 1 695 29 is_stmt 0 view .LVU3750
 11762 0032 0023     		movs	r3, #0
 11763 0034 A362     		str	r3, [r4, #40]
 11764 0036 ECE7     		b	.L995
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 322


 11765              	.L998:
 692:Core/Src/main.c ****     if (next >= 0x0FFFFFF8U) return -2;
 11766              		.loc 1 692 81 discriminator 1 view .LVU3751
 11767 0038 4FF0FF30 		mov	r0, #-1
 11768 003c EDE7     		b	.L994
 11769              	.L999:
 693:Core/Src/main.c ****     file->current_cluster = next;
 11770              		.loc 1 693 37 discriminator 1 view .LVU3752
 11771 003e 6FF00100 		mvn	r0, #1
 11772 0042 EAE7     		b	.L994
 11773              	.L1003:
 11774              		.align	2
 11775              	.L1002:
 11776 0044 F7FFFF0F 		.word	268435447
 11777              	.LBE204:
 11778              		.cfi_endproc
 11779              	.LFE153:
 11781              		.section	.text.FAT32_OpenWavByName,"ax",%progbits
 11782              		.align	1
 11783              		.syntax unified
 11784              		.thumb
 11785              		.thumb_func
 11787              	FAT32_OpenWavByName:
 11788              	.LVL1136:
 11789              	.LFB159:
 810:Core/Src/main.c ****   uint8_t sec[512];
 11790              		.loc 1 810 1 is_stmt 1 view -0
 11791              		.cfi_startproc
 11792              		@ args = 0, pretend = 0, frame = 792
 11793              		@ frame_needed = 0, uses_anonymous_args = 0
 810:Core/Src/main.c ****   uint8_t sec[512];
 11794              		.loc 1 810 1 is_stmt 0 view .LVU3754
 11795 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 11796              	.LCFI54:
 11797              		.cfi_def_cfa_offset 36
 11798              		.cfi_offset 4, -36
 11799              		.cfi_offset 5, -32
 11800              		.cfi_offset 6, -28
 11801              		.cfi_offset 7, -24
 11802              		.cfi_offset 8, -20
 11803              		.cfi_offset 9, -16
 11804              		.cfi_offset 10, -12
 11805              		.cfi_offset 11, -8
 11806              		.cfi_offset 14, -4
 11807 0004 ADF5477D 		sub	sp, sp, #796
 11808              	.LCFI55:
 11809              		.cfi_def_cfa_offset 832
 11810 0008 8246     		mov	r10, r0
 11811 000a 8B46     		mov	fp, r1
 11812 000c 9146     		mov	r9, r2
 811:Core/Src/main.c ****   char lfn[256];
 11813              		.loc 1 811 3 is_stmt 1 view .LVU3755
 812:Core/Src/main.c ****   int lfn_len = 0;
 11814              		.loc 1 812 3 view .LVU3756
 813:Core/Src/main.c ****   uint32_t cluster = dir_cluster;
 11815              		.loc 1 813 3 view .LVU3757
 11816              	.LVL1137:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 323


 814:Core/Src/main.c **** 
 11817              		.loc 1 814 3 view .LVU3758
 816:Core/Src/main.c ****   {
 11818              		.loc 1 816 3 view .LVU3759
 813:Core/Src/main.c ****   uint32_t cluster = dir_cluster;
 11819              		.loc 1 813 7 is_stmt 0 view .LVU3760
 11820 000e 0027     		movs	r7, #0
 11821 0010 9846     		mov	r8, r3
 11822              	.LVL1138:
 11823              	.L1005:
 816:Core/Src/main.c ****   {
 11824              		.loc 1 816 24 is_stmt 1 view .LVU3761
 11825 0012 ABF10202 		sub	r2, fp, #2
 11826 0016 6B4B     		ldr	r3, .L1047
 11827 0018 9A42     		cmp	r2, r3
 11828 001a 00F2CF80 		bhi	.L1041
 11829              	.LBB205:
 11830              	.LBB206:
 818:Core/Src/main.c ****     {
 11831              		.loc 1 818 19 is_stmt 0 view .LVU3762
 11832 001e 0025     		movs	r5, #0
 11833 0020 CDF808B0 		str	fp, [sp, #8]
 11834 0024 9DE0     		b	.L1027
 11835              	.LVL1139:
 11836              	.L1045:
 11837              	.LBB207:
 11838              	.LBB208:
 11839              	.LBB209:
 11840              	.LBB210:
 831:Core/Src/main.c ****           int base = (int)(seq - 1U) * 13;
 11841              		.loc 1 831 11 is_stmt 1 view .LVU3763
 831:Core/Src/main.c ****           int base = (int)(seq - 1U) * 13;
 11842              		.loc 1 831 19 is_stmt 0 view .LVU3764
 11843 0026 03F01F0B 		and	fp, r3, #31
 11844              	.LVL1140:
 832:Core/Src/main.c ****           for (int i = 0; i < 13; i++)
 11845              		.loc 1 832 11 is_stmt 1 view .LVU3765
 832:Core/Src/main.c ****           for (int i = 0; i < 13; i++)
 11846              		.loc 1 832 38 is_stmt 0 view .LVU3766
 11847 002a 0BEB4B02 		add	r2, fp, fp, lsl #1
 11848 002e 0BEB820B 		add	fp, fp, r2, lsl #2
 11849              	.LVL1141:
 832:Core/Src/main.c ****           for (int i = 0; i < 13; i++)
 11850              		.loc 1 832 38 view .LVU3767
 11851 0032 ABF10D0B 		sub	fp, fp, #13
 11852              	.LVL1142:
 833:Core/Src/main.c ****           {
 11853              		.loc 1 833 11 is_stmt 1 view .LVU3768
 11854              	.LBB211:
 833:Core/Src/main.c ****           {
 11855              		.loc 1 833 16 view .LVU3769
 833:Core/Src/main.c ****           {
 11856              		.loc 1 833 20 is_stmt 0 view .LVU3770
 11857 0036 009D     		ldr	r5, [sp]
 11858 0038 0393     		str	r3, [sp, #12]
 833:Core/Src/main.c ****           {
 11859              		.loc 1 833 11 view .LVU3771
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 324


 11860 003a 00E0     		b	.L1010
 11861              	.LVL1143:
 11862              	.L1011:
 833:Core/Src/main.c ****           {
 11863              		.loc 1 833 36 is_stmt 1 discriminator 2 view .LVU3772
 11864 003c 0135     		adds	r5, r5, #1
 11865              	.LVL1144:
 11866              	.L1010:
 833:Core/Src/main.c ****           {
 11867              		.loc 1 833 29 discriminator 1 view .LVU3773
 11868 003e 0C2D     		cmp	r5, #12
 11869 0040 0ADC     		bgt	.L1042
 11870              	.LBB212:
 835:Core/Src/main.c ****             if ((base + i) < 255) lfn[base + i] = c;
 11871              		.loc 1 835 13 view .LVU3774
 835:Core/Src/main.c ****             if ((base + i) < 255) lfn[base + i] = c;
 11872              		.loc 1 835 22 is_stmt 0 view .LVU3775
 11873 0042 2946     		mov	r1, r5
 11874 0044 3046     		mov	r0, r6
 11875 0046 FFF7FEFF 		bl	LFN_GetChar
 11876              	.LVL1145:
 836:Core/Src/main.c ****           }
 11877              		.loc 1 836 13 is_stmt 1 view .LVU3776
 836:Core/Src/main.c ****           }
 11878              		.loc 1 836 23 is_stmt 0 view .LVU3777
 11879 004a 05EB0B03 		add	r3, r5, fp
 836:Core/Src/main.c ****           }
 11880              		.loc 1 836 16 view .LVU3778
 11881 004e FE2B     		cmp	r3, #254
 11882 0050 F4DC     		bgt	.L1011
 836:Core/Src/main.c ****           }
 11883              		.loc 1 836 35 is_stmt 1 discriminator 1 view .LVU3779
 836:Core/Src/main.c ****           }
 11884              		.loc 1 836 49 is_stmt 0 discriminator 1 view .LVU3780
 11885 0052 06AA     		add	r2, sp, #24
 11886 0054 D054     		strb	r0, [r2, r3]
 11887 0056 F1E7     		b	.L1011
 11888              	.LVL1146:
 11889              	.L1042:
 836:Core/Src/main.c ****           }
 11890              		.loc 1 836 49 discriminator 1 view .LVU3781
 11891              	.LBE212:
 11892              	.LBE211:
 838:Core/Src/main.c ****           {
 11893              		.loc 1 838 14 view .LVU3782
 11894 0058 039B     		ldr	r3, [sp, #12]
 838:Core/Src/main.c ****           {
 11895              		.loc 1 838 11 is_stmt 1 view .LVU3783
 838:Core/Src/main.c ****           {
 11896              		.loc 1 838 14 is_stmt 0 view .LVU3784
 11897 005a 13F0400F 		tst	r3, #64
 11898 005e 5DD0     		beq	.L1008
 11899              	.LBB213:
 11900              	.LBB214:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11901              		.loc 1 841 22 view .LVU3785
 11902 0060 009F     		ldr	r7, [sp]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 325


 11903              	.LVL1147:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11904              		.loc 1 841 22 view .LVU3786
 11905 0062 3D46     		mov	r5, r7
 11906              	.LVL1148:
 11907              	.L1013:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11908              		.loc 1 841 31 is_stmt 1 discriminator 1 view .LVU3787
 11909 0064 0C2D     		cmp	r5, #12
 11910 0066 0ADC     		bgt	.L1015
 11911              	.LBB215:
 842:Core/Src/main.c ****               if (c == '\0' || (uint8_t)c == 0xFFU) break;
 11912              		.loc 1 842 15 view .LVU3788
 842:Core/Src/main.c ****               if (c == '\0' || (uint8_t)c == 0xFFU) break;
 11913              		.loc 1 842 24 is_stmt 0 view .LVU3789
 11914 0068 2946     		mov	r1, r5
 11915 006a 3046     		mov	r0, r6
 11916 006c FFF7FEFF 		bl	LFN_GetChar
 11917              	.LVL1149:
 843:Core/Src/main.c ****               n++;
 11918              		.loc 1 843 15 is_stmt 1 view .LVU3790
 843:Core/Src/main.c ****               n++;
 11919              		.loc 1 843 29 is_stmt 0 view .LVU3791
 11920 0070 0138     		subs	r0, r0, #1
 11921              	.LVL1150:
 843:Core/Src/main.c ****               n++;
 11922              		.loc 1 843 29 view .LVU3792
 11923 0072 C0B2     		uxtb	r0, r0
 11924              	.LVL1151:
 843:Core/Src/main.c ****               n++;
 11925              		.loc 1 843 18 view .LVU3793
 11926 0074 FD28     		cmp	r0, #253
 11927 0076 02D8     		bhi	.L1015
 844:Core/Src/main.c ****             }
 11928              		.loc 1 844 15 is_stmt 1 view .LVU3794
 844:Core/Src/main.c ****             }
 11929              		.loc 1 844 16 is_stmt 0 view .LVU3795
 11930 0078 0137     		adds	r7, r7, #1
 11931              	.LVL1152:
 844:Core/Src/main.c ****             }
 11932              		.loc 1 844 16 view .LVU3796
 11933              	.LBE215:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11934              		.loc 1 841 38 is_stmt 1 discriminator 2 view .LVU3797
 11935 007a 0135     		adds	r5, r5, #1
 11936              	.LVL1153:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11937              		.loc 1 841 38 is_stmt 0 discriminator 2 view .LVU3798
 11938 007c F2E7     		b	.L1013
 11939              	.LVL1154:
 11940              	.L1015:
 841:Core/Src/main.c ****               char c = LFN_GetChar(e, i);
 11941              		.loc 1 841 38 discriminator 2 view .LVU3799
 11942              	.LBE214:
 846:Core/Src/main.c ****             if (lfn_len < 255) lfn[lfn_len] = '\0';
 11943              		.loc 1 846 13 is_stmt 1 view .LVU3800
 846:Core/Src/main.c ****             if (lfn_len < 255) lfn[lfn_len] = '\0';
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 326


 11944              		.loc 1 846 21 is_stmt 0 view .LVU3801
 11945 007e 5F44     		add	r7, r7, fp
 11946              	.LVL1155:
 847:Core/Src/main.c ****           }
 11947              		.loc 1 847 13 is_stmt 1 view .LVU3802
 847:Core/Src/main.c ****           }
 11948              		.loc 1 847 16 is_stmt 0 view .LVU3803
 11949 0080 FE2F     		cmp	r7, #254
 11950 0082 4BDC     		bgt	.L1008
 847:Core/Src/main.c ****           }
 11951              		.loc 1 847 32 is_stmt 1 discriminator 1 view .LVU3804
 847:Core/Src/main.c ****           }
 11952              		.loc 1 847 45 is_stmt 0 discriminator 1 view .LVU3805
 11953 0084 06AB     		add	r3, sp, #24
 11954 0086 0022     		movs	r2, #0
 11955 0088 DA55     		strb	r2, [r3, r7]
 847:Core/Src/main.c ****           }
 11956              		.loc 1 847 45 discriminator 1 view .LVU3806
 11957              	.LBE213:
 849:Core/Src/main.c ****         }
 11958              		.loc 1 849 11 is_stmt 1 view .LVU3807
 11959 008a 47E0     		b	.L1008
 11960              	.LVL1156:
 11961              	.L1018:
 849:Core/Src/main.c ****         }
 11962              		.loc 1 849 11 is_stmt 0 view .LVU3808
 11963              	.LBE210:
 11964              	.LBB216:
 863:Core/Src/main.c ****           if (tlen == lfn_len)
 11965              		.loc 1 863 32 is_stmt 1 discriminator 2 view .LVU3809
 863:Core/Src/main.c ****           if (tlen == lfn_len)
 11966              		.loc 1 863 36 is_stmt 0 discriminator 2 view .LVU3810
 11967 008c 0133     		adds	r3, r3, #1
 11968              	.LVL1157:
 11969              	.L1017:
 863:Core/Src/main.c ****           if (tlen == lfn_len)
 11970              		.loc 1 863 18 is_stmt 1 discriminator 1 view .LVU3811
 863:Core/Src/main.c ****           if (tlen == lfn_len)
 11971              		.loc 1 863 24 is_stmt 0 discriminator 1 view .LVU3812
 11972 008e 19F80320 		ldrb	r2, [r9, r3]	@ zero_extendqisi2
 863:Core/Src/main.c ****           if (tlen == lfn_len)
 11973              		.loc 1 863 18 discriminator 1 view .LVU3813
 11974 0092 002A     		cmp	r2, #0
 11975 0094 FAD1     		bne	.L1018
 864:Core/Src/main.c ****           {
 11976              		.loc 1 864 11 is_stmt 1 view .LVU3814
 864:Core/Src/main.c ****           {
 11977              		.loc 1 864 14 is_stmt 0 view .LVU3815
 11978 0096 9F42     		cmp	r7, r3
 11979 0098 1BD0     		beq	.L1036
 864:Core/Src/main.c ****           {
 11980              		.loc 1 864 14 view .LVU3816
 11981              	.LBE216:
 875:Core/Src/main.c **** 
 11982              		.loc 1 875 17 view .LVU3817
 11983 009a 009F     		ldr	r7, [sp]
 11984              	.LVL1158:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 327


 875:Core/Src/main.c **** 
 11985              		.loc 1 875 17 view .LVU3818
 11986 009c 3EE0     		b	.L1008
 11987              	.LVL1159:
 11988              	.L1035:
 11989              	.LBB222:
 862:Core/Src/main.c ****           while (target[tlen]) tlen++;
 11990              		.loc 1 862 15 view .LVU3819
 11991 009e 009B     		ldr	r3, [sp]
 11992 00a0 F5E7     		b	.L1017
 11993              	.LVL1160:
 11994              	.L1021:
 11995              	.LBB217:
 11996              	.LBB218:
 871:Core/Src/main.c ****             }
 11997              		.loc 1 871 15 is_stmt 1 view .LVU3820
 871:Core/Src/main.c ****             }
 11998              		.loc 1 871 18 is_stmt 0 view .LVU3821
 11999 00a2 8842     		cmp	r0, r1
 12000 00a4 35D1     		bne	.L1037
 12001              	.LBE218:
 867:Core/Src/main.c ****               char a = lfn[i], b = target[i];
 12002              		.loc 1 867 40 is_stmt 1 discriminator 2 view .LVU3822
 12003 00a6 0132     		adds	r2, r2, #1
 12004              	.LVL1161:
 12005              	.L1019:
 867:Core/Src/main.c ****               char a = lfn[i], b = target[i];
 12006              		.loc 1 867 31 discriminator 1 view .LVU3823
 12007 00a8 9342     		cmp	r3, r2
 12008 00aa 14DD     		ble	.L1043
 12009              	.LBB219:
 868:Core/Src/main.c ****               if (a >= 'a' && a <= 'z') a = (char)(a - 32);
 12010              		.loc 1 868 15 view .LVU3824
 868:Core/Src/main.c ****               if (a >= 'a' && a <= 'z') a = (char)(a - 32);
 12011              		.loc 1 868 20 is_stmt 0 view .LVU3825
 12012 00ac 06A9     		add	r1, sp, #24
 12013 00ae 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 12014              	.LVL1162:
 868:Core/Src/main.c ****               if (a >= 'a' && a <= 'z') a = (char)(a - 32);
 12015              		.loc 1 868 32 view .LVU3826
 12016 00b0 19F80210 		ldrb	r1, [r9, r2]	@ zero_extendqisi2
 12017              	.LVL1163:
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12018              		.loc 1 869 15 is_stmt 1 view .LVU3827
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12019              		.loc 1 869 28 is_stmt 0 view .LVU3828
 12020 00b4 A0F16105 		sub	r5, r0, #97
 12021 00b8 EDB2     		uxtb	r5, r5
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12022              		.loc 1 869 18 view .LVU3829
 12023 00ba 192D     		cmp	r5, #25
 12024 00bc 01D8     		bhi	.L1020
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12025              		.loc 1 869 41 is_stmt 1 discriminator 1 view .LVU3830
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12026              		.loc 1 869 43 is_stmt 0 discriminator 1 view .LVU3831
 12027 00be 2038     		subs	r0, r0, #32
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 328


 12028              	.LVL1164:
 869:Core/Src/main.c ****               if (b >= 'a' && b <= 'z') b = (char)(b - 32);
 12029              		.loc 1 869 43 discriminator 1 view .LVU3832
 12030 00c0 C0B2     		uxtb	r0, r0
 12031              	.LVL1165:
 12032              	.L1020:
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12033              		.loc 1 870 15 is_stmt 1 view .LVU3833
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12034              		.loc 1 870 28 is_stmt 0 view .LVU3834
 12035 00c2 A1F16105 		sub	r5, r1, #97
 12036 00c6 EDB2     		uxtb	r5, r5
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12037              		.loc 1 870 18 view .LVU3835
 12038 00c8 192D     		cmp	r5, #25
 12039 00ca EAD8     		bhi	.L1021
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12040              		.loc 1 870 41 is_stmt 1 discriminator 1 view .LVU3836
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12041              		.loc 1 870 43 is_stmt 0 discriminator 1 view .LVU3837
 12042 00cc 2039     		subs	r1, r1, #32
 12043              	.LVL1166:
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12044              		.loc 1 870 43 discriminator 1 view .LVU3838
 12045 00ce C9B2     		uxtb	r1, r1
 12046              	.LVL1167:
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12047              		.loc 1 870 43 discriminator 1 view .LVU3839
 12048 00d0 E7E7     		b	.L1021
 12049              	.LVL1168:
 12050              	.L1036:
 870:Core/Src/main.c ****               if (a != b) { match = 0; break; }
 12051              		.loc 1 870 43 discriminator 1 view .LVU3840
 12052              	.LBE219:
 867:Core/Src/main.c ****               char a = lfn[i], b = target[i];
 12053              		.loc 1 867 22 view .LVU3841
 12054 00d2 009A     		ldr	r2, [sp]
 12055 00d4 E8E7     		b	.L1019
 12056              	.LVL1169:
 12057              	.L1043:
 867:Core/Src/main.c ****               char a = lfn[i], b = target[i];
 12058              		.loc 1 867 22 view .LVU3842
 12059              	.LBE217:
 866:Core/Src/main.c ****             for (int i = 0; i < tlen; i++) {
 12060              		.loc 1 866 19 view .LVU3843
 12061 00d6 0127     		movs	r7, #1
 12062              	.LVL1170:
 12063              	.L1022:
 866:Core/Src/main.c ****             for (int i = 0; i < tlen; i++) {
 12064              		.loc 1 866 19 view .LVU3844
 12065              	.LBE222:
 875:Core/Src/main.c **** 
 12066              		.loc 1 875 9 is_stmt 1 view .LVU3845
 877:Core/Src/main.c ****         {
 12067              		.loc 1 877 9 view .LVU3846
 877:Core/Src/main.c ****         {
 12068              		.loc 1 877 12 is_stmt 0 view .LVU3847
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 329


 12069 00d8 07B3     		cbz	r7, .L1008
 879:Core/Src/main.c ****           file->fs = *fs;
 12070              		.loc 1 879 11 is_stmt 1 view .LVU3848
 12071 00da 4FF40C72 		mov	r2, #560
 12072              	.LVL1171:
 879:Core/Src/main.c ****           file->fs = *fs;
 12073              		.loc 1 879 11 is_stmt 0 view .LVU3849
 12074 00de 0021     		movs	r1, #0
 12075 00e0 4046     		mov	r0, r8
 12076 00e2 FFF7FEFF 		bl	memset
 12077              	.LVL1172:
 880:Core/Src/main.c ****           file->first_cluster = EntryCluster(e);
 12078              		.loc 1 880 11 is_stmt 1 view .LVU3850
 880:Core/Src/main.c ****           file->first_cluster = EntryCluster(e);
 12079              		.loc 1 880 20 is_stmt 0 view .LVU3851
 12080 00e6 4546     		mov	r5, r8
 12081 00e8 BAE80F00 		ldmia	r10!, {r0, r1, r2, r3}
 12082              	.LVL1173:
 880:Core/Src/main.c ****           file->first_cluster = EntryCluster(e);
 12083              		.loc 1 880 20 view .LVU3852
 12084 00ec 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 12085 00ee 9AE80300 		ldm	r10, {r0, r1}
 12086 00f2 85E80300 		stm	r5, {r0, r1}
 881:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12087              		.loc 1 881 11 is_stmt 1 view .LVU3853
 881:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12088              		.loc 1 881 33 is_stmt 0 view .LVU3854
 12089 00f6 3046     		mov	r0, r6
 12090 00f8 FFF7FEFF 		bl	EntryCluster
 12091              	.LVL1174:
 881:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12092              		.loc 1 881 31 discriminator 1 view .LVU3855
 12093 00fc C8F81800 		str	r0, [r8, #24]
 882:Core/Src/main.c ****           file->file_size = le32(&e[28]);
 12094              		.loc 1 882 11 is_stmt 1 view .LVU3856
 882:Core/Src/main.c ****           file->file_size = le32(&e[28]);
 12095              		.loc 1 882 33 is_stmt 0 view .LVU3857
 12096 0100 C8F81C00 		str	r0, [r8, #28]
 883:Core/Src/main.c ****           return 0;
 12097              		.loc 1 883 11 is_stmt 1 view .LVU3858
 883:Core/Src/main.c ****           return 0;
 12098              		.loc 1 883 29 is_stmt 0 view .LVU3859
 12099 0104 06F11C00 		add	r0, r6, #28
 12100 0108 FFF7FEFF 		bl	le32
 12101              	.LVL1175:
 883:Core/Src/main.c ****           return 0;
 12102              		.loc 1 883 27 discriminator 1 view .LVU3860
 12103 010c C8F82000 		str	r0, [r8, #32]
 884:Core/Src/main.c ****         }
 12104              		.loc 1 884 11 is_stmt 1 view .LVU3861
 884:Core/Src/main.c ****         }
 12105              		.loc 1 884 18 is_stmt 0 view .LVU3862
 12106 0110 4BE0     		b	.L1004
 12107              	.LVL1176:
 12108              	.L1037:
 12109              	.LBB223:
 12110              	.LBB221:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 330


 12111              	.LBB220:
 871:Core/Src/main.c ****             }
 12112              		.loc 1 871 35 discriminator 1 view .LVU3863
 12113 0112 009F     		ldr	r7, [sp]
 12114              	.LVL1177:
 871:Core/Src/main.c ****             }
 12115              		.loc 1 871 35 discriminator 1 view .LVU3864
 12116 0114 E0E7     		b	.L1022
 12117              	.LVL1178:
 12118              	.L1030:
 871:Core/Src/main.c ****             }
 12119              		.loc 1 871 35 discriminator 1 view .LVU3865
 12120              	.LBE220:
 12121              	.LBE221:
 12122              	.LBE223:
 827:Core/Src/main.c **** 
 12123              		.loc 1 827 37 discriminator 1 view .LVU3866
 12124 0116 009F     		ldr	r7, [sp]
 12125              	.LVL1179:
 827:Core/Src/main.c **** 
 12126              		.loc 1 827 37 discriminator 1 view .LVU3867
 12127 0118 00E0     		b	.L1008
 12128              	.LVL1180:
 12129              	.L1032:
 854:Core/Src/main.c ****         if (attr & 0x10U) { lfn_len = 0; continue; }
 12130              		.loc 1 854 37 discriminator 1 view .LVU3868
 12131 011a 009F     		ldr	r7, [sp]
 12132              	.LVL1181:
 12133              	.L1008:
 854:Core/Src/main.c ****         if (attr & 0x10U) { lfn_len = 0; continue; }
 12134              		.loc 1 854 37 discriminator 1 view .LVU3869
 12135              	.LBE209:
 823:Core/Src/main.c ****       {
 12136              		.loc 1 823 40 is_stmt 1 discriminator 2 view .LVU3870
 12137 011c 2034     		adds	r4, r4, #32
 12138              	.LVL1182:
 12139              	.L1007:
 823:Core/Src/main.c ****       {
 12140              		.loc 1 823 29 discriminator 1 view .LVU3871
 12141 011e B4F5007F 		cmp	r4, #512
 12142 0122 1CDA     		bge	.L1044
 12143              	.LBB224:
 825:Core/Src/main.c ****         if (e[0] == 0x00) return -2; /* fin de directorio */
 12144              		.loc 1 825 9 view .LVU3872
 825:Core/Src/main.c ****         if (e[0] == 0x00) return -2; /* fin de directorio */
 12145              		.loc 1 825 18 is_stmt 0 view .LVU3873
 12146 0124 46AB     		add	r3, sp, #280
 12147 0126 1E19     		adds	r6, r3, r4
 12148              	.LVL1183:
 826:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 12149              		.loc 1 826 9 is_stmt 1 view .LVU3874
 826:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 12150              		.loc 1 826 14 is_stmt 0 view .LVU3875
 12151 0128 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 826:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 12152              		.loc 1 826 12 view .LVU3876
 12153 012a 002B     		cmp	r3, #0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 331


 12154 012c 3AD0     		beq	.L1029
 827:Core/Src/main.c **** 
 12155              		.loc 1 827 9 is_stmt 1 view .LVU3877
 827:Core/Src/main.c **** 
 12156              		.loc 1 827 12 is_stmt 0 view .LVU3878
 12157 012e E52B     		cmp	r3, #229
 12158 0130 F1D0     		beq	.L1030
 829:Core/Src/main.c ****         {
 12159              		.loc 1 829 9 is_stmt 1 view .LVU3879
 829:Core/Src/main.c ****         {
 12160              		.loc 1 829 14 is_stmt 0 view .LVU3880
 12161 0132 F27A     		ldrb	r2, [r6, #11]	@ zero_extendqisi2
 829:Core/Src/main.c ****         {
 12162              		.loc 1 829 12 view .LVU3881
 12163 0134 0F2A     		cmp	r2, #15
 12164 0136 3FF476AF 		beq	.L1045
 853:Core/Src/main.c ****         if (attr & 0x08U) { lfn_len = 0; continue; }
 12165              		.loc 1 853 9 is_stmt 1 view .LVU3882
 12166              	.LVL1184:
 854:Core/Src/main.c ****         if (attr & 0x10U) { lfn_len = 0; continue; }
 12167              		.loc 1 854 9 view .LVU3883
 854:Core/Src/main.c ****         if (attr & 0x10U) { lfn_len = 0; continue; }
 12168              		.loc 1 854 12 is_stmt 0 view .LVU3884
 12169 013a 12F0080F 		tst	r2, #8
 12170 013e ECD1     		bne	.L1032
 855:Core/Src/main.c ****         if (!IsWavEntry(e)) { lfn_len = 0; continue; }
 12171              		.loc 1 855 9 is_stmt 1 view .LVU3885
 855:Core/Src/main.c ****         if (!IsWavEntry(e)) { lfn_len = 0; continue; }
 12172              		.loc 1 855 12 is_stmt 0 view .LVU3886
 12173 0140 12F0100F 		tst	r2, #16
 12174 0144 07D1     		bne	.L1033
 856:Core/Src/main.c **** 
 12175              		.loc 1 856 9 is_stmt 1 view .LVU3887
 856:Core/Src/main.c **** 
 12176              		.loc 1 856 14 is_stmt 0 view .LVU3888
 12177 0146 3046     		mov	r0, r6
 12178 0148 FFF7FEFF 		bl	IsWavEntry
 12179              	.LVL1185:
 856:Core/Src/main.c **** 
 12180              		.loc 1 856 12 discriminator 1 view .LVU3889
 12181 014c 28B1     		cbz	r0, .L1034
 859:Core/Src/main.c ****         if (lfn_len > 0)
 12182              		.loc 1 859 9 is_stmt 1 view .LVU3890
 12183              	.LVL1186:
 860:Core/Src/main.c ****         {
 12184              		.loc 1 860 9 view .LVU3891
 860:Core/Src/main.c ****         {
 12185              		.loc 1 860 12 is_stmt 0 view .LVU3892
 12186 014e 002F     		cmp	r7, #0
 12187 0150 A5DC     		bgt	.L1035
 875:Core/Src/main.c **** 
 12188              		.loc 1 875 17 view .LVU3893
 12189 0152 009F     		ldr	r7, [sp]
 12190              	.LVL1187:
 875:Core/Src/main.c **** 
 12191              		.loc 1 875 17 view .LVU3894
 12192 0154 E2E7     		b	.L1008
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 332


 12193              	.LVL1188:
 12194              	.L1033:
 855:Core/Src/main.c ****         if (!IsWavEntry(e)) { lfn_len = 0; continue; }
 12195              		.loc 1 855 37 discriminator 1 view .LVU3895
 12196 0156 009F     		ldr	r7, [sp]
 12197              	.LVL1189:
 855:Core/Src/main.c ****         if (!IsWavEntry(e)) { lfn_len = 0; continue; }
 12198              		.loc 1 855 37 discriminator 1 view .LVU3896
 12199 0158 E0E7     		b	.L1008
 12200              	.LVL1190:
 12201              	.L1034:
 856:Core/Src/main.c **** 
 12202              		.loc 1 856 39 discriminator 1 view .LVU3897
 12203 015a 0746     		mov	r7, r0
 12204              	.LVL1191:
 856:Core/Src/main.c **** 
 12205              		.loc 1 856 39 discriminator 1 view .LVU3898
 12206 015c DEE7     		b	.L1008
 12207              	.LVL1192:
 12208              	.L1044:
 856:Core/Src/main.c **** 
 12209              		.loc 1 856 39 discriminator 1 view .LVU3899
 12210              	.LBE224:
 12211              	.LBE208:
 12212              	.LBE207:
 818:Core/Src/main.c ****     {
 12213              		.loc 1 818 56 discriminator 2 view .LVU3900
 12214 015e 019D     		ldr	r5, [sp, #4]
 818:Core/Src/main.c ****     {
 12215              		.loc 1 818 56 is_stmt 1 discriminator 2 view .LVU3901
 12216 0160 0135     		adds	r5, r5, #1
 12217              	.LVL1193:
 12218              	.L1027:
 818:Core/Src/main.c ****     {
 12219              		.loc 1 818 28 discriminator 1 view .LVU3902
 818:Core/Src/main.c ****     {
 12220              		.loc 1 818 32 is_stmt 0 discriminator 1 view .LVU3903
 12221 0162 9AF81430 		ldrb	r3, [r10, #20]	@ zero_extendqisi2
 818:Core/Src/main.c ****     {
 12222              		.loc 1 818 28 discriminator 1 view .LVU3904
 12223 0166 AB42     		cmp	r3, r5
 12224 0168 0DD9     		bls	.L1046
 12225              	.LBB227:
 820:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 12226              		.loc 1 820 7 is_stmt 1 view .LVU3905
 820:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 12227              		.loc 1 820 22 is_stmt 0 view .LVU3906
 12228 016a 0299     		ldr	r1, [sp, #8]
 12229 016c 5046     		mov	r0, r10
 12230 016e FFF7FEFF 		bl	FAT32_ClusterToLba
 12231              	.LVL1194:
 821:Core/Src/main.c **** 
 12232              		.loc 1 821 7 is_stmt 1 view .LVU3907
 821:Core/Src/main.c **** 
 12233              		.loc 1 821 11 is_stmt 0 view .LVU3908
 12234 0172 0122     		movs	r2, #1
 12235 0174 46A9     		add	r1, sp, #280
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 333


 12236 0176 2844     		add	r0, r0, r5
 12237              	.LVL1195:
 821:Core/Src/main.c **** 
 12238              		.loc 1 821 11 view .LVU3909
 12239 0178 FFF7FEFF 		bl	SD_ReadSectors
 12240              	.LVL1196:
 821:Core/Src/main.c **** 
 12241              		.loc 1 821 10 discriminator 1 view .LVU3910
 12242 017c 0446     		mov	r4, r0
 12243 017e 0090     		str	r0, [sp]
 12244 0180 60B9     		cbnz	r0, .L1028
 12245 0182 0195     		str	r5, [sp, #4]
 12246 0184 CBE7     		b	.L1007
 12247              	.LVL1197:
 12248              	.L1046:
 821:Core/Src/main.c **** 
 12249              		.loc 1 821 10 discriminator 1 view .LVU3911
 12250              	.LBE227:
 12251              	.LBE206:
 889:Core/Src/main.c ****     cluster = next;
 12252              		.loc 1 889 9 view .LVU3912
 12253 0186 DDF808B0 		ldr	fp, [sp, #8]
 888:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -3;
 12254              		.loc 1 888 5 is_stmt 1 view .LVU3913
 889:Core/Src/main.c ****     cluster = next;
 12255              		.loc 1 889 5 view .LVU3914
 889:Core/Src/main.c ****     cluster = next;
 12256              		.loc 1 889 9 is_stmt 0 view .LVU3915
 12257 018a 05AA     		add	r2, sp, #20
 12258 018c 5946     		mov	r1, fp
 12259 018e 5046     		mov	r0, r10
 12260 0190 FFF7FEFF 		bl	FAT32_NextCluster
 12261              	.LVL1198:
 889:Core/Src/main.c ****     cluster = next;
 12262              		.loc 1 889 8 discriminator 1 view .LVU3916
 12263 0194 70B9     		cbnz	r0, .L1038
 890:Core/Src/main.c ****   }
 12264              		.loc 1 890 5 is_stmt 1 view .LVU3917
 890:Core/Src/main.c ****   }
 12265              		.loc 1 890 13 is_stmt 0 view .LVU3918
 12266 0196 DDF814B0 		ldr	fp, [sp, #20]
 12267              	.LVL1199:
 890:Core/Src/main.c ****   }
 12268              		.loc 1 890 13 view .LVU3919
 12269 019a 3AE7     		b	.L1005
 12270              	.LVL1200:
 12271              	.L1028:
 12272              	.LBB229:
 12273              	.LBB228:
 821:Core/Src/main.c **** 
 12274              		.loc 1 821 52 discriminator 1 view .LVU3920
 12275 019c 4FF0FF33 		mov	r3, #-1
 12276 01a0 0093     		str	r3, [sp]
 12277 01a2 02E0     		b	.L1004
 12278              	.LVL1201:
 12279              	.L1029:
 12280              	.LBB226:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 334


 12281              	.LBB225:
 826:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 12282              		.loc 1 826 34 discriminator 1 view .LVU3921
 12283 01a4 6FF00103 		mvn	r3, #1
 12284 01a8 0093     		str	r3, [sp]
 12285              	.LVL1202:
 12286              	.L1004:
 826:Core/Src/main.c ****         if (e[0] == 0xE5) { lfn_len = 0; continue; /* borrado */ }
 12287              		.loc 1 826 34 discriminator 1 view .LVU3922
 12288              	.LBE225:
 12289              	.LBE226:
 12290              	.LBE228:
 12291              	.LBE229:
 12292              	.LBE205:
 893:Core/Src/main.c **** 
 12293              		.loc 1 893 1 view .LVU3923
 12294 01aa 0098     		ldr	r0, [sp]
 12295 01ac 0DF5477D 		add	sp, sp, #796
 12296              	.LCFI56:
 12297              		.cfi_remember_state
 12298              		.cfi_def_cfa_offset 36
 12299              		@ sp needed
 12300 01b0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 12301              	.LVL1203:
 12302              	.L1038:
 12303              	.LCFI57:
 12304              		.cfi_restore_state
 12305              	.LBB230:
 889:Core/Src/main.c ****     cluster = next;
 12306              		.loc 1 889 60 discriminator 1 view .LVU3924
 12307 01b4 6FF00203 		mvn	r3, #2
 12308 01b8 0093     		str	r3, [sp]
 12309 01ba F6E7     		b	.L1004
 12310              	.LVL1204:
 12311              	.L1041:
 889:Core/Src/main.c ****     cluster = next;
 12312              		.loc 1 889 60 discriminator 1 view .LVU3925
 12313              	.LBE230:
 892:Core/Src/main.c **** }
 12314              		.loc 1 892 10 view .LVU3926
 12315 01bc 6FF00303 		mvn	r3, #3
 12316 01c0 0093     		str	r3, [sp]
 12317 01c2 F2E7     		b	.L1004
 12318              	.L1048:
 12319              		.align	2
 12320              	.L1047:
 12321 01c4 F5FFFF0F 		.word	268435445
 12322              		.cfi_endproc
 12323              	.LFE159:
 12325              		.section	.text.File_Read,"ax",%progbits
 12326              		.align	1
 12327              		.syntax unified
 12328              		.thumb
 12329              		.thumb_func
 12331              	File_Read:
 12332              	.LVL1205:
 12333              	.LFB154:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 335


 703:Core/Src/main.c ****   *read_bytes = 0;
 12334              		.loc 1 703 1 is_stmt 1 view -0
 12335              		.cfi_startproc
 12336              		@ args = 0, pretend = 0, frame = 0
 12337              		@ frame_needed = 0, uses_anonymous_args = 0
 703:Core/Src/main.c ****   *read_bytes = 0;
 12338              		.loc 1 703 1 is_stmt 0 view .LVU3928
 12339 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 12340              	.LCFI58:
 12341              		.cfi_def_cfa_offset 24
 12342              		.cfi_offset 4, -24
 12343              		.cfi_offset 5, -20
 12344              		.cfi_offset 6, -16
 12345              		.cfi_offset 7, -12
 12346              		.cfi_offset 8, -8
 12347              		.cfi_offset 14, -4
 12348 0004 0446     		mov	r4, r0
 12349 0006 0F46     		mov	r7, r1
 12350 0008 1646     		mov	r6, r2
 12351 000a 9846     		mov	r8, r3
 704:Core/Src/main.c ****   while (bytes > 0 && file->pos < file->file_size)
 12352              		.loc 1 704 3 is_stmt 1 view .LVU3929
 704:Core/Src/main.c ****   while (bytes > 0 && file->pos < file->file_size)
 12353              		.loc 1 704 15 is_stmt 0 view .LVU3930
 12354 000c 0023     		movs	r3, #0
 12355              	.LVL1206:
 704:Core/Src/main.c ****   while (bytes > 0 && file->pos < file->file_size)
 12356              		.loc 1 704 15 view .LVU3931
 12357 000e C8F80030 		str	r3, [r8]
 705:Core/Src/main.c ****   {
 12358              		.loc 1 705 3 is_stmt 1 view .LVU3932
 705:Core/Src/main.c ****   {
 12359              		.loc 1 705 9 is_stmt 0 view .LVU3933
 12360 0012 2DE0     		b	.L1050
 12361              	.LVL1207:
 12362              	.L1063:
 12363              	.LBB231:
 12364              	.LBB232:
 709:Core/Src/main.c ****       if (SD_ReadSectors(lba, file->sector_buf, 1) != 0) return -1;
 12365              		.loc 1 709 7 is_stmt 1 view .LVU3934
 709:Core/Src/main.c ****       if (SD_ReadSectors(lba, file->sector_buf, 1) != 0) return -1;
 12366              		.loc 1 709 22 is_stmt 0 view .LVU3935
 12367 0014 E169     		ldr	r1, [r4, #28]
 12368 0016 2046     		mov	r0, r4
 12369 0018 FFF7FEFF 		bl	FAT32_ClusterToLba
 12370              	.LVL1208:
 709:Core/Src/main.c ****       if (SD_ReadSectors(lba, file->sector_buf, 1) != 0) return -1;
 12371              		.loc 1 709 81 discriminator 1 view .LVU3936
 12372 001c A36A     		ldr	r3, [r4, #40]
 12373              	.LVL1209:
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12374              		.loc 1 710 7 is_stmt 1 view .LVU3937
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12375              		.loc 1 710 11 is_stmt 0 view .LVU3938
 12376 001e 0122     		movs	r2, #1
 12377 0020 04F12E01 		add	r1, r4, #46
 12378 0024 1844     		add	r0, r0, r3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 336


 12379              	.LVL1210:
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12380              		.loc 1 710 11 view .LVU3939
 12381 0026 FFF7FEFF 		bl	SD_ReadSectors
 12382              	.LVL1211:
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12383              		.loc 1 710 10 discriminator 1 view .LVU3940
 12384 002a 0028     		cmp	r0, #0
 12385 002c 45D1     		bne	.L1057
 711:Core/Src/main.c ****       file->sector_offset = 0;
 12386              		.loc 1 711 7 is_stmt 1 view .LVU3941
 711:Core/Src/main.c ****       file->sector_offset = 0;
 12387              		.loc 1 711 26 is_stmt 0 view .LVU3942
 12388 002e 0123     		movs	r3, #1
 12389 0030 84F82E32 		strb	r3, [r4, #558]
 712:Core/Src/main.c ****     }
 12390              		.loc 1 712 7 is_stmt 1 view .LVU3943
 712:Core/Src/main.c ****     }
 12391              		.loc 1 712 27 is_stmt 0 view .LVU3944
 12392 0034 0023     		movs	r3, #0
 12393 0036 A385     		strh	r3, [r4, #44]	@ movhi
 12394 0038 23E0     		b	.L1051
 12395              	.LVL1212:
 12396              	.L1054:
 712:Core/Src/main.c ****     }
 12397              		.loc 1 712 27 view .LVU3945
 12398              	.LBE232:
 721:Core/Src/main.c ****     dst += n;
 12399              		.loc 1 721 5 is_stmt 1 view .LVU3946
 721:Core/Src/main.c ****     dst += n;
 12400              		.loc 1 721 17 is_stmt 0 view .LVU3947
 12401 003a 0CF1280C 		add	ip, ip, #40
 12402              	.LVL1213:
 721:Core/Src/main.c ****     dst += n;
 12403              		.loc 1 721 17 view .LVU3948
 12404 003e 04EB0C01 		add	r1, r4, ip
 721:Core/Src/main.c ****     dst += n;
 12405              		.loc 1 721 5 view .LVU3949
 12406 0042 2A46     		mov	r2, r5
 12407              	.LVL1214:
 721:Core/Src/main.c ****     dst += n;
 12408              		.loc 1 721 5 view .LVU3950
 12409 0044 0631     		adds	r1, r1, #6
 12410 0046 3846     		mov	r0, r7
 12411 0048 FFF7FEFF 		bl	memcpy
 12412              	.LVL1215:
 722:Core/Src/main.c ****     bytes -= n;
 12413              		.loc 1 722 5 is_stmt 1 view .LVU3951
 722:Core/Src/main.c ****     bytes -= n;
 12414              		.loc 1 722 9 is_stmt 0 view .LVU3952
 12415 004c 2F44     		add	r7, r7, r5
 12416              	.LVL1216:
 723:Core/Src/main.c ****     file->pos += n;
 12417              		.loc 1 723 5 is_stmt 1 view .LVU3953
 723:Core/Src/main.c ****     file->pos += n;
 12418              		.loc 1 723 11 is_stmt 0 view .LVU3954
 12419 004e 761B     		subs	r6, r6, r5
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 337


 12420              	.LVL1217:
 724:Core/Src/main.c ****     file->sector_offset += (uint16_t)n;
 12421              		.loc 1 724 5 is_stmt 1 view .LVU3955
 724:Core/Src/main.c ****     file->sector_offset += (uint16_t)n;
 12422              		.loc 1 724 9 is_stmt 0 view .LVU3956
 12423 0050 636A     		ldr	r3, [r4, #36]
 724:Core/Src/main.c ****     file->sector_offset += (uint16_t)n;
 12424              		.loc 1 724 15 view .LVU3957
 12425 0052 2B44     		add	r3, r3, r5
 12426 0054 6362     		str	r3, [r4, #36]
 725:Core/Src/main.c ****     *read_bytes += n;
 12427              		.loc 1 725 5 is_stmt 1 view .LVU3958
 725:Core/Src/main.c ****     *read_bytes += n;
 12428              		.loc 1 725 9 is_stmt 0 view .LVU3959
 12429 0056 A38D     		ldrh	r3, [r4, #44]
 725:Core/Src/main.c ****     *read_bytes += n;
 12430              		.loc 1 725 25 view .LVU3960
 12431 0058 13FA85F3 		uxtah	r3, r3, r5
 12432 005c A385     		strh	r3, [r4, #44]	@ movhi
 726:Core/Src/main.c **** 
 12433              		.loc 1 726 5 is_stmt 1 view .LVU3961
 12434 005e D8F80030 		ldr	r3, [r8]
 726:Core/Src/main.c **** 
 12435              		.loc 1 726 17 is_stmt 0 view .LVU3962
 12436 0062 2B44     		add	r3, r3, r5
 12437 0064 C8F80030 		str	r3, [r8]
 728:Core/Src/main.c ****     {
 12438              		.loc 1 728 5 is_stmt 1 view .LVU3963
 728:Core/Src/main.c ****     {
 12439              		.loc 1 728 13 is_stmt 0 view .LVU3964
 12440 0068 A38D     		ldrh	r3, [r4, #44]
 728:Core/Src/main.c ****     {
 12441              		.loc 1 728 8 view .LVU3965
 12442 006a B3F5007F 		cmp	r3, #512
 12443 006e 16D2     		bcs	.L1061
 12444              	.LVL1218:
 12445              	.L1050:
 728:Core/Src/main.c ****     {
 12446              		.loc 1 728 8 view .LVU3966
 12447              	.LBE231:
 705:Core/Src/main.c ****   {
 12448              		.loc 1 705 20 is_stmt 1 view .LVU3967
 12449 0070 36B3     		cbz	r6, .L1059
 705:Core/Src/main.c ****   {
 12450              		.loc 1 705 27 is_stmt 0 discriminator 1 view .LVU3968
 12451 0072 626A     		ldr	r2, [r4, #36]
 705:Core/Src/main.c ****   {
 12452              		.loc 1 705 39 discriminator 1 view .LVU3969
 12453 0074 236A     		ldr	r3, [r4, #32]
 705:Core/Src/main.c ****   {
 12454              		.loc 1 705 20 discriminator 1 view .LVU3970
 12455 0076 9A42     		cmp	r2, r3
 12456 0078 1DD2     		bcs	.L1062
 12457              	.LBB234:
 707:Core/Src/main.c ****     {
 12458              		.loc 1 707 5 is_stmt 1 view .LVU3971
 707:Core/Src/main.c ****     {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 338


 12459              		.loc 1 707 14 is_stmt 0 view .LVU3972
 12460 007a 94F82E32 		ldrb	r3, [r4, #558]	@ zero_extendqisi2
 707:Core/Src/main.c ****     {
 12461              		.loc 1 707 8 view .LVU3973
 12462 007e 002B     		cmp	r3, #0
 12463 0080 C8D0     		beq	.L1063
 12464              	.L1051:
 715:Core/Src/main.c ****     uint32_t remain_file = file->file_size - file->pos;
 12465              		.loc 1 715 5 is_stmt 1 view .LVU3974
 715:Core/Src/main.c ****     uint32_t remain_file = file->file_size - file->pos;
 12466              		.loc 1 715 41 is_stmt 0 view .LVU3975
 12467 0082 B4F82CC0 		ldrh	ip, [r4, #44]
 715:Core/Src/main.c ****     uint32_t remain_file = file->file_size - file->pos;
 12468              		.loc 1 715 14 view .LVU3976
 12469 0086 CCF50073 		rsb	r3, ip, #512
 12470              	.LVL1219:
 716:Core/Src/main.c ****     uint32_t n = bytes;
 12471              		.loc 1 716 5 is_stmt 1 view .LVU3977
 716:Core/Src/main.c ****     uint32_t n = bytes;
 12472              		.loc 1 716 32 is_stmt 0 view .LVU3978
 12473 008a 256A     		ldr	r5, [r4, #32]
 716:Core/Src/main.c ****     uint32_t n = bytes;
 12474              		.loc 1 716 50 view .LVU3979
 12475 008c 626A     		ldr	r2, [r4, #36]
 716:Core/Src/main.c ****     uint32_t n = bytes;
 12476              		.loc 1 716 14 view .LVU3980
 12477 008e AD1A     		subs	r5, r5, r2
 12478              	.LVL1220:
 717:Core/Src/main.c ****     if (n > remain_sector) n = remain_sector;
 12479              		.loc 1 717 5 is_stmt 1 view .LVU3981
 718:Core/Src/main.c ****     if (n > remain_file) n = remain_file;
 12480              		.loc 1 718 5 view .LVU3982
 718:Core/Src/main.c ****     if (n > remain_file) n = remain_file;
 12481              		.loc 1 718 8 is_stmt 0 view .LVU3983
 12482 0090 9E42     		cmp	r6, r3
 12483 0092 00D8     		bhi	.L1053
 717:Core/Src/main.c ****     if (n > remain_sector) n = remain_sector;
 12484              		.loc 1 717 14 view .LVU3984
 12485 0094 3346     		mov	r3, r6
 12486              	.LVL1221:
 12487              	.L1053:
 719:Core/Src/main.c **** 
 12488              		.loc 1 719 5 is_stmt 1 view .LVU3985
 719:Core/Src/main.c **** 
 12489              		.loc 1 719 8 is_stmt 0 view .LVU3986
 12490 0096 AB42     		cmp	r3, r5
 12491 0098 CFD8     		bhi	.L1054
 12492 009a 1D46     		mov	r5, r3
 12493              	.LVL1222:
 719:Core/Src/main.c **** 
 12494              		.loc 1 719 8 view .LVU3987
 12495 009c CDE7     		b	.L1054
 12496              	.LVL1223:
 12497              	.L1061:
 730:Core/Src/main.c ****     }
 12498              		.loc 1 730 7 is_stmt 1 view .LVU3988
 730:Core/Src/main.c ****     }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 339


 12499              		.loc 1 730 11 is_stmt 0 view .LVU3989
 12500 009e 2046     		mov	r0, r4
 12501 00a0 FFF7FEFF 		bl	File_AdvanceSector
 12502              	.LVL1224:
 730:Core/Src/main.c ****     }
 12503              		.loc 1 730 10 discriminator 1 view .LVU3990
 12504 00a4 0028     		cmp	r0, #0
 12505 00a6 E3D0     		beq	.L1050
 730:Core/Src/main.c ****     }
 12506              		.loc 1 730 48 discriminator 1 view .LVU3991
 12507 00a8 626A     		ldr	r2, [r4, #36]
 730:Core/Src/main.c ****     }
 12508              		.loc 1 730 60 discriminator 1 view .LVU3992
 12509 00aa 236A     		ldr	r3, [r4, #32]
 730:Core/Src/main.c ****     }
 12510              		.loc 1 730 41 discriminator 1 view .LVU3993
 12511 00ac 9A42     		cmp	r2, r3
 12512 00ae DFD2     		bcs	.L1050
 730:Core/Src/main.c ****     }
 12513              		.loc 1 730 80 discriminator 2 view .LVU3994
 12514 00b0 6FF00100 		mvn	r0, #1
 12515 00b4 05E0     		b	.L1049
 12516              	.LVL1225:
 12517              	.L1062:
 730:Core/Src/main.c ****     }
 12518              		.loc 1 730 80 discriminator 2 view .LVU3995
 12519              	.LBE234:
 733:Core/Src/main.c **** }
 12520              		.loc 1 733 10 view .LVU3996
 12521 00b6 0020     		movs	r0, #0
 12522 00b8 03E0     		b	.L1049
 12523              	.LVL1226:
 12524              	.L1057:
 12525              	.LBB235:
 12526              	.LBB233:
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12527              		.loc 1 710 65 discriminator 1 view .LVU3997
 12528 00ba 4FF0FF30 		mov	r0, #-1
 12529 00be 00E0     		b	.L1049
 12530              	.LVL1227:
 12531              	.L1059:
 710:Core/Src/main.c ****       file->sector_valid = 1;
 12532              		.loc 1 710 65 discriminator 1 view .LVU3998
 12533              	.LBE233:
 12534              	.LBE235:
 733:Core/Src/main.c **** }
 12535              		.loc 1 733 10 view .LVU3999
 12536 00c0 0020     		movs	r0, #0
 12537              	.L1049:
 734:Core/Src/main.c **** 
 12538              		.loc 1 734 1 view .LVU4000
 12539 00c2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 734:Core/Src/main.c **** 
 12540              		.loc 1 734 1 view .LVU4001
 12541              		.cfi_endproc
 12542              	.LFE154:
 12544              		.section	.text.File_Skip,"ax",%progbits
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 340


 12545              		.align	1
 12546              		.syntax unified
 12547              		.thumb
 12548              		.thumb_func
 12550              	File_Skip:
 12551              	.LVL1228:
 12552              	.LFB155:
 737:Core/Src/main.c ****   uint8_t tmp[64];
 12553              		.loc 1 737 1 is_stmt 1 view -0
 12554              		.cfi_startproc
 12555              		@ args = 0, pretend = 0, frame = 72
 12556              		@ frame_needed = 0, uses_anonymous_args = 0
 737:Core/Src/main.c ****   uint8_t tmp[64];
 12557              		.loc 1 737 1 is_stmt 0 view .LVU4003
 12558 0000 30B5     		push	{r4, r5, lr}
 12559              	.LCFI59:
 12560              		.cfi_def_cfa_offset 12
 12561              		.cfi_offset 4, -12
 12562              		.cfi_offset 5, -8
 12563              		.cfi_offset 14, -4
 12564 0002 93B0     		sub	sp, sp, #76
 12565              	.LCFI60:
 12566              		.cfi_def_cfa_offset 88
 12567 0004 0546     		mov	r5, r0
 12568 0006 0C46     		mov	r4, r1
 738:Core/Src/main.c ****   while (bytes > 0)
 12569              		.loc 1 738 3 is_stmt 1 view .LVU4004
 739:Core/Src/main.c ****   {
 12570              		.loc 1 739 3 view .LVU4005
 739:Core/Src/main.c ****   {
 12571              		.loc 1 739 9 is_stmt 0 view .LVU4006
 12572 0008 03E0     		b	.L1065
 12573              	.LVL1229:
 12574              	.L1072:
 12575              	.LBB236:
 743:Core/Src/main.c ****     if (got == 0) break;
 12576              		.loc 1 743 49 is_stmt 1 discriminator 1 view .LVU4007
 743:Core/Src/main.c ****     if (got == 0) break;
 12577              		.loc 1 743 56 is_stmt 0 discriminator 1 view .LVU4008
 12578 000a 4FF0FF32 		mov	r2, #-1
 12579 000e 14E0     		b	.L1064
 12580              	.L1073:
 745:Core/Src/main.c ****   }
 12581              		.loc 1 745 5 is_stmt 1 view .LVU4009
 745:Core/Src/main.c ****   }
 12582              		.loc 1 745 11 is_stmt 0 view .LVU4010
 12583 0010 E41A     		subs	r4, r4, r3
 12584              	.LVL1230:
 12585              	.L1065:
 745:Core/Src/main.c ****   }
 12586              		.loc 1 745 11 view .LVU4011
 12587              	.LBE236:
 739:Core/Src/main.c ****   {
 12588              		.loc 1 739 16 is_stmt 1 view .LVU4012
 12589 0012 8CB1     		cbz	r4, .L1071
 12590              	.LBB237:
 741:Core/Src/main.c ****     uint32_t got = 0;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 341


 12591              		.loc 1 741 5 view .LVU4013
 12592              	.LVL1231:
 742:Core/Src/main.c ****     if (File_Read(file, tmp, chunk, &got) != 0) return -1;
 12593              		.loc 1 742 5 view .LVU4014
 742:Core/Src/main.c ****     if (File_Read(file, tmp, chunk, &got) != 0) return -1;
 12594              		.loc 1 742 14 is_stmt 0 view .LVU4015
 12595 0014 0023     		movs	r3, #0
 12596 0016 0193     		str	r3, [sp, #4]
 743:Core/Src/main.c ****     if (got == 0) break;
 12597              		.loc 1 743 5 is_stmt 1 view .LVU4016
 743:Core/Src/main.c ****     if (got == 0) break;
 12598              		.loc 1 743 9 is_stmt 0 view .LVU4017
 12599 0018 01AB     		add	r3, sp, #4
 12600 001a 2246     		mov	r2, r4
 12601 001c 402C     		cmp	r4, #64
 12602 001e 28BF     		it	cs
 12603 0020 4022     		movcs	r2, #64
 12604 0022 02A9     		add	r1, sp, #8
 12605 0024 2846     		mov	r0, r5
 12606 0026 FFF7FEFF 		bl	File_Read
 12607              	.LVL1232:
 743:Core/Src/main.c ****     if (got == 0) break;
 12608              		.loc 1 743 8 discriminator 1 view .LVU4018
 12609 002a 0246     		mov	r2, r0
 12610 002c 0028     		cmp	r0, #0
 12611 002e ECD1     		bne	.L1072
 744:Core/Src/main.c ****     bytes -= got;
 12612              		.loc 1 744 5 is_stmt 1 view .LVU4019
 744:Core/Src/main.c ****     bytes -= got;
 12613              		.loc 1 744 13 is_stmt 0 view .LVU4020
 12614 0030 019B     		ldr	r3, [sp, #4]
 744:Core/Src/main.c ****     bytes -= got;
 12615              		.loc 1 744 8 view .LVU4021
 12616 0032 002B     		cmp	r3, #0
 12617 0034 ECD1     		bne	.L1073
 12618 0036 00E0     		b	.L1064
 12619              	.LVL1233:
 12620              	.L1071:
 744:Core/Src/main.c ****     bytes -= got;
 12621              		.loc 1 744 8 view .LVU4022
 12622              	.LBE237:
 747:Core/Src/main.c **** }
 12623              		.loc 1 747 10 view .LVU4023
 12624 0038 0022     		movs	r2, #0
 12625              	.L1064:
 748:Core/Src/main.c **** 
 12626              		.loc 1 748 1 view .LVU4024
 12627 003a 1046     		mov	r0, r2
 12628 003c 13B0     		add	sp, sp, #76
 12629              	.LCFI61:
 12630              		.cfi_def_cfa_offset 12
 12631              		@ sp needed
 12632 003e 30BD     		pop	{r4, r5, pc}
 748:Core/Src/main.c **** 
 12633              		.loc 1 748 1 view .LVU4025
 12634              		.cfi_endproc
 12635              	.LFE155:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 342


 12637              		.section	.text.FAT32_OpenWavInDirByIndex,"ax",%progbits
 12638              		.align	1
 12639              		.syntax unified
 12640              		.thumb
 12641              		.thumb_func
 12643              	FAT32_OpenWavInDirByIndex:
 12644              	.LVL1234:
 12645              	.LFB152:
 641:Core/Src/main.c ****   uint8_t sec[512];
 12646              		.loc 1 641 1 is_stmt 1 view -0
 12647              		.cfi_startproc
 12648              		@ args = 0, pretend = 0, frame = 528
 12649              		@ frame_needed = 0, uses_anonymous_args = 0
 641:Core/Src/main.c ****   uint8_t sec[512];
 12650              		.loc 1 641 1 is_stmt 0 view .LVU4027
 12651 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 12652              	.LCFI62:
 12653              		.cfi_def_cfa_offset 36
 12654              		.cfi_offset 4, -36
 12655              		.cfi_offset 5, -32
 12656              		.cfi_offset 6, -28
 12657              		.cfi_offset 7, -24
 12658              		.cfi_offset 8, -20
 12659              		.cfi_offset 9, -16
 12660              		.cfi_offset 10, -12
 12661              		.cfi_offset 11, -8
 12662              		.cfi_offset 14, -4
 12663 0004 ADF5057D 		sub	sp, sp, #532
 12664              	.LCFI63:
 12665              		.cfi_def_cfa_offset 568
 12666 0008 0746     		mov	r7, r0
 12667 000a 8A46     		mov	r10, r1
 12668 000c 9146     		mov	r9, r2
 12669 000e 0193     		str	r3, [sp, #4]
 642:Core/Src/main.c ****   uint32_t cluster = dir_cluster;
 12670              		.loc 1 642 3 is_stmt 1 view .LVU4028
 643:Core/Src/main.c ****   uint32_t found = 0;
 12671              		.loc 1 643 3 view .LVU4029
 12672              	.LVL1235:
 644:Core/Src/main.c **** 
 12673              		.loc 1 644 3 view .LVU4030
 646:Core/Src/main.c ****   {
 12674              		.loc 1 646 3 view .LVU4031
 644:Core/Src/main.c **** 
 12675              		.loc 1 644 12 is_stmt 0 view .LVU4032
 12676 0010 0026     		movs	r6, #0
 12677              	.LVL1236:
 12678              	.L1075:
 646:Core/Src/main.c ****   {
 12679              		.loc 1 646 24 is_stmt 1 view .LVU4033
 12680 0012 AAF10202 		sub	r2, r10, #2
 12681 0016 334B     		ldr	r3, .L1092
 12682 0018 9A42     		cmp	r2, r3
 12683 001a 5FD8     		bhi	.L1089
 12684              	.LBB238:
 12685              	.LBB239:
 648:Core/Src/main.c ****     {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 343


 12686              		.loc 1 648 19 is_stmt 0 view .LVU4034
 12687 001c 4FF00008 		mov	r8, #0
 12688 0020 36E0     		b	.L1083
 12689              	.LVL1237:
 12690              	.L1079:
 12691              	.LBB240:
 12692              	.LBB241:
 12693              	.LBB242:
 675:Core/Src/main.c ****       }
 12694              		.loc 1 675 9 is_stmt 1 view .LVU4035
 675:Core/Src/main.c ****       }
 12695              		.loc 1 675 14 is_stmt 0 view .LVU4036
 12696 0022 0136     		adds	r6, r6, #1
 12697              	.LVL1238:
 12698              	.L1078:
 675:Core/Src/main.c ****       }
 12699              		.loc 1 675 14 view .LVU4037
 12700              	.LBE242:
 653:Core/Src/main.c ****       {
 12701              		.loc 1 653 40 is_stmt 1 discriminator 2 view .LVU4038
 12702 0024 2034     		adds	r4, r4, #32
 12703              	.LVL1239:
 12704              	.L1077:
 653:Core/Src/main.c ****       {
 12705              		.loc 1 653 29 discriminator 1 view .LVU4039
 12706 0026 B4F5007F 		cmp	r4, #512
 12707 002a 2FDA     		bge	.L1090
 12708              	.LBB243:
 655:Core/Src/main.c ****         uint8_t first = entry[0];
 12709              		.loc 1 655 9 view .LVU4040
 655:Core/Src/main.c ****         uint8_t first = entry[0];
 12710              		.loc 1 655 18 is_stmt 0 view .LVU4041
 12711 002c 04AB     		add	r3, sp, #16
 12712 002e 1D19     		adds	r5, r3, r4
 12713              	.LVL1240:
 656:Core/Src/main.c ****         if (first == 0x00) return -2;
 12714              		.loc 1 656 9 is_stmt 1 view .LVU4042
 656:Core/Src/main.c ****         if (first == 0x00) return -2;
 12715              		.loc 1 656 17 is_stmt 0 view .LVU4043
 12716 0030 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 12717              	.LVL1241:
 657:Core/Src/main.c ****         if (first == 0xE5) continue;
 12718              		.loc 1 657 9 is_stmt 1 view .LVU4044
 657:Core/Src/main.c ****         if (first == 0xE5) continue;
 12719              		.loc 1 657 12 is_stmt 0 view .LVU4045
 12720 0032 002B     		cmp	r3, #0
 12721 0034 48D0     		beq	.L1085
 658:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
 12722              		.loc 1 658 9 is_stmt 1 view .LVU4046
 658:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
 12723              		.loc 1 658 12 is_stmt 0 view .LVU4047
 12724 0036 E52B     		cmp	r3, #229
 12725 0038 F4D0     		beq	.L1078
 659:Core/Src/main.c **** 
 12726              		.loc 1 659 9 is_stmt 1 view .LVU4048
 659:Core/Src/main.c **** 
 12727              		.loc 1 659 18 is_stmt 0 view .LVU4049
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 344


 12728 003a EB7A     		ldrb	r3, [r5, #11]	@ zero_extendqisi2
 12729              	.LVL1242:
 659:Core/Src/main.c **** 
 12730              		.loc 1 659 12 view .LVU4050
 12731 003c 0F2B     		cmp	r3, #15
 12732 003e F1D0     		beq	.L1078
 661:Core/Src/main.c ****         if (attr & 0x08) continue;
 12733              		.loc 1 661 9 is_stmt 1 view .LVU4051
 12734              	.LVL1243:
 662:Core/Src/main.c ****         if (attr & 0x10) continue;
 12735              		.loc 1 662 9 view .LVU4052
 662:Core/Src/main.c ****         if (attr & 0x10) continue;
 12736              		.loc 1 662 12 is_stmt 0 view .LVU4053
 12737 0040 13F0080F 		tst	r3, #8
 12738 0044 EED1     		bne	.L1078
 663:Core/Src/main.c ****         if (!IsWavEntry(entry)) continue;
 12739              		.loc 1 663 9 is_stmt 1 view .LVU4054
 663:Core/Src/main.c ****         if (!IsWavEntry(entry)) continue;
 12740              		.loc 1 663 12 is_stmt 0 view .LVU4055
 12741 0046 13F0100F 		tst	r3, #16
 12742 004a EBD1     		bne	.L1078
 664:Core/Src/main.c **** 
 12743              		.loc 1 664 9 is_stmt 1 view .LVU4056
 664:Core/Src/main.c **** 
 12744              		.loc 1 664 14 is_stmt 0 view .LVU4057
 12745 004c 2846     		mov	r0, r5
 12746 004e FFF7FEFF 		bl	IsWavEntry
 12747              	.LVL1244:
 664:Core/Src/main.c **** 
 12748              		.loc 1 664 12 discriminator 1 view .LVU4058
 12749 0052 0028     		cmp	r0, #0
 12750 0054 E6D0     		beq	.L1078
 666:Core/Src/main.c ****         {
 12751              		.loc 1 666 9 is_stmt 1 view .LVU4059
 666:Core/Src/main.c ****         {
 12752              		.loc 1 666 12 is_stmt 0 view .LVU4060
 12753 0056 4E45     		cmp	r6, r9
 12754 0058 E3D1     		bne	.L1079
 668:Core/Src/main.c ****           file->fs = *fs;
 12755              		.loc 1 668 11 is_stmt 1 view .LVU4061
 12756 005a 4FF40C72 		mov	r2, #560
 12757 005e 0021     		movs	r1, #0
 12758 0060 019E     		ldr	r6, [sp, #4]
 12759              	.LVL1245:
 668:Core/Src/main.c ****           file->fs = *fs;
 12760              		.loc 1 668 11 is_stmt 0 view .LVU4062
 12761 0062 3046     		mov	r0, r6
 12762 0064 FFF7FEFF 		bl	memset
 12763              	.LVL1246:
 669:Core/Src/main.c ****           file->first_cluster = EntryCluster(entry);
 12764              		.loc 1 669 11 is_stmt 1 view .LVU4063
 669:Core/Src/main.c ****           file->first_cluster = EntryCluster(entry);
 12765              		.loc 1 669 20 is_stmt 0 view .LVU4064
 12766 0068 3446     		mov	r4, r6
 12767              	.LVL1247:
 669:Core/Src/main.c ****           file->first_cluster = EntryCluster(entry);
 12768              		.loc 1 669 20 view .LVU4065
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 345


 12769 006a 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 12770              	.LVL1248:
 669:Core/Src/main.c ****           file->first_cluster = EntryCluster(entry);
 12771              		.loc 1 669 20 view .LVU4066
 12772 006c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 12773 006e 97E80300 		ldm	r7, {r0, r1}
 12774 0072 84E80300 		stm	r4, {r0, r1}
 670:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12775              		.loc 1 670 11 is_stmt 1 view .LVU4067
 670:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12776              		.loc 1 670 33 is_stmt 0 view .LVU4068
 12777 0076 2846     		mov	r0, r5
 12778 0078 FFF7FEFF 		bl	EntryCluster
 12779              	.LVL1249:
 670:Core/Src/main.c ****           file->current_cluster = file->first_cluster;
 12780              		.loc 1 670 31 discriminator 1 view .LVU4069
 12781 007c B061     		str	r0, [r6, #24]
 671:Core/Src/main.c ****           file->file_size = le32(&entry[28]);
 12782              		.loc 1 671 11 is_stmt 1 view .LVU4070
 671:Core/Src/main.c ****           file->file_size = le32(&entry[28]);
 12783              		.loc 1 671 33 is_stmt 0 view .LVU4071
 12784 007e F061     		str	r0, [r6, #28]
 672:Core/Src/main.c ****           return 0;
 12785              		.loc 1 672 11 is_stmt 1 view .LVU4072
 672:Core/Src/main.c ****           return 0;
 12786              		.loc 1 672 29 is_stmt 0 view .LVU4073
 12787 0080 05F11C00 		add	r0, r5, #28
 12788 0084 FFF7FEFF 		bl	le32
 12789              	.LVL1250:
 672:Core/Src/main.c ****           return 0;
 12790              		.loc 1 672 27 discriminator 1 view .LVU4074
 12791 0088 3062     		str	r0, [r6, #32]
 673:Core/Src/main.c ****         }
 12792              		.loc 1 673 11 is_stmt 1 view .LVU4075
 673:Core/Src/main.c ****         }
 12793              		.loc 1 673 18 is_stmt 0 view .LVU4076
 12794 008a 1FE0     		b	.L1074
 12795              	.LVL1251:
 12796              	.L1090:
 673:Core/Src/main.c ****         }
 12797              		.loc 1 673 18 view .LVU4077
 12798              	.LBE243:
 12799              	.LBE241:
 12800              	.LBE240:
 648:Core/Src/main.c ****     {
 12801              		.loc 1 648 56 is_stmt 1 discriminator 2 view .LVU4078
 12802 008c 08F10108 		add	r8, r8, #1
 12803              	.LVL1252:
 12804              	.L1083:
 648:Core/Src/main.c ****     {
 12805              		.loc 1 648 28 discriminator 1 view .LVU4079
 648:Core/Src/main.c ****     {
 12806              		.loc 1 648 32 is_stmt 0 discriminator 1 view .LVU4080
 12807 0090 3B7D     		ldrb	r3, [r7, #20]	@ zero_extendqisi2
 648:Core/Src/main.c ****     {
 12808              		.loc 1 648 28 discriminator 1 view .LVU4081
 12809 0092 4345     		cmp	r3, r8
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 346


 12810 0094 0CD9     		bls	.L1091
 12811              	.LBB247:
 650:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 12812              		.loc 1 650 7 is_stmt 1 view .LVU4082
 650:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 12813              		.loc 1 650 22 is_stmt 0 view .LVU4083
 12814 0096 5146     		mov	r1, r10
 12815 0098 3846     		mov	r0, r7
 12816 009a FFF7FEFF 		bl	FAT32_ClusterToLba
 12817              	.LVL1253:
 651:Core/Src/main.c **** 
 12818              		.loc 1 651 7 is_stmt 1 view .LVU4084
 651:Core/Src/main.c **** 
 12819              		.loc 1 651 11 is_stmt 0 view .LVU4085
 12820 009e 0122     		movs	r2, #1
 12821 00a0 04A9     		add	r1, sp, #16
 12822 00a2 4044     		add	r0, r0, r8
 12823              	.LVL1254:
 651:Core/Src/main.c **** 
 12824              		.loc 1 651 11 view .LVU4086
 12825 00a4 FFF7FEFF 		bl	SD_ReadSectors
 12826              	.LVL1255:
 651:Core/Src/main.c **** 
 12827              		.loc 1 651 10 discriminator 1 view .LVU4087
 12828 00a8 8346     		mov	fp, r0
 12829 00aa 50B9     		cbnz	r0, .L1084
 12830              	.LBB245:
 653:Core/Src/main.c ****       {
 12831              		.loc 1 653 16 view .LVU4088
 12832 00ac 0446     		mov	r4, r0
 12833 00ae BAE7     		b	.L1077
 12834              	.LVL1256:
 12835              	.L1091:
 653:Core/Src/main.c ****       {
 12836              		.loc 1 653 16 view .LVU4089
 12837              	.LBE245:
 12838              	.LBE247:
 12839              	.LBE239:
 679:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -3;
 12840              		.loc 1 679 5 is_stmt 1 view .LVU4090
 680:Core/Src/main.c ****     cluster = next;
 12841              		.loc 1 680 5 view .LVU4091
 680:Core/Src/main.c ****     cluster = next;
 12842              		.loc 1 680 9 is_stmt 0 view .LVU4092
 12843 00b0 03AA     		add	r2, sp, #12
 12844 00b2 5146     		mov	r1, r10
 12845 00b4 3846     		mov	r0, r7
 12846 00b6 FFF7FEFF 		bl	FAT32_NextCluster
 12847              	.LVL1257:
 680:Core/Src/main.c ****     cluster = next;
 12848              		.loc 1 680 8 discriminator 1 view .LVU4093
 12849 00ba 60B9     		cbnz	r0, .L1086
 681:Core/Src/main.c ****   }
 12850              		.loc 1 681 5 is_stmt 1 view .LVU4094
 681:Core/Src/main.c ****   }
 12851              		.loc 1 681 13 is_stmt 0 view .LVU4095
 12852 00bc DDF80CA0 		ldr	r10, [sp, #12]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 347


 12853              	.LVL1258:
 681:Core/Src/main.c ****   }
 12854              		.loc 1 681 13 view .LVU4096
 12855 00c0 A7E7     		b	.L1075
 12856              	.LVL1259:
 12857              	.L1084:
 12858              	.LBB249:
 12859              	.LBB248:
 651:Core/Src/main.c **** 
 12860              		.loc 1 651 52 discriminator 1 view .LVU4097
 12861 00c2 4FF0FF3B 		mov	fp, #-1
 12862 00c6 01E0     		b	.L1074
 12863              	.LVL1260:
 12864              	.L1085:
 12865              	.LBB246:
 12866              	.LBB244:
 657:Core/Src/main.c ****         if (first == 0xE5) continue;
 12867              		.loc 1 657 35 discriminator 1 view .LVU4098
 12868 00c8 6FF0010B 		mvn	fp, #1
 12869              	.LVL1261:
 12870              	.L1074:
 657:Core/Src/main.c ****         if (first == 0xE5) continue;
 12871              		.loc 1 657 35 discriminator 1 view .LVU4099
 12872              	.LBE244:
 12873              	.LBE246:
 12874              	.LBE248:
 12875              	.LBE249:
 12876              	.LBE238:
 684:Core/Src/main.c **** 
 12877              		.loc 1 684 1 view .LVU4100
 12878 00cc 5846     		mov	r0, fp
 12879 00ce 0DF5057D 		add	sp, sp, #532
 12880              	.LCFI64:
 12881              		.cfi_remember_state
 12882              		.cfi_def_cfa_offset 36
 12883              		@ sp needed
 12884 00d2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 12885              	.LVL1262:
 12886              	.L1086:
 12887              	.LCFI65:
 12888              		.cfi_restore_state
 12889              	.LBB250:
 680:Core/Src/main.c ****     cluster = next;
 12890              		.loc 1 680 60 discriminator 1 view .LVU4101
 12891 00d6 6FF0020B 		mvn	fp, #2
 12892 00da F7E7     		b	.L1074
 12893              	.LVL1263:
 12894              	.L1089:
 680:Core/Src/main.c ****     cluster = next;
 12895              		.loc 1 680 60 discriminator 1 view .LVU4102
 12896              	.LBE250:
 683:Core/Src/main.c **** }
 12897              		.loc 1 683 10 view .LVU4103
 12898 00dc 6FF0030B 		mvn	fp, #3
 12899 00e0 F4E7     		b	.L1074
 12900              	.L1093:
 12901 00e2 00BF     		.align	2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 348


 12902              	.L1092:
 12903 00e4 F5FFFF0F 		.word	268435445
 12904              		.cfi_endproc
 12905              	.LFE152:
 12907              		.section	.rodata.FAT32_FindRootDirCluster.str1.4,"aMS",%progbits,1
 12908              		.align	2
 12909              	.LC0:
 12910 0000 20202020 		.ascii	"        \000"
 12910      20202020 
 12910      00
 12911              		.section	.text.FAT32_FindRootDirCluster,"ax",%progbits
 12912              		.align	1
 12913              		.syntax unified
 12914              		.thumb
 12915              		.thumb_func
 12917              	FAT32_FindRootDirCluster:
 12918              	.LVL1264:
 12919              	.LFB151:
 595:Core/Src/main.c ****   uint8_t sec[512];
 12920              		.loc 1 595 1 is_stmt 1 view -0
 12921              		.cfi_startproc
 12922              		@ args = 0, pretend = 0, frame = 528
 12923              		@ frame_needed = 0, uses_anonymous_args = 0
 595:Core/Src/main.c ****   uint8_t sec[512];
 12924              		.loc 1 595 1 is_stmt 0 view .LVU4105
 12925 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 12926              	.LCFI66:
 12927              		.cfi_def_cfa_offset 32
 12928              		.cfi_offset 4, -32
 12929              		.cfi_offset 5, -28
 12930              		.cfi_offset 6, -24
 12931              		.cfi_offset 7, -20
 12932              		.cfi_offset 8, -16
 12933              		.cfi_offset 9, -12
 12934              		.cfi_offset 10, -8
 12935              		.cfi_offset 14, -4
 12936 0004 ADF5047D 		sub	sp, sp, #528
 12937              	.LCFI67:
 12938              		.cfi_def_cfa_offset 560
 12939 0008 0646     		mov	r6, r0
 12940 000a 0C46     		mov	r4, r1
 12941 000c 9146     		mov	r9, r2
 596:Core/Src/main.c ****   uint32_t cluster = fs->root_cluster;
 12942              		.loc 1 596 3 is_stmt 1 view .LVU4106
 597:Core/Src/main.c ****   char name83[8] = {' ',' ',' ',' ',' ',' ',' ',' '};
 12943              		.loc 1 597 3 view .LVU4107
 597:Core/Src/main.c ****   char name83[8] = {' ',' ',' ',' ',' ',' ',' ',' '};
 12944              		.loc 1 597 12 is_stmt 0 view .LVU4108
 12945 000e D0F80C80 		ldr	r8, [r0, #12]
 12946              	.LVL1265:
 598:Core/Src/main.c ****   for (int i = 0; i < 8 && dirName[i] != '\0'; i++)
 12947              		.loc 1 598 3 is_stmt 1 view .LVU4109
 598:Core/Src/main.c ****   for (int i = 0; i < 8 && dirName[i] != '\0'; i++)
 12948              		.loc 1 598 8 is_stmt 0 view .LVU4110
 12949 0012 02AB     		add	r3, sp, #8
 12950 0014 364A     		ldr	r2, .L1116
 12951              	.LVL1266:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 349


 598:Core/Src/main.c ****   for (int i = 0; i < 8 && dirName[i] != '\0'; i++)
 12952              		.loc 1 598 8 view .LVU4111
 12953 0016 92E80300 		ldm	r2, {r0, r1}
 12954              	.LVL1267:
 598:Core/Src/main.c ****   for (int i = 0; i < 8 && dirName[i] != '\0'; i++)
 12955              		.loc 1 598 8 view .LVU4112
 12956 001a 83E80300 		stm	r3, {r0, r1}
 599:Core/Src/main.c ****   {
 12957              		.loc 1 599 3 is_stmt 1 view .LVU4113
 12958              	.LBB251:
 599:Core/Src/main.c ****   {
 12959              		.loc 1 599 8 view .LVU4114
 12960              	.LVL1268:
 599:Core/Src/main.c ****   {
 12961              		.loc 1 599 12 is_stmt 0 view .LVU4115
 12962 001e 0022     		movs	r2, #0
 599:Core/Src/main.c ****   {
 12963              		.loc 1 599 3 view .LVU4116
 12964 0020 02E0     		b	.L1095
 12965              	.LVL1269:
 12966              	.L1096:
 12967              	.LBB252:
 603:Core/Src/main.c ****   }
 12968              		.loc 1 603 5 is_stmt 1 view .LVU4117
 603:Core/Src/main.c ****   }
 12969              		.loc 1 603 15 is_stmt 0 view .LVU4118
 12970 0022 02A8     		add	r0, sp, #8
 12971 0024 8354     		strb	r3, [r0, r2]
 12972              	.LBE252:
 599:Core/Src/main.c ****   {
 12973              		.loc 1 599 49 is_stmt 1 discriminator 2 view .LVU4119
 12974 0026 0132     		adds	r2, r2, #1
 12975              	.LVL1270:
 12976              	.L1095:
 599:Core/Src/main.c ****   {
 12977              		.loc 1 599 25 discriminator 1 view .LVU4120
 12978 0028 072A     		cmp	r2, #7
 12979 002a 49DC     		bgt	.L1104
 599:Core/Src/main.c ****   {
 12980              		.loc 1 599 35 is_stmt 0 discriminator 3 view .LVU4121
 12981 002c A35C     		ldrb	r3, [r4, r2]	@ zero_extendqisi2
 599:Core/Src/main.c ****   {
 12982              		.loc 1 599 25 discriminator 3 view .LVU4122
 12983 002e 002B     		cmp	r3, #0
 12984 0030 46D0     		beq	.L1104
 12985              	.LBB253:
 601:Core/Src/main.c ****     if (c >= 'a' && c <= 'z') c -= 32;
 12986              		.loc 1 601 5 is_stmt 1 view .LVU4123
 12987              	.LVL1271:
 602:Core/Src/main.c ****     name83[i] = c;
 12988              		.loc 1 602 5 view .LVU4124
 602:Core/Src/main.c ****     name83[i] = c;
 12989              		.loc 1 602 18 is_stmt 0 view .LVU4125
 12990 0032 A3F16100 		sub	r0, r3, #97
 12991 0036 C0B2     		uxtb	r0, r0
 602:Core/Src/main.c ****     name83[i] = c;
 12992              		.loc 1 602 8 view .LVU4126
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 350


 12993 0038 1928     		cmp	r0, #25
 12994 003a F2D8     		bhi	.L1096
 602:Core/Src/main.c ****     name83[i] = c;
 12995              		.loc 1 602 31 is_stmt 1 discriminator 1 view .LVU4127
 602:Core/Src/main.c ****     name83[i] = c;
 12996              		.loc 1 602 33 is_stmt 0 discriminator 1 view .LVU4128
 12997 003c 203B     		subs	r3, r3, #32
 12998              	.LVL1272:
 602:Core/Src/main.c ****     name83[i] = c;
 12999              		.loc 1 602 33 discriminator 1 view .LVU4129
 13000 003e DBB2     		uxtb	r3, r3
 13001              	.LVL1273:
 602:Core/Src/main.c ****     name83[i] = c;
 13002              		.loc 1 602 33 discriminator 1 view .LVU4130
 13003 0040 EFE7     		b	.L1096
 13004              	.LVL1274:
 13005              	.L1101:
 602:Core/Src/main.c ****     name83[i] = c;
 13006              		.loc 1 602 33 discriminator 1 view .LVU4131
 13007              	.LBE253:
 13008              	.LBE251:
 13009              	.LBB254:
 13010              	.LBB255:
 13011              	.LBB256:
 13012              	.LBB257:
 613:Core/Src/main.c ****       {
 13013              		.loc 1 613 40 is_stmt 1 discriminator 2 view .LVU4132
 13014 0042 2034     		adds	r4, r4, #32
 13015              	.LVL1275:
 13016              	.L1100:
 613:Core/Src/main.c ****       {
 13017              		.loc 1 613 29 discriminator 1 view .LVU4133
 13018 0044 B4F5007F 		cmp	r4, #512
 13019 0048 1FDA     		bge	.L1113
 13020              	.LBB258:
 615:Core/Src/main.c ****         uint8_t first = entry[0];
 13021              		.loc 1 615 9 view .LVU4134
 615:Core/Src/main.c ****         uint8_t first = entry[0];
 13022              		.loc 1 615 18 is_stmt 0 view .LVU4135
 13023 004a 04AB     		add	r3, sp, #16
 13024 004c 1D19     		adds	r5, r3, r4
 13025              	.LVL1276:
 616:Core/Src/main.c ****         if (first == 0x00) return -2;
 13026              		.loc 1 616 9 is_stmt 1 view .LVU4136
 616:Core/Src/main.c ****         if (first == 0x00) return -2;
 13027              		.loc 1 616 17 is_stmt 0 view .LVU4137
 13028 004e 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 13029              	.LVL1277:
 617:Core/Src/main.c ****         if (first == 0xE5) continue;
 13030              		.loc 1 617 9 is_stmt 1 view .LVU4138
 617:Core/Src/main.c ****         if (first == 0xE5) continue;
 13031              		.loc 1 617 12 is_stmt 0 view .LVU4139
 13032 0050 002B     		cmp	r3, #0
 13033 0052 3CD0     		beq	.L1108
 618:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
 13034              		.loc 1 618 9 is_stmt 1 view .LVU4140
 618:Core/Src/main.c ****         if (entry[11] == 0x0F) continue;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 351


 13035              		.loc 1 618 12 is_stmt 0 view .LVU4141
 13036 0054 E52B     		cmp	r3, #229
 13037 0056 F4D0     		beq	.L1101
 619:Core/Src/main.c ****         if ((entry[11] & 0x10) == 0) continue;
 13038              		.loc 1 619 9 is_stmt 1 view .LVU4142
 619:Core/Src/main.c ****         if ((entry[11] & 0x10) == 0) continue;
 13039              		.loc 1 619 18 is_stmt 0 view .LVU4143
 13040 0058 EA7A     		ldrb	r2, [r5, #11]	@ zero_extendqisi2
 619:Core/Src/main.c ****         if ((entry[11] & 0x10) == 0) continue;
 13041              		.loc 1 619 12 view .LVU4144
 13042 005a 0F2A     		cmp	r2, #15
 13043 005c F1D0     		beq	.L1101
 620:Core/Src/main.c ****         if (entry[0] == '.') continue;
 13044              		.loc 1 620 9 is_stmt 1 view .LVU4145
 620:Core/Src/main.c ****         if (entry[0] == '.') continue;
 13045              		.loc 1 620 12 is_stmt 0 view .LVU4146
 13046 005e 12F0100F 		tst	r2, #16
 13047 0062 EED0     		beq	.L1101
 621:Core/Src/main.c **** 
 13048              		.loc 1 621 9 is_stmt 1 view .LVU4147
 621:Core/Src/main.c **** 
 13049              		.loc 1 621 12 is_stmt 0 view .LVU4148
 13050 0064 2E2B     		cmp	r3, #46
 13051 0066 ECD0     		beq	.L1101
 623:Core/Src/main.c ****         {
 13052              		.loc 1 623 9 is_stmt 1 view .LVU4149
 623:Core/Src/main.c ****         {
 13053              		.loc 1 623 13 is_stmt 0 view .LVU4150
 13054 0068 0822     		movs	r2, #8
 13055 006a 0DEB0201 		add	r1, sp, r2
 13056 006e 2846     		mov	r0, r5
 13057 0070 FFF7FEFF 		bl	memcmp
 13058              	.LVL1278:
 623:Core/Src/main.c ****         {
 13059              		.loc 1 623 12 discriminator 1 view .LVU4151
 13060 0074 8246     		mov	r10, r0
 13061 0076 0028     		cmp	r0, #0
 13062 0078 E3D1     		bne	.L1101
 13063              	.LBB259:
 625:Core/Src/main.c ****           if (cl < 2) return -3;
 13064              		.loc 1 625 11 is_stmt 1 view .LVU4152
 625:Core/Src/main.c ****           if (cl < 2) return -3;
 13065              		.loc 1 625 25 is_stmt 0 view .LVU4153
 13066 007a 2846     		mov	r0, r5
 13067 007c FFF7FEFF 		bl	EntryCluster
 13068              	.LVL1279:
 626:Core/Src/main.c ****           *cluster_out = cl;
 13069              		.loc 1 626 11 is_stmt 1 view .LVU4154
 626:Core/Src/main.c ****           *cluster_out = cl;
 13070              		.loc 1 626 14 is_stmt 0 view .LVU4155
 13071 0080 0128     		cmp	r0, #1
 13072 0082 2BD9     		bls	.L1109
 627:Core/Src/main.c ****           return 0;
 13073              		.loc 1 627 11 is_stmt 1 view .LVU4156
 627:Core/Src/main.c ****           return 0;
 13074              		.loc 1 627 24 is_stmt 0 view .LVU4157
 13075 0084 C9F80000 		str	r0, [r9]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 352


 628:Core/Src/main.c ****         }
 13076              		.loc 1 628 11 is_stmt 1 view .LVU4158
 628:Core/Src/main.c ****         }
 13077              		.loc 1 628 18 is_stmt 0 view .LVU4159
 13078 0088 23E0     		b	.L1094
 13079              	.LVL1280:
 13080              	.L1113:
 628:Core/Src/main.c ****         }
 13081              		.loc 1 628 18 view .LVU4160
 13082              	.LBE259:
 13083              	.LBE258:
 13084              	.LBE257:
 13085              	.LBE256:
 608:Core/Src/main.c ****     {
 13086              		.loc 1 608 56 is_stmt 1 discriminator 2 view .LVU4161
 13087 008a 0137     		adds	r7, r7, #1
 13088              	.LVL1281:
 13089              	.L1106:
 608:Core/Src/main.c ****     {
 13090              		.loc 1 608 28 discriminator 1 view .LVU4162
 608:Core/Src/main.c ****     {
 13091              		.loc 1 608 32 is_stmt 0 discriminator 1 view .LVU4163
 13092 008c 337D     		ldrb	r3, [r6, #20]	@ zero_extendqisi2
 608:Core/Src/main.c ****     {
 13093              		.loc 1 608 28 discriminator 1 view .LVU4164
 13094 008e BB42     		cmp	r3, r7
 13095 0090 0ED9     		bls	.L1114
 13096              	.LBB265:
 610:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 13097              		.loc 1 610 7 is_stmt 1 view .LVU4165
 610:Core/Src/main.c ****       if (SD_ReadSectors(lba, sec, 1) != 0) return -1;
 13098              		.loc 1 610 22 is_stmt 0 view .LVU4166
 13099 0092 4146     		mov	r1, r8
 13100 0094 3046     		mov	r0, r6
 13101 0096 FFF7FEFF 		bl	FAT32_ClusterToLba
 13102              	.LVL1282:
 611:Core/Src/main.c **** 
 13103              		.loc 1 611 7 is_stmt 1 view .LVU4167
 611:Core/Src/main.c **** 
 13104              		.loc 1 611 11 is_stmt 0 view .LVU4168
 13105 009a 0122     		movs	r2, #1
 13106 009c 04A9     		add	r1, sp, #16
 13107 009e 3844     		add	r0, r0, r7
 13108              	.LVL1283:
 611:Core/Src/main.c **** 
 13109              		.loc 1 611 11 view .LVU4169
 13110 00a0 FFF7FEFF 		bl	SD_ReadSectors
 13111              	.LVL1284:
 611:Core/Src/main.c **** 
 13112              		.loc 1 611 10 discriminator 1 view .LVU4170
 13113 00a4 0446     		mov	r4, r0
 13114 00a6 0028     		cmp	r0, #0
 13115 00a8 CCD0     		beq	.L1100
 611:Core/Src/main.c **** 
 13116              		.loc 1 611 52 discriminator 1 view .LVU4171
 13117 00aa 4FF0FF3A 		mov	r10, #-1
 13118 00ae 10E0     		b	.L1094
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 353


 13119              	.LVL1285:
 13120              	.L1114:
 611:Core/Src/main.c **** 
 13121              		.loc 1 611 52 discriminator 1 view .LVU4172
 13122              	.LBE265:
 13123              	.LBE255:
 633:Core/Src/main.c ****     if (FAT32_NextCluster(fs, cluster, &next) != 0) return -4;
 13124              		.loc 1 633 5 is_stmt 1 view .LVU4173
 634:Core/Src/main.c ****     cluster = next;
 13125              		.loc 1 634 5 view .LVU4174
 634:Core/Src/main.c ****     cluster = next;
 13126              		.loc 1 634 9 is_stmt 0 view .LVU4175
 13127 00b0 01AA     		add	r2, sp, #4
 13128 00b2 4146     		mov	r1, r8
 13129 00b4 3046     		mov	r0, r6
 13130 00b6 FFF7FEFF 		bl	FAT32_NextCluster
 13131              	.LVL1286:
 634:Core/Src/main.c ****     cluster = next;
 13132              		.loc 1 634 8 discriminator 1 view .LVU4176
 13133 00ba 90B9     		cbnz	r0, .L1110
 635:Core/Src/main.c ****   }
 13134              		.loc 1 635 5 is_stmt 1 view .LVU4177
 635:Core/Src/main.c ****   }
 13135              		.loc 1 635 13 is_stmt 0 view .LVU4178
 13136 00bc DDF80480 		ldr	r8, [sp, #4]
 13137              	.LVL1287:
 13138              	.L1104:
 635:Core/Src/main.c ****   }
 13139              		.loc 1 635 13 view .LVU4179
 13140              	.LBE254:
 606:Core/Src/main.c ****   {
 13141              		.loc 1 606 24 is_stmt 1 view .LVU4180
 13142 00c0 A8F10202 		sub	r2, r8, #2
 13143 00c4 0B4B     		ldr	r3, .L1116+4
 13144 00c6 9A42     		cmp	r2, r3
 13145 00c8 0ED8     		bhi	.L1115
 13146              	.LBB270:
 13147              	.LBB268:
 608:Core/Src/main.c ****     {
 13148              		.loc 1 608 19 is_stmt 0 view .LVU4181
 13149 00ca 0027     		movs	r7, #0
 13150 00cc DEE7     		b	.L1106
 13151              	.LVL1288:
 13152              	.L1108:
 13153              	.LBB266:
 13154              	.LBB263:
 13155              	.LBB261:
 617:Core/Src/main.c ****         if (first == 0xE5) continue;
 13156              		.loc 1 617 35 discriminator 1 view .LVU4182
 13157 00ce 6FF0010A 		mvn	r10, #1
 13158              	.LVL1289:
 13159              	.L1094:
 617:Core/Src/main.c ****         if (first == 0xE5) continue;
 13160              		.loc 1 617 35 discriminator 1 view .LVU4183
 13161              	.LBE261:
 13162              	.LBE263:
 13163              	.LBE266:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 354


 13164              	.LBE268:
 13165              	.LBE270:
 638:Core/Src/main.c **** 
 13166              		.loc 1 638 1 view .LVU4184
 13167 00d2 5046     		mov	r0, r10
 13168 00d4 0DF5047D 		add	sp, sp, #528
 13169              	.LCFI68:
 13170              		.cfi_remember_state
 13171              		.cfi_def_cfa_offset 32
 13172              		@ sp needed
 13173 00d8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 13174              	.LVL1290:
 13175              	.L1109:
 13176              	.LCFI69:
 13177              		.cfi_restore_state
 13178              	.LBB271:
 13179              	.LBB269:
 13180              	.LBB267:
 13181              	.LBB264:
 13182              	.LBB262:
 13183              	.LBB260:
 626:Core/Src/main.c ****           *cluster_out = cl;
 13184              		.loc 1 626 30 discriminator 1 view .LVU4185
 13185 00dc 6FF0020A 		mvn	r10, #2
 13186 00e0 F7E7     		b	.L1094
 13187              	.LVL1291:
 13188              	.L1110:
 626:Core/Src/main.c ****           *cluster_out = cl;
 13189              		.loc 1 626 30 discriminator 1 view .LVU4186
 13190              	.LBE260:
 13191              	.LBE262:
 13192              	.LBE264:
 13193              	.LBE267:
 13194              	.LBE269:
 634:Core/Src/main.c ****     cluster = next;
 13195              		.loc 1 634 60 discriminator 1 view .LVU4187
 13196 00e2 6FF0030A 		mvn	r10, #3
 13197 00e6 F4E7     		b	.L1094
 13198              	.LVL1292:
 13199              	.L1115:
 634:Core/Src/main.c ****     cluster = next;
 13200              		.loc 1 634 60 discriminator 1 view .LVU4188
 13201              	.LBE271:
 637:Core/Src/main.c **** }
 13202              		.loc 1 637 10 view .LVU4189
 13203 00e8 6FF0040A 		mvn	r10, #4
 13204 00ec F1E7     		b	.L1094
 13205              	.L1117:
 13206 00ee 00BF     		.align	2
 13207              	.L1116:
 13208 00f0 00000000 		.word	.LC0
 13209 00f4 F5FFFF0F 		.word	268435445
 13210              		.cfi_endproc
 13211              	.LFE151:
 13213              		.section	.rodata.WAV_ReadHeader.str1.4,"aMS",%progbits,1
 13214              		.align	2
 13215              	.LC1:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 355


 13216 0000 52494646 		.ascii	"RIFF\000"
 13216      00
 13217 0005 000000   		.align	2
 13218              	.LC2:
 13219 0008 57415645 		.ascii	"WAVE\000"
 13219      00
 13220 000d 000000   		.align	2
 13221              	.LC3:
 13222 0010 666D7420 		.ascii	"fmt \000"
 13222      00
 13223 0015 000000   		.align	2
 13224              	.LC4:
 13225 0018 64617461 		.ascii	"data\000"
 13225      00
 13226              		.section	.text.WAV_ReadHeader,"ax",%progbits
 13227              		.align	1
 13228              		.syntax unified
 13229              		.thumb
 13230              		.thumb_func
 13232              	WAV_ReadHeader:
 13233              	.LVL1293:
 13234              	.LFB156:
 751:Core/Src/main.c ****   uint8_t hdr[12];
 13235              		.loc 1 751 1 is_stmt 1 view -0
 13236              		.cfi_startproc
 13237              		@ args = 0, pretend = 0, frame = 64
 13238              		@ frame_needed = 0, uses_anonymous_args = 0
 751:Core/Src/main.c ****   uint8_t hdr[12];
 13239              		.loc 1 751 1 is_stmt 0 view .LVU4191
 13240 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 13241              	.LCFI70:
 13242              		.cfi_def_cfa_offset 20
 13243              		.cfi_offset 4, -20
 13244              		.cfi_offset 5, -16
 13245              		.cfi_offset 6, -12
 13246              		.cfi_offset 7, -8
 13247              		.cfi_offset 14, -4
 13248 0002 91B0     		sub	sp, sp, #68
 13249              	.LCFI71:
 13250              		.cfi_def_cfa_offset 88
 13251 0004 0546     		mov	r5, r0
 13252 0006 0E46     		mov	r6, r1
 752:Core/Src/main.c ****   uint32_t got = 0;
 13253              		.loc 1 752 3 is_stmt 1 view .LVU4192
 753:Core/Src/main.c ****   if (File_Read(file, hdr, sizeof(hdr), &got) != 0 || got != sizeof(hdr)) return -1;
 13254              		.loc 1 753 3 view .LVU4193
 753:Core/Src/main.c ****   if (File_Read(file, hdr, sizeof(hdr), &got) != 0 || got != sizeof(hdr)) return -1;
 13255              		.loc 1 753 12 is_stmt 0 view .LVU4194
 13256 0008 0023     		movs	r3, #0
 13257 000a 0C93     		str	r3, [sp, #48]
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13258              		.loc 1 754 3 is_stmt 1 view .LVU4195
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13259              		.loc 1 754 7 is_stmt 0 view .LVU4196
 13260 000c 0CAB     		add	r3, sp, #48
 13261 000e 0C22     		movs	r2, #12
 13262 0010 0DA9     		add	r1, sp, #52
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 356


 13263              	.LVL1294:
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13264              		.loc 1 754 7 view .LVU4197
 13265 0012 FFF7FEFF 		bl	File_Read
 13266              	.LVL1295:
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13267              		.loc 1 754 6 discriminator 1 view .LVU4198
 13268 0016 0028     		cmp	r0, #0
 13269 0018 40F08A80 		bne	.L1128
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13270              		.loc 1 754 59 discriminator 2 view .LVU4199
 13271 001c 0C9B     		ldr	r3, [sp, #48]
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13272              		.loc 1 754 52 discriminator 2 view .LVU4200
 13273 001e 0C2B     		cmp	r3, #12
 13274 0020 40F08980 		bne	.L1129
 755:Core/Src/main.c **** 
 13275              		.loc 1 755 3 is_stmt 1 view .LVU4201
 755:Core/Src/main.c **** 
 13276              		.loc 1 755 7 is_stmt 0 view .LVU4202
 13277 0024 0422     		movs	r2, #4
 13278 0026 4A49     		ldr	r1, .L1148
 13279 0028 0DA8     		add	r0, sp, #52
 13280 002a FFF7FEFF 		bl	memcmp
 13281              	.LVL1296:
 755:Core/Src/main.c **** 
 13282              		.loc 1 755 6 discriminator 1 view .LVU4203
 13283 002e 0028     		cmp	r0, #0
 13284 0030 40F08480 		bne	.L1130
 755:Core/Src/main.c **** 
 13285              		.loc 1 755 42 discriminator 2 view .LVU4204
 13286 0034 0422     		movs	r2, #4
 13287 0036 4749     		ldr	r1, .L1148+4
 13288 0038 0FA8     		add	r0, sp, #60
 13289 003a FFF7FEFF 		bl	memcmp
 13290              	.LVL1297:
 755:Core/Src/main.c **** 
 13291              		.loc 1 755 39 discriminator 1 view .LVU4205
 13292 003e 0028     		cmp	r0, #0
 13293 0040 7FD1     		bne	.L1131
 757:Core/Src/main.c ****   while (1)
 13294              		.loc 1 757 3 is_stmt 1 view .LVU4206
 13295 0042 0023     		movs	r3, #0
 13296 0044 3360     		str	r3, [r6]	@ unaligned
 13297 0046 7360     		str	r3, [r6, #4]	@ unaligned
 13298 0048 B360     		str	r3, [r6, #8]	@ unaligned
 13299 004a F360     		str	r3, [r6, #12]	@ unaligned
 13300 004c 24E0     		b	.L1127
 13301              	.LVL1298:
 13302              	.L1145:
 13303              	.LBB272:
 13304              	.LBB273:
 766:Core/Src/main.c ****       uint32_t take = (chunk_size > sizeof(fmt)) ? sizeof(fmt) : chunk_size;
 13305              		.loc 1 766 7 view .LVU4207
 767:Core/Src/main.c ****       if (File_Read(file, fmt, take, &got) != 0 || got != take) return -4;
 13306              		.loc 1 767 7 view .LVU4208
 767:Core/Src/main.c ****       if (File_Read(file, fmt, take, &got) != 0 || got != take) return -4;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 357


 13307              		.loc 1 767 16 is_stmt 0 view .LVU4209
 13308 004e 2746     		mov	r7, r4
 13309 0050 282C     		cmp	r4, #40
 13310 0052 28BF     		it	cs
 13311 0054 2827     		movcs	r7, #40
 13312              	.LVL1299:
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13313              		.loc 1 768 7 is_stmt 1 view .LVU4210
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13314              		.loc 1 768 11 is_stmt 0 view .LVU4211
 13315 0056 0CAB     		add	r3, sp, #48
 13316 0058 3A46     		mov	r2, r7
 13317 005a 02A9     		add	r1, sp, #8
 13318 005c 2846     		mov	r0, r5
 13319 005e FFF7FEFF 		bl	File_Read
 13320              	.LVL1300:
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13321              		.loc 1 768 10 discriminator 1 view .LVU4212
 13322 0062 0028     		cmp	r0, #0
 13323 0064 47D1     		bne	.L1134
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13324              		.loc 1 768 56 discriminator 2 view .LVU4213
 13325 0066 0C9B     		ldr	r3, [sp, #48]
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13326              		.loc 1 768 49 discriminator 2 view .LVU4214
 13327 0068 BB42     		cmp	r3, r7
 13328 006a 47D1     		bne	.L1135
 769:Core/Src/main.c **** 
 13329              		.loc 1 769 7 is_stmt 1 view .LVU4215
 769:Core/Src/main.c **** 
 13330              		.loc 1 769 10 is_stmt 0 view .LVU4216
 13331 006c 282C     		cmp	r4, #40
 13332 006e 39D8     		bhi	.L1143
 13333              	.L1123:
 771:Core/Src/main.c ****       wav->channels = le16(&fmt[2]);
 13334              		.loc 1 771 7 is_stmt 1 view .LVU4217
 771:Core/Src/main.c ****       wav->channels = le16(&fmt[2]);
 13335              		.loc 1 771 28 is_stmt 0 view .LVU4218
 13336 0070 02A8     		add	r0, sp, #8
 13337 0072 FFF7FEFF 		bl	le16
 13338              	.LVL1301:
 13339 0076 0446     		mov	r4, r0
 13340              	.LVL1302:
 772:Core/Src/main.c ****       wav->sample_rate = le32(&fmt[4]);
 13341              		.loc 1 772 7 is_stmt 1 view .LVU4219
 772:Core/Src/main.c ****       wav->sample_rate = le32(&fmt[4]);
 13342              		.loc 1 772 23 is_stmt 0 view .LVU4220
 13343 0078 0DF10A00 		add	r0, sp, #10
 13344 007c FFF7FEFF 		bl	le16
 13345              	.LVL1303:
 772:Core/Src/main.c ****       wav->sample_rate = le32(&fmt[4]);
 13346              		.loc 1 772 21 discriminator 1 view .LVU4221
 13347 0080 3080     		strh	r0, [r6]	@ movhi
 773:Core/Src/main.c ****       wav->bits_per_sample = le16(&fmt[14]);
 13348              		.loc 1 773 7 is_stmt 1 view .LVU4222
 773:Core/Src/main.c ****       wav->bits_per_sample = le16(&fmt[14]);
 13349              		.loc 1 773 26 is_stmt 0 view .LVU4223
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 358


 13350 0082 03A8     		add	r0, sp, #12
 13351 0084 FFF7FEFF 		bl	le32
 13352              	.LVL1304:
 773:Core/Src/main.c ****       wav->bits_per_sample = le16(&fmt[14]);
 13353              		.loc 1 773 24 discriminator 1 view .LVU4224
 13354 0088 7060     		str	r0, [r6, #4]
 774:Core/Src/main.c ****       if (audio_fmt != 1) return -6;
 13355              		.loc 1 774 7 is_stmt 1 view .LVU4225
 774:Core/Src/main.c ****       if (audio_fmt != 1) return -6;
 13356              		.loc 1 774 30 is_stmt 0 view .LVU4226
 13357 008a 0DF11600 		add	r0, sp, #22
 13358 008e FFF7FEFF 		bl	le16
 13359              	.LVL1305:
 774:Core/Src/main.c ****       if (audio_fmt != 1) return -6;
 13360              		.loc 1 774 28 discriminator 1 view .LVU4227
 13361 0092 3081     		strh	r0, [r6, #8]	@ movhi
 775:Core/Src/main.c ****     }
 13362              		.loc 1 775 7 is_stmt 1 view .LVU4228
 775:Core/Src/main.c ****     }
 13363              		.loc 1 775 10 is_stmt 0 view .LVU4229
 13364 0094 012C     		cmp	r4, #1
 13365 0096 34D1     		bne	.L1144
 13366              	.LVL1306:
 13367              	.L1127:
 775:Core/Src/main.c ****     }
 13368              		.loc 1 775 10 view .LVU4230
 13369              	.LBE273:
 13370              	.LBE272:
 758:Core/Src/main.c ****   {
 13371              		.loc 1 758 3 is_stmt 1 view .LVU4231
 13372              	.LBB275:
 760:Core/Src/main.c ****     if (File_Read(file, ch, sizeof(ch), &got) != 0 || got != sizeof(ch)) return -3;
 13373              		.loc 1 760 5 view .LVU4232
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13374              		.loc 1 761 5 view .LVU4233
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13375              		.loc 1 761 9 is_stmt 0 view .LVU4234
 13376 0098 0CAB     		add	r3, sp, #48
 13377 009a 0822     		movs	r2, #8
 13378 009c 6946     		mov	r1, sp
 13379 009e 2846     		mov	r0, r5
 13380 00a0 FFF7FEFF 		bl	File_Read
 13381              	.LVL1307:
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13382              		.loc 1 761 8 discriminator 1 view .LVU4235
 13383 00a4 0028     		cmp	r0, #0
 13384 00a6 3BD1     		bne	.L1132
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13385              		.loc 1 761 59 discriminator 2 view .LVU4236
 13386 00a8 0C9B     		ldr	r3, [sp, #48]
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13387              		.loc 1 761 52 discriminator 2 view .LVU4237
 13388 00aa 082B     		cmp	r3, #8
 13389 00ac 3DD1     		bne	.L1133
 762:Core/Src/main.c **** 
 13390              		.loc 1 762 5 is_stmt 1 view .LVU4238
 762:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 359


 13391              		.loc 1 762 27 is_stmt 0 view .LVU4239
 13392 00ae 01A8     		add	r0, sp, #4
 13393 00b0 FFF7FEFF 		bl	le32
 13394              	.LVL1308:
 13395 00b4 0446     		mov	r4, r0
 13396              	.LVL1309:
 764:Core/Src/main.c ****     {
 13397              		.loc 1 764 5 is_stmt 1 view .LVU4240
 764:Core/Src/main.c ****     {
 13398              		.loc 1 764 9 is_stmt 0 view .LVU4241
 13399 00b6 0422     		movs	r2, #4
 13400 00b8 2749     		ldr	r1, .L1148+8
 13401 00ba 6846     		mov	r0, sp
 13402              	.LVL1310:
 764:Core/Src/main.c ****     {
 13403              		.loc 1 764 9 view .LVU4242
 13404 00bc FFF7FEFF 		bl	memcmp
 13405              	.LVL1311:
 764:Core/Src/main.c ****     {
 13406              		.loc 1 764 8 discriminator 1 view .LVU4243
 13407 00c0 0028     		cmp	r0, #0
 13408 00c2 C4D0     		beq	.L1145
 777:Core/Src/main.c ****     {
 13409              		.loc 1 777 10 is_stmt 1 view .LVU4244
 777:Core/Src/main.c ****     {
 13410              		.loc 1 777 14 is_stmt 0 view .LVU4245
 13411 00c4 0422     		movs	r2, #4
 13412 00c6 2549     		ldr	r1, .L1148+12
 13413 00c8 6846     		mov	r0, sp
 13414 00ca FFF7FEFF 		bl	memcmp
 13415              	.LVL1312:
 777:Core/Src/main.c ****     {
 13416              		.loc 1 777 13 discriminator 1 view .LVU4246
 13417 00ce 0346     		mov	r3, r0
 13418 00d0 D0B1     		cbz	r0, .L1146
 784:Core/Src/main.c ****     }
 13419              		.loc 1 784 7 is_stmt 1 view .LVU4247
 784:Core/Src/main.c ****     }
 13420              		.loc 1 784 11 is_stmt 0 view .LVU4248
 13421 00d2 2146     		mov	r1, r4
 13422 00d4 2846     		mov	r0, r5
 13423 00d6 FFF7FEFF 		bl	File_Skip
 13424              	.LVL1313:
 784:Core/Src/main.c ****     }
 13425              		.loc 1 784 10 discriminator 1 view .LVU4249
 13426 00da 0028     		cmp	r0, #0
 13427 00dc DCD0     		beq	.L1127
 784:Core/Src/main.c ****     }
 13428              		.loc 1 784 52 discriminator 1 view .LVU4250
 13429 00de 6FF00603 		mvn	r3, #6
 13430 00e2 1FE0     		b	.L1118
 13431              	.LVL1314:
 13432              	.L1143:
 13433              	.LBB274:
 769:Core/Src/main.c **** 
 13434              		.loc 1 769 30 is_stmt 1 discriminator 1 view .LVU4251
 769:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 360


 13435              		.loc 1 769 34 is_stmt 0 discriminator 1 view .LVU4252
 13436 00e4 E11B     		subs	r1, r4, r7
 13437 00e6 2846     		mov	r0, r5
 13438 00e8 FFF7FEFF 		bl	File_Skip
 13439              	.LVL1315:
 769:Core/Src/main.c **** 
 13440              		.loc 1 769 33 discriminator 1 view .LVU4253
 13441 00ec 0028     		cmp	r0, #0
 13442 00ee BFD0     		beq	.L1123
 769:Core/Src/main.c **** 
 13443              		.loc 1 769 82 discriminator 2 view .LVU4254
 13444 00f0 6FF00403 		mvn	r3, #4
 13445 00f4 16E0     		b	.L1118
 13446              	.L1134:
 768:Core/Src/main.c ****       if (chunk_size > take) if (File_Skip(file, chunk_size - take) != 0) return -5;
 13447              		.loc 1 768 72 discriminator 3 view .LVU4255
 13448 00f6 6FF00303 		mvn	r3, #3
 13449 00fa 13E0     		b	.L1118
 13450              	.L1135:
 13451 00fc 6FF00303 		mvn	r3, #3
 13452 0100 10E0     		b	.L1118
 13453              	.LVL1316:
 13454              	.L1144:
 775:Core/Src/main.c ****     }
 13455              		.loc 1 775 34 discriminator 1 view .LVU4256
 13456 0102 6FF00503 		mvn	r3, #5
 13457 0106 0DE0     		b	.L1118
 13458              	.LVL1317:
 13459              	.L1146:
 775:Core/Src/main.c ****     }
 13460              		.loc 1 775 34 discriminator 1 view .LVU4257
 13461              	.LBE274:
 779:Core/Src/main.c ****       break;
 13462              		.loc 1 779 7 is_stmt 1 view .LVU4258
 779:Core/Src/main.c ****       break;
 13463              		.loc 1 779 22 is_stmt 0 view .LVU4259
 13464 0108 F460     		str	r4, [r6, #12]
 780:Core/Src/main.c ****     }
 13465              		.loc 1 780 7 is_stmt 1 view .LVU4260
 13466              	.LBE275:
 788:Core/Src/main.c ****   if (!(wav->channels == 1 || wav->channels == 2)) return -9;
 13467              		.loc 1 788 3 view .LVU4261
 788:Core/Src/main.c ****   if (!(wav->channels == 1 || wav->channels == 2)) return -9;
 13468              		.loc 1 788 10 is_stmt 0 view .LVU4262
 13469 010a 3289     		ldrh	r2, [r6, #8]
 788:Core/Src/main.c ****   if (!(wav->channels == 1 || wav->channels == 2)) return -9;
 13470              		.loc 1 788 6 view .LVU4263
 13471 010c 102A     		cmp	r2, #16
 13472 010e 1BD1     		bne	.L1147
 789:Core/Src/main.c ****   return 0;
 13473              		.loc 1 789 3 is_stmt 1 view .LVU4264
 789:Core/Src/main.c ****   return 0;
 13474              		.loc 1 789 12 is_stmt 0 view .LVU4265
 13475 0110 3288     		ldrh	r2, [r6]
 789:Core/Src/main.c ****   return 0;
 13476              		.loc 1 789 7 view .LVU4266
 13477 0112 013A     		subs	r2, r2, #1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 361


 13478 0114 92B2     		uxth	r2, r2
 789:Core/Src/main.c ****   return 0;
 13479              		.loc 1 789 6 view .LVU4267
 13480 0116 012A     		cmp	r2, #1
 13481 0118 04D9     		bls	.L1118
 789:Core/Src/main.c ****   return 0;
 13482              		.loc 1 789 59 discriminator 1 view .LVU4268
 13483 011a 6FF00803 		mvn	r3, #8
 13484 011e 01E0     		b	.L1118
 13485              	.LVL1318:
 13486              	.L1132:
 13487              	.LBB276:
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13488              		.loc 1 761 81 discriminator 3 view .LVU4269
 13489 0120 6FF00203 		mvn	r3, #2
 13490              	.L1118:
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13491              		.loc 1 761 81 discriminator 3 view .LVU4270
 13492              	.LBE276:
 791:Core/Src/main.c **** 
 13493              		.loc 1 791 1 view .LVU4271
 13494 0124 1846     		mov	r0, r3
 13495 0126 11B0     		add	sp, sp, #68
 13496              	.LCFI72:
 13497              		.cfi_remember_state
 13498              		.cfi_def_cfa_offset 20
 13499              		@ sp needed
 13500 0128 F0BD     		pop	{r4, r5, r6, r7, pc}
 13501              	.LVL1319:
 13502              	.L1133:
 13503              	.LCFI73:
 13504              		.cfi_restore_state
 13505              	.LBB277:
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13506              		.loc 1 761 81 discriminator 3 view .LVU4272
 13507 012a 6FF00203 		mvn	r3, #2
 13508 012e F9E7     		b	.L1118
 13509              	.L1128:
 761:Core/Src/main.c ****     uint32_t chunk_size = le32(&ch[4]);
 13510              		.loc 1 761 81 discriminator 3 view .LVU4273
 13511              	.LBE277:
 754:Core/Src/main.c ****   if (memcmp(&hdr[0], "RIFF", 4) != 0 || memcmp(&hdr[8], "WAVE", 4) != 0) return -2;
 13512              		.loc 1 754 82 discriminator 3 view .LVU4274
 13513 0130 4FF0FF33 		mov	r3, #-1
 13514 0134 F6E7     		b	.L1118
 13515              	.L1129:
 13516 0136 4FF0FF33 		mov	r3, #-1
 13517 013a F3E7     		b	.L1118
 13518              	.L1130:
 755:Core/Src/main.c **** 
 13519              		.loc 1 755 82 discriminator 3 view .LVU4275
 13520 013c 6FF00103 		mvn	r3, #1
 13521 0140 F0E7     		b	.L1118
 13522              	.L1131:
 13523 0142 6FF00103 		mvn	r3, #1
 13524 0146 EDE7     		b	.L1118
 13525              	.LVL1320:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 362


 13526              	.L1147:
 788:Core/Src/main.c ****   if (!(wav->channels == 1 || wav->channels == 2)) return -9;
 13527              		.loc 1 788 42 discriminator 1 view .LVU4276
 13528 0148 6FF00703 		mvn	r3, #7
 13529 014c EAE7     		b	.L1118
 13530              	.L1149:
 13531 014e 00BF     		.align	2
 13532              	.L1148:
 13533 0150 00000000 		.word	.LC1
 13534 0154 08000000 		.word	.LC2
 13535 0158 10000000 		.word	.LC3
 13536 015c 18000000 		.word	.LC4
 13537              		.cfi_endproc
 13538              	.LFE156:
 13540              		.section	.text.LoadInstrumentFromFile,"ax",%progbits
 13541              		.align	1
 13542              		.syntax unified
 13543              		.thumb
 13544              		.thumb_func
 13546              	LoadInstrumentFromFile:
 13547              	.LVL1321:
 13548              	.LFB160:
 898:Core/Src/main.c ****   Fat32Info fs;
 13549              		.loc 1 898 1 is_stmt 1 view -0
 13550              		.cfi_startproc
 13551              		@ args = 0, pretend = 0, frame = 608
 13552              		@ frame_needed = 0, uses_anonymous_args = 0
 898:Core/Src/main.c ****   Fat32Info fs;
 13553              		.loc 1 898 1 is_stmt 0 view .LVU4278
 13554 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 13555              	.LCFI74:
 13556              		.cfi_def_cfa_offset 28
 13557              		.cfi_offset 4, -28
 13558              		.cfi_offset 5, -24
 13559              		.cfi_offset 6, -20
 13560              		.cfi_offset 7, -16
 13561              		.cfi_offset 8, -12
 13562              		.cfi_offset 9, -8
 13563              		.cfi_offset 14, -4
 13564 0004 ADF5197D 		sub	sp, sp, #612
 13565              	.LCFI75:
 13566              		.cfi_def_cfa_offset 640
 13567 0008 0446     		mov	r4, r0
 13568 000a 0D46     		mov	r5, r1
 13569 000c 1646     		mov	r6, r2
 899:Core/Src/main.c ****   if (FAT32_Init(&fs) != 0) return -1;
 13570              		.loc 1 899 3 is_stmt 1 view .LVU4279
 900:Core/Src/main.c **** 
 13571              		.loc 1 900 3 view .LVU4280
 900:Core/Src/main.c **** 
 13572              		.loc 1 900 7 is_stmt 0 view .LVU4281
 13573 000e 92A8     		add	r0, sp, #584
 13574              	.LVL1322:
 900:Core/Src/main.c **** 
 13575              		.loc 1 900 7 view .LVU4282
 13576 0010 FFF7FEFF 		bl	FAT32_Init
 13577              	.LVL1323:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 363


 900:Core/Src/main.c **** 
 13578              		.loc 1 900 6 discriminator 1 view .LVU4283
 13579 0014 0028     		cmp	r0, #0
 13580 0016 40F09180 		bne	.L1170
 902:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, dirName, &dir_cluster) != 0) return -2;
 13581              		.loc 1 902 3 is_stmt 1 view .LVU4284
 902:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, dirName, &dir_cluster) != 0) return -2;
 13582              		.loc 1 902 12 is_stmt 0 view .LVU4285
 13583 001a 0023     		movs	r3, #0
 13584 001c 9193     		str	r3, [sp, #580]
 903:Core/Src/main.c **** 
 13585              		.loc 1 903 3 is_stmt 1 view .LVU4286
 903:Core/Src/main.c **** 
 13586              		.loc 1 903 7 is_stmt 0 view .LVU4287
 13587 001e 91AA     		add	r2, sp, #580
 13588 0020 2146     		mov	r1, r4
 13589 0022 92A8     		add	r0, sp, #584
 13590 0024 FFF7FEFF 		bl	FAT32_FindRootDirCluster
 13591              	.LVL1324:
 903:Core/Src/main.c **** 
 13592              		.loc 1 903 6 discriminator 1 view .LVU4288
 13593 0028 0028     		cmp	r0, #0
 13594 002a 40F08A80 		bne	.L1171
 905:Core/Src/main.c ****   if (FAT32_OpenWavByName(&fs, dir_cluster, fileName, &file) != 0) return -3;
 13595              		.loc 1 905 3 is_stmt 1 view .LVU4289
 906:Core/Src/main.c **** 
 13596              		.loc 1 906 3 view .LVU4290
 906:Core/Src/main.c **** 
 13597              		.loc 1 906 7 is_stmt 0 view .LVU4291
 13598 002e 05AB     		add	r3, sp, #20
 13599 0030 2A46     		mov	r2, r5
 13600 0032 9199     		ldr	r1, [sp, #580]
 13601 0034 92A8     		add	r0, sp, #584
 13602 0036 FFF7FEFF 		bl	FAT32_OpenWavByName
 13603              	.LVL1325:
 906:Core/Src/main.c **** 
 13604              		.loc 1 906 6 discriminator 1 view .LVU4292
 13605 003a 0028     		cmp	r0, #0
 13606 003c 40F08480 		bne	.L1172
 908:Core/Src/main.c ****   if (WAV_ReadHeader(&file, &wav) != 0) return -4;
 13607              		.loc 1 908 3 is_stmt 1 view .LVU4293
 909:Core/Src/main.c **** 
 13608              		.loc 1 909 3 view .LVU4294
 909:Core/Src/main.c **** 
 13609              		.loc 1 909 7 is_stmt 0 view .LVU4295
 13610 0040 01A9     		add	r1, sp, #4
 13611 0042 05A8     		add	r0, sp, #20
 13612 0044 FFF7FEFF 		bl	WAV_ReadHeader
 13613              	.LVL1326:
 909:Core/Src/main.c **** 
 13614              		.loc 1 909 6 discriminator 1 view .LVU4296
 13615 0048 0746     		mov	r7, r0
 13616 004a 0028     		cmp	r0, #0
 13617 004c 7FD1     		bne	.L1173
 911:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 13618              		.loc 1 911 12 view .LVU4297
 13619 004e 0024     		movs	r4, #0
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 364


 13620              	.LVL1327:
 911:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 13621              		.loc 1 911 12 view .LVU4298
 13622 0050 1DE0     		b	.L1152
 13623              	.LVL1328:
 13624              	.L1179:
 13625              	.LBB278:
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13626              		.loc 1 915 58 discriminator 1 view .LVU4299
 13627 0052 9200     		lsls	r2, r2, #2
 13628              	.LVL1329:
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13629              		.loc 1 915 58 discriminator 1 view .LVU4300
 13630 0054 27E0     		b	.L1154
 13631              	.LVL1330:
 13632              	.L1180:
 13633              	.LBB279:
 921:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13634              		.loc 1 921 7 is_stmt 1 view .LVU4301
 921:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13635              		.loc 1 921 16 is_stmt 0 view .LVU4302
 13636 0056 4FEA9308 		lsr	r8, r3, #2
 13637              	.LVL1331:
 922:Core/Src/main.c ****       for (uint32_t i = 0; i < sframes && frames < MAX_SAMPLE_FRAMES; i++)
 13638              		.loc 1 922 7 is_stmt 1 view .LVU4303
 923:Core/Src/main.c ****       {
 13639              		.loc 1 923 7 view .LVU4304
 13640              	.LBB280:
 923:Core/Src/main.c ****       {
 13641              		.loc 1 923 12 view .LVU4305
 923:Core/Src/main.c ****       {
 13642              		.loc 1 923 21 is_stmt 0 view .LVU4306
 13643 005a 0025     		movs	r5, #0
 923:Core/Src/main.c ****       {
 13644              		.loc 1 923 7 view .LVU4307
 13645 005c 11E0     		b	.L1158
 13646              	.LVL1332:
 13647              	.L1160:
 13648              	.LBB281:
 925:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 13649              		.loc 1 925 9 is_stmt 1 view .LVU4308
 925:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 13650              		.loc 1 925 34 is_stmt 0 view .LVU4309
 13651 005e 3F4B     		ldr	r3, .L1183
 13652 0060 33F92500 		ldrsh	r0, [r3, r5, lsl #2]
 925:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 13653              		.loc 1 925 54 view .LVU4310
 13654 0064 0233     		adds	r3, r3, #2
 13655 0066 33F92530 		ldrsh	r3, [r3, r5, lsl #2]
 925:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 13656              		.loc 1 925 40 view .LVU4311
 13657 006a 1844     		add	r0, r0, r3
 925:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 13658              		.loc 1 925 17 view .LVU4312
 13659 006c 00EBD070 		add	r0, r0, r0, lsr #31
 13660              	.LVL1333:
 926:Core/Src/main.c ****       }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 365


 13661              		.loc 1 926 9 is_stmt 1 view .LVU4313
 926:Core/Src/main.c ****       }
 13662              		.loc 1 926 25 is_stmt 0 view .LVU4314
 13663 0070 04F10109 		add	r9, r4, #1
 13664              	.LVL1334:
 926:Core/Src/main.c ****       }
 13665              		.loc 1 926 31 view .LVU4315
 13666 0074 4010     		asrs	r0, r0, #1
 13667              	.LVL1335:
 926:Core/Src/main.c ****       }
 13668              		.loc 1 926 31 view .LVU4316
 13669 0076 FFF7FEFF 		bl	ClipS16
 13670              	.LVL1336:
 926:Core/Src/main.c ****       }
 13671              		.loc 1 926 29 discriminator 1 view .LVU4317
 13672 007a 26F81400 		strh	r0, [r6, r4, lsl #1]	@ movhi
 13673              	.LBE281:
 923:Core/Src/main.c ****       {
 13674              		.loc 1 923 72 is_stmt 1 discriminator 4 view .LVU4318
 13675 007e 0135     		adds	r5, r5, #1
 13676              	.LVL1337:
 13677              	.LBB282:
 926:Core/Src/main.c ****       }
 13678              		.loc 1 926 25 is_stmt 0 view .LVU4319
 13679 0080 4C46     		mov	r4, r9
 13680              	.LVL1338:
 13681              	.L1158:
 926:Core/Src/main.c ****       }
 13682              		.loc 1 926 25 view .LVU4320
 13683              	.LBE282:
 923:Core/Src/main.c ****       {
 13684              		.loc 1 923 40 is_stmt 1 discriminator 1 view .LVU4321
 13685 0082 4545     		cmp	r5, r8
 13686 0084 03D2     		bcs	.L1152
 923:Core/Src/main.c ****       {
 13687              		.loc 1 923 40 is_stmt 0 discriminator 3 view .LVU4322
 13688 0086 40F6B733 		movw	r3, #2999
 13689 008a 9C42     		cmp	r4, r3
 13690 008c E7D9     		bls	.L1160
 13691              	.LVL1339:
 13692              	.L1152:
 923:Core/Src/main.c ****       {
 13693              		.loc 1 923 40 discriminator 3 view .LVU4323
 13694              	.LBE280:
 13695              	.LBE279:
 13696              	.LBE278:
 912:Core/Src/main.c ****   {
 13697              		.loc 1 912 17 is_stmt 1 view .LVU4324
 13698 008e 40F6B733 		movw	r3, #2999
 13699 0092 9C42     		cmp	r4, r3
 13700 0094 2BD8     		bhi	.L1163
 13701              	.LBB285:
 914:Core/Src/main.c ****     uint32_t want = (wav.channels == 2U) ? (remain * 4U) : (remain * 2U);
 13702              		.loc 1 914 5 view .LVU4325
 914:Core/Src/main.c ****     uint32_t want = (wav.channels == 2U) ? (remain * 4U) : (remain * 2U);
 13703              		.loc 1 914 14 is_stmt 0 view .LVU4326
 13704 0096 C4F53B62 		rsb	r2, r4, #2992
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 366


 13705 009a 0832     		adds	r2, r2, #8
 13706              	.LVL1340:
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13707              		.loc 1 915 5 is_stmt 1 view .LVU4327
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13708              		.loc 1 915 25 is_stmt 0 view .LVU4328
 13709 009c BDF80430 		ldrh	r3, [sp, #4]
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13710              		.loc 1 915 58 view .LVU4329
 13711 00a0 022B     		cmp	r3, #2
 13712 00a2 D6D0     		beq	.L1179
 915:Core/Src/main.c ****     if (want > SD_READ_BYTES) want = SD_READ_BYTES;
 13713              		.loc 1 915 58 discriminator 2 view .LVU4330
 13714 00a4 5200     		lsls	r2, r2, #1
 13715              	.LVL1341:
 13716              	.L1154:
 916:Core/Src/main.c ****     uint32_t got = 0;
 13717              		.loc 1 916 5 is_stmt 1 view .LVU4331
 916:Core/Src/main.c ****     uint32_t got = 0;
 13718              		.loc 1 916 8 is_stmt 0 view .LVU4332
 13719 00a6 B2F5805F 		cmp	r2, #4096
 13720 00aa 01D9     		bls	.L1155
 916:Core/Src/main.c ****     uint32_t got = 0;
 13721              		.loc 1 916 36 discriminator 1 view .LVU4333
 13722 00ac 4FF48052 		mov	r2, #4096
 13723              	.LVL1342:
 13724              	.L1155:
 917:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want, &got) != 0 || got == 0) break;
 13725              		.loc 1 917 5 is_stmt 1 view .LVU4334
 917:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want, &got) != 0 || got == 0) break;
 13726              		.loc 1 917 14 is_stmt 0 view .LVU4335
 13727 00b0 6B46     		mov	r3, sp
 13728 00b2 0021     		movs	r1, #0
 13729 00b4 0091     		str	r1, [sp]
 918:Core/Src/main.c ****     if (wav.channels == 2U)
 13730              		.loc 1 918 5 is_stmt 1 view .LVU4336
 918:Core/Src/main.c ****     if (wav.channels == 2U)
 13731              		.loc 1 918 9 is_stmt 0 view .LVU4337
 13732 00b6 2949     		ldr	r1, .L1183
 13733 00b8 05A8     		add	r0, sp, #20
 13734 00ba FFF7FEFF 		bl	File_Read
 13735              	.LVL1343:
 918:Core/Src/main.c ****     if (wav.channels == 2U)
 13736              		.loc 1 918 8 discriminator 1 view .LVU4338
 13737 00be B0B9     		cbnz	r0, .L1163
 918:Core/Src/main.c ****     if (wav.channels == 2U)
 13738              		.loc 1 918 61 discriminator 1 view .LVU4339
 13739 00c0 009B     		ldr	r3, [sp]
 918:Core/Src/main.c ****     if (wav.channels == 2U)
 13740              		.loc 1 918 54 discriminator 1 view .LVU4340
 13741 00c2 A3B1     		cbz	r3, .L1163
 919:Core/Src/main.c ****     {
 13742              		.loc 1 919 5 is_stmt 1 view .LVU4341
 919:Core/Src/main.c ****     {
 13743              		.loc 1 919 12 is_stmt 0 view .LVU4342
 13744 00c4 BDF80420 		ldrh	r2, [sp, #4]
 919:Core/Src/main.c ****     {
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 367


 13745              		.loc 1 919 8 view .LVU4343
 13746 00c8 022A     		cmp	r2, #2
 13747 00ca C4D0     		beq	.L1180
 13748              	.LBB283:
 931:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13749              		.loc 1 931 7 is_stmt 1 view .LVU4344
 931:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13750              		.loc 1 931 16 is_stmt 0 view .LVU4345
 13751 00cc 4FEA5308 		lsr	r8, r3, #1
 13752              	.LVL1344:
 932:Core/Src/main.c ****       for (uint32_t i = 0; i < mframes && frames < MAX_SAMPLE_FRAMES; i++)
 13753              		.loc 1 932 7 is_stmt 1 view .LVU4346
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13754              		.loc 1 933 7 view .LVU4347
 13755              	.LBB284:
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13756              		.loc 1 933 12 view .LVU4348
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13757              		.loc 1 933 21 is_stmt 0 view .LVU4349
 13758 00d0 0023     		movs	r3, #0
 13759              	.LVL1345:
 13760              	.L1161:
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13761              		.loc 1 933 40 is_stmt 1 discriminator 1 view .LVU4350
 13762 00d2 4345     		cmp	r3, r8
 13763 00d4 DBD2     		bcs	.L1152
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13764              		.loc 1 933 40 is_stmt 0 discriminator 3 view .LVU4351
 13765 00d6 40F6B732 		movw	r2, #2999
 13766 00da 9442     		cmp	r4, r2
 13767 00dc D7D8     		bhi	.L1152
 934:Core/Src/main.c ****     }
 13768              		.loc 1 934 9 is_stmt 1 view .LVU4352
 13769              	.LVL1346:
 934:Core/Src/main.c ****     }
 13770              		.loc 1 934 34 is_stmt 0 view .LVU4353
 13771 00de 1F4A     		ldr	r2, .L1183
 13772 00e0 32F91320 		ldrsh	r2, [r2, r3, lsl #1]
 934:Core/Src/main.c ****     }
 13773              		.loc 1 934 29 view .LVU4354
 13774 00e4 26F81420 		strh	r2, [r6, r4, lsl #1]	@ movhi
 933:Core/Src/main.c ****         out->data[frames++] = src[i];
 13775              		.loc 1 933 72 is_stmt 1 discriminator 4 view .LVU4355
 13776 00e8 0133     		adds	r3, r3, #1
 13777              	.LVL1347:
 934:Core/Src/main.c ****     }
 13778              		.loc 1 934 25 is_stmt 0 view .LVU4356
 13779 00ea 0134     		adds	r4, r4, #1
 13780              	.LVL1348:
 934:Core/Src/main.c ****     }
 13781              		.loc 1 934 25 view .LVU4357
 13782 00ec F1E7     		b	.L1161
 13783              	.LVL1349:
 13784              	.L1163:
 934:Core/Src/main.c ****     }
 13785              		.loc 1 934 25 view .LVU4358
 13786              	.LBE284:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 368


 13787              	.LBE283:
 13788              	.LBE285:
 937:Core/Src/main.c ****   out->loaded = (frames > 0U) ? 1U : 0U;
 13789              		.loc 1 937 3 is_stmt 1 view .LVU4359
 937:Core/Src/main.c ****   out->loaded = (frames > 0U) ? 1U : 0U;
 13790              		.loc 1 937 15 is_stmt 0 view .LVU4360
 13791 00ee 06F58053 		add	r3, r6, #4096
 13792 00f2 C3F87047 		str	r4, [r3, #1904]
 938:Core/Src/main.c ****   if (out->loaded)
 13793              		.loc 1 938 3 is_stmt 1 view .LVU4361
 938:Core/Src/main.c ****   if (out->loaded)
 13794              		.loc 1 938 15 is_stmt 0 view .LVU4362
 13795 00f6 5CB1     		cbz	r4, .L1175
 938:Core/Src/main.c ****   if (out->loaded)
 13796              		.loc 1 938 15 discriminator 1 view .LVU4363
 13797 00f8 0120     		movs	r0, #1
 13798              	.L1165:
 938:Core/Src/main.c ****   if (out->loaded)
 13799              		.loc 1 938 15 discriminator 4 view .LVU4364
 13800 00fa 06F58053 		add	r3, r6, #4096
 13801 00fe 83F87407 		strb	r0, [r3, #1908]
 939:Core/Src/main.c ****   {
 13802              		.loc 1 939 3 is_stmt 1 view .LVU4365
 939:Core/Src/main.c ****   {
 13803              		.loc 1 939 6 is_stmt 0 view .LVU4366
 13804 0102 78B9     		cbnz	r0, .L1176
 13805              	.L1167:
 946:Core/Src/main.c **** }
 13806              		.loc 1 946 3 is_stmt 1 view .LVU4367
 946:Core/Src/main.c **** }
 13807              		.loc 1 946 26 is_stmt 0 view .LVU4368
 13808 0104 30B3     		cbz	r0, .L1181
 13809              	.LVL1350:
 13810              	.L1150:
 947:Core/Src/main.c **** 
 13811              		.loc 1 947 1 view .LVU4369
 13812 0106 3846     		mov	r0, r7
 13813 0108 0DF5197D 		add	sp, sp, #612
 13814              	.LCFI76:
 13815              		.cfi_remember_state
 13816              		.cfi_def_cfa_offset 28
 13817              		@ sp needed
 13818 010c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 13819              	.LVL1351:
 13820              	.L1175:
 13821              	.LCFI77:
 13822              		.cfi_restore_state
 938:Core/Src/main.c ****   if (out->loaded)
 13823              		.loc 1 938 15 discriminator 2 view .LVU4370
 13824 0110 0020     		movs	r0, #0
 13825 0112 F2E7     		b	.L1165
 13826              	.LVL1352:
 13827              	.L1182:
 13828              	.LBB286:
 943:Core/Src/main.c ****     }
 13829              		.loc 1 943 35 is_stmt 1 discriminator 1 view .LVU4371
 943:Core/Src/main.c ****     }
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 369


 13830              		.loc 1 943 62 is_stmt 0 discriminator 1 view .LVU4372
 13831 0114 0122     		movs	r2, #1
 13832 0116 02FA03F3 		lsl	r3, r2, r3
 13833              	.LVL1353:
 943:Core/Src/main.c ****     }
 13834              		.loc 1 943 55 discriminator 1 view .LVU4373
 13835 011a 114A     		ldr	r2, .L1183+4
 13836 011c 1168     		ldr	r1, [r2]
 13837 011e 0B43     		orrs	r3, r3, r1
 13838 0120 1360     		str	r3, [r2]
 943:Core/Src/main.c ****     }
 13839              		.loc 1 943 69 is_stmt 1 view .LVU4374
 13840 0122 EFE7     		b	.L1167
 13841              	.LVL1354:
 13842              	.L1176:
 941:Core/Src/main.c ****     {
 13843              		.loc 1 941 19 is_stmt 0 view .LVU4375
 13844 0124 0023     		movs	r3, #0
 13845              	.L1166:
 13846              	.LVL1355:
 941:Core/Src/main.c ****     {
 13847              		.loc 1 941 28 is_stmt 1 discriminator 1 view .LVU4376
 13848 0126 0F2B     		cmp	r3, #15
 13849 0128 ECD8     		bhi	.L1167
 943:Core/Src/main.c ****     }
 13850              		.loc 1 943 7 view .LVU4377
 943:Core/Src/main.c ****     }
 13851              		.loc 1 943 18 is_stmt 0 view .LVU4378
 13852 012a 41F27871 		movw	r1, #6008
 13853 012e 0D4A     		ldr	r2, .L1183+8
 13854 0130 01FB0322 		mla	r2, r1, r3, r2
 943:Core/Src/main.c ****     }
 13855              		.loc 1 943 10 view .LVU4379
 13856 0134 B242     		cmp	r2, r6
 13857 0136 EDD0     		beq	.L1182
 941:Core/Src/main.c ****     {
 13858              		.loc 1 941 48 is_stmt 1 discriminator 2 view .LVU4380
 13859 0138 0133     		adds	r3, r3, #1
 13860              	.LVL1356:
 941:Core/Src/main.c ****     {
 13861              		.loc 1 941 48 is_stmt 0 discriminator 2 view .LVU4381
 13862 013a F4E7     		b	.L1166
 13863              	.LVL1357:
 13864              	.L1170:
 941:Core/Src/main.c ****     {
 13865              		.loc 1 941 48 discriminator 2 view .LVU4382
 13866              	.LBE286:
 900:Core/Src/main.c **** 
 13867              		.loc 1 900 36 discriminator 1 view .LVU4383
 13868 013c 4FF0FF37 		mov	r7, #-1
 13869 0140 E1E7     		b	.L1150
 13870              	.L1171:
 903:Core/Src/main.c **** 
 13871              		.loc 1 903 73 discriminator 1 view .LVU4384
 13872 0142 6FF00107 		mvn	r7, #1
 13873 0146 DEE7     		b	.L1150
 13874              	.L1172:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 370


 906:Core/Src/main.c **** 
 13875              		.loc 1 906 75 discriminator 1 view .LVU4385
 13876 0148 6FF00207 		mvn	r7, #2
 13877 014c DBE7     		b	.L1150
 13878              	.L1173:
 909:Core/Src/main.c **** 
 13879              		.loc 1 909 48 discriminator 1 view .LVU4386
 13880 014e 6FF00307 		mvn	r7, #3
 13881 0152 D8E7     		b	.L1150
 13882              	.LVL1358:
 13883              	.L1181:
 946:Core/Src/main.c **** }
 13884              		.loc 1 946 26 discriminator 2 view .LVU4387
 13885 0154 6FF00407 		mvn	r7, #4
 13886 0158 D5E7     		b	.L1150
 13887              	.L1184:
 13888 015a 00BF     		.align	2
 13889              	.L1183:
 13890 015c 00000000 		.word	sdReadBuf
 13891 0160 00000000 		.word	g_samplesLoadedMask
 13892 0164 00000000 		.word	g_samples
 13893              		.cfi_endproc
 13894              	.LFE160:
 13896              		.section	.text.LoadInstrumentFromFolder,"ax",%progbits
 13897              		.align	1
 13898              		.syntax unified
 13899              		.thumb
 13900              		.thumb_func
 13902              	LoadInstrumentFromFolder:
 13903              	.LVL1359:
 13904              	.LFB161:
 950:Core/Src/main.c ****   Fat32Info fs;
 13905              		.loc 1 950 1 is_stmt 1 view -0
 13906              		.cfi_startproc
 13907              		@ args = 0, pretend = 0, frame = 608
 13908              		@ frame_needed = 0, uses_anonymous_args = 0
 950:Core/Src/main.c ****   Fat32Info fs;
 13909              		.loc 1 950 1 is_stmt 0 view .LVU4389
 13910 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 13911              	.LCFI78:
 13912              		.cfi_def_cfa_offset 28
 13913              		.cfi_offset 4, -28
 13914              		.cfi_offset 5, -24
 13915              		.cfi_offset 6, -20
 13916              		.cfi_offset 7, -16
 13917              		.cfi_offset 8, -12
 13918              		.cfi_offset 9, -8
 13919              		.cfi_offset 14, -4
 13920 0004 ADF5197D 		sub	sp, sp, #612
 13921              	.LCFI79:
 13922              		.cfi_def_cfa_offset 640
 13923 0008 0446     		mov	r4, r0
 13924 000a 0E46     		mov	r6, r1
 951:Core/Src/main.c ****   if (FAT32_Init(&fs) != 0) return -1;
 13925              		.loc 1 951 3 is_stmt 1 view .LVU4390
 952:Core/Src/main.c **** 
 13926              		.loc 1 952 3 view .LVU4391
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 371


 952:Core/Src/main.c **** 
 13927              		.loc 1 952 7 is_stmt 0 view .LVU4392
 13928 000c 92A8     		add	r0, sp, #584
 13929              	.LVL1360:
 952:Core/Src/main.c **** 
 13930              		.loc 1 952 7 view .LVU4393
 13931 000e FFF7FEFF 		bl	FAT32_Init
 13932              	.LVL1361:
 952:Core/Src/main.c **** 
 13933              		.loc 1 952 6 discriminator 1 view .LVU4394
 13934 0012 0028     		cmp	r0, #0
 13935 0014 40F09180 		bne	.L1205
 954:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, folderName, &dir_cluster) != 0) return -2;
 13936              		.loc 1 954 3 is_stmt 1 view .LVU4395
 954:Core/Src/main.c ****   if (FAT32_FindRootDirCluster(&fs, folderName, &dir_cluster) != 0) return -2;
 13937              		.loc 1 954 12 is_stmt 0 view .LVU4396
 13938 0018 0023     		movs	r3, #0
 13939 001a 9193     		str	r3, [sp, #580]
 955:Core/Src/main.c **** 
 13940              		.loc 1 955 3 is_stmt 1 view .LVU4397
 955:Core/Src/main.c **** 
 13941              		.loc 1 955 7 is_stmt 0 view .LVU4398
 13942 001c 91AA     		add	r2, sp, #580
 13943 001e 2146     		mov	r1, r4
 13944 0020 92A8     		add	r0, sp, #584
 13945 0022 FFF7FEFF 		bl	FAT32_FindRootDirCluster
 13946              	.LVL1362:
 955:Core/Src/main.c **** 
 13947              		.loc 1 955 6 discriminator 1 view .LVU4399
 13948 0026 0028     		cmp	r0, #0
 13949 0028 40F08A80 		bne	.L1206
 957:Core/Src/main.c ****   if (FAT32_OpenWavInDirByIndex(&fs, dir_cluster, 0, &file) != 0) return -3;
 13950              		.loc 1 957 3 is_stmt 1 view .LVU4400
 958:Core/Src/main.c **** 
 13951              		.loc 1 958 3 view .LVU4401
 958:Core/Src/main.c **** 
 13952              		.loc 1 958 7 is_stmt 0 view .LVU4402
 13953 002c 05AB     		add	r3, sp, #20
 13954 002e 0022     		movs	r2, #0
 13955 0030 9199     		ldr	r1, [sp, #580]
 13956 0032 92A8     		add	r0, sp, #584
 13957 0034 FFF7FEFF 		bl	FAT32_OpenWavInDirByIndex
 13958              	.LVL1363:
 958:Core/Src/main.c **** 
 13959              		.loc 1 958 6 discriminator 1 view .LVU4403
 13960 0038 0028     		cmp	r0, #0
 13961 003a 40F08480 		bne	.L1207
 960:Core/Src/main.c ****   if (WAV_ReadHeader(&file, &wav) != 0) return -4;
 13962              		.loc 1 960 3 is_stmt 1 view .LVU4404
 961:Core/Src/main.c **** 
 13963              		.loc 1 961 3 view .LVU4405
 961:Core/Src/main.c **** 
 13964              		.loc 1 961 7 is_stmt 0 view .LVU4406
 13965 003e 01A9     		add	r1, sp, #4
 13966 0040 05A8     		add	r0, sp, #20
 13967 0042 FFF7FEFF 		bl	WAV_ReadHeader
 13968              	.LVL1364:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 372


 961:Core/Src/main.c **** 
 13969              		.loc 1 961 6 discriminator 1 view .LVU4407
 13970 0046 0746     		mov	r7, r0
 13971 0048 0028     		cmp	r0, #0
 13972 004a 7FD1     		bne	.L1208
 963:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 13973              		.loc 1 963 12 view .LVU4408
 13974 004c 0024     		movs	r4, #0
 13975              	.LVL1365:
 963:Core/Src/main.c ****   while (frames < MAX_SAMPLE_FRAMES)
 13976              		.loc 1 963 12 view .LVU4409
 13977 004e 1DE0     		b	.L1187
 13978              	.LVL1366:
 13979              	.L1214:
 13980              	.LBB287:
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 13981              		.loc 1 967 70 discriminator 1 view .LVU4410
 13982 0050 9200     		lsls	r2, r2, #2
 13983              	.LVL1367:
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 13984              		.loc 1 967 70 discriminator 1 view .LVU4411
 13985 0052 27E0     		b	.L1189
 13986              	.LVL1368:
 13987              	.L1215:
 13988              	.LBB288:
 975:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13989              		.loc 1 975 7 is_stmt 1 view .LVU4412
 975:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 13990              		.loc 1 975 16 is_stmt 0 view .LVU4413
 13991 0054 4FEA9308 		lsr	r8, r3, #2
 13992              	.LVL1369:
 976:Core/Src/main.c ****       for (uint32_t i = 0; i < stereo_frames && frames < MAX_SAMPLE_FRAMES; i++)
 13993              		.loc 1 976 7 is_stmt 1 view .LVU4414
 977:Core/Src/main.c ****       {
 13994              		.loc 1 977 7 view .LVU4415
 13995              	.LBB289:
 977:Core/Src/main.c ****       {
 13996              		.loc 1 977 12 view .LVU4416
 977:Core/Src/main.c ****       {
 13997              		.loc 1 977 21 is_stmt 0 view .LVU4417
 13998 0058 0025     		movs	r5, #0
 977:Core/Src/main.c ****       {
 13999              		.loc 1 977 7 view .LVU4418
 14000 005a 11E0     		b	.L1193
 14001              	.LVL1370:
 14002              	.L1195:
 14003              	.LBB290:
 979:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 14004              		.loc 1 979 9 is_stmt 1 view .LVU4419
 979:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 14005              		.loc 1 979 34 is_stmt 0 view .LVU4420
 14006 005c 3E4B     		ldr	r3, .L1218
 14007 005e 33F92500 		ldrsh	r0, [r3, r5, lsl #2]
 979:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 14008              		.loc 1 979 56 view .LVU4421
 14009 0062 0233     		adds	r3, r3, #2
 14010 0064 33F92530 		ldrsh	r3, [r3, r5, lsl #2]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 373


 979:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 14011              		.loc 1 979 42 view .LVU4422
 14012 0068 1844     		add	r0, r0, r3
 979:Core/Src/main.c ****         out->data[frames++] = ClipS16(m);
 14013              		.loc 1 979 17 view .LVU4423
 14014 006a 00EBD070 		add	r0, r0, r0, lsr #31
 14015              	.LVL1371:
 980:Core/Src/main.c ****       }
 14016              		.loc 1 980 9 is_stmt 1 view .LVU4424
 980:Core/Src/main.c ****       }
 14017              		.loc 1 980 25 is_stmt 0 view .LVU4425
 14018 006e 04F10109 		add	r9, r4, #1
 14019              	.LVL1372:
 980:Core/Src/main.c ****       }
 14020              		.loc 1 980 31 view .LVU4426
 14021 0072 4010     		asrs	r0, r0, #1
 14022              	.LVL1373:
 980:Core/Src/main.c ****       }
 14023              		.loc 1 980 31 view .LVU4427
 14024 0074 FFF7FEFF 		bl	ClipS16
 14025              	.LVL1374:
 980:Core/Src/main.c ****       }
 14026              		.loc 1 980 29 discriminator 1 view .LVU4428
 14027 0078 26F81400 		strh	r0, [r6, r4, lsl #1]	@ movhi
 14028              	.LBE290:
 977:Core/Src/main.c ****       {
 14029              		.loc 1 977 78 is_stmt 1 discriminator 4 view .LVU4429
 14030 007c 0135     		adds	r5, r5, #1
 14031              	.LVL1375:
 14032              	.LBB291:
 980:Core/Src/main.c ****       }
 14033              		.loc 1 980 25 is_stmt 0 view .LVU4430
 14034 007e 4C46     		mov	r4, r9
 14035              	.LVL1376:
 14036              	.L1193:
 980:Core/Src/main.c ****       }
 14037              		.loc 1 980 25 view .LVU4431
 14038              	.LBE291:
 977:Core/Src/main.c ****       {
 14039              		.loc 1 977 46 is_stmt 1 discriminator 1 view .LVU4432
 14040 0080 4545     		cmp	r5, r8
 14041 0082 03D2     		bcs	.L1187
 977:Core/Src/main.c ****       {
 14042              		.loc 1 977 46 is_stmt 0 discriminator 3 view .LVU4433
 14043 0084 40F6B733 		movw	r3, #2999
 14044 0088 9C42     		cmp	r4, r3
 14045 008a E7D9     		bls	.L1195
 14046              	.LVL1377:
 14047              	.L1187:
 977:Core/Src/main.c ****       {
 14048              		.loc 1 977 46 discriminator 3 view .LVU4434
 14049              	.LBE289:
 14050              	.LBE288:
 14051              	.LBE287:
 964:Core/Src/main.c ****   {
 14052              		.loc 1 964 17 is_stmt 1 view .LVU4435
 14053 008c 40F6B733 		movw	r3, #2999
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 374


 14054 0090 9C42     		cmp	r4, r3
 14055 0092 2BD8     		bhi	.L1198
 14056              	.LBB294:
 966:Core/Src/main.c ****     uint32_t want_bytes = (wav.channels == 2) ? (remain_frames * 4U) : (remain_frames * 2U);
 14057              		.loc 1 966 5 view .LVU4436
 966:Core/Src/main.c ****     uint32_t want_bytes = (wav.channels == 2) ? (remain_frames * 4U) : (remain_frames * 2U);
 14058              		.loc 1 966 14 is_stmt 0 view .LVU4437
 14059 0094 C4F53B62 		rsb	r2, r4, #2992
 14060 0098 0832     		adds	r2, r2, #8
 14061              	.LVL1378:
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 14062              		.loc 1 967 5 is_stmt 1 view .LVU4438
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 14063              		.loc 1 967 31 is_stmt 0 view .LVU4439
 14064 009a BDF80430 		ldrh	r3, [sp, #4]
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 14065              		.loc 1 967 70 view .LVU4440
 14066 009e 022B     		cmp	r3, #2
 14067 00a0 D6D0     		beq	.L1214
 967:Core/Src/main.c ****     if (want_bytes > SD_READ_BYTES) want_bytes = SD_READ_BYTES;
 14068              		.loc 1 967 70 discriminator 2 view .LVU4441
 14069 00a2 5200     		lsls	r2, r2, #1
 14070              	.LVL1379:
 14071              	.L1189:
 968:Core/Src/main.c **** 
 14072              		.loc 1 968 5 is_stmt 1 view .LVU4442
 968:Core/Src/main.c **** 
 14073              		.loc 1 968 8 is_stmt 0 view .LVU4443
 14074 00a4 B2F5805F 		cmp	r2, #4096
 14075 00a8 01D9     		bls	.L1190
 968:Core/Src/main.c **** 
 14076              		.loc 1 968 48 discriminator 1 view .LVU4444
 14077 00aa 4FF48052 		mov	r2, #4096
 14078              	.LVL1380:
 14079              	.L1190:
 970:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want_bytes, &got) != 0 || got == 0) break;
 14080              		.loc 1 970 5 is_stmt 1 view .LVU4445
 970:Core/Src/main.c ****     if (File_Read(&file, sdReadBuf, want_bytes, &got) != 0 || got == 0) break;
 14081              		.loc 1 970 14 is_stmt 0 view .LVU4446
 14082 00ae 6B46     		mov	r3, sp
 14083 00b0 0021     		movs	r1, #0
 14084 00b2 0091     		str	r1, [sp]
 971:Core/Src/main.c **** 
 14085              		.loc 1 971 5 is_stmt 1 view .LVU4447
 971:Core/Src/main.c **** 
 14086              		.loc 1 971 9 is_stmt 0 view .LVU4448
 14087 00b4 2849     		ldr	r1, .L1218
 14088 00b6 05A8     		add	r0, sp, #20
 14089 00b8 FFF7FEFF 		bl	File_Read
 14090              	.LVL1381:
 971:Core/Src/main.c **** 
 14091              		.loc 1 971 8 discriminator 1 view .LVU4449
 14092 00bc B0B9     		cbnz	r0, .L1198
 971:Core/Src/main.c **** 
 14093              		.loc 1 971 67 discriminator 1 view .LVU4450
 14094 00be 009B     		ldr	r3, [sp]
 971:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 375


 14095              		.loc 1 971 60 discriminator 1 view .LVU4451
 14096 00c0 A3B1     		cbz	r3, .L1198
 973:Core/Src/main.c ****     {
 14097              		.loc 1 973 5 is_stmt 1 view .LVU4452
 973:Core/Src/main.c ****     {
 14098              		.loc 1 973 12 is_stmt 0 view .LVU4453
 14099 00c2 BDF80420 		ldrh	r2, [sp, #4]
 973:Core/Src/main.c ****     {
 14100              		.loc 1 973 8 view .LVU4454
 14101 00c6 022A     		cmp	r2, #2
 14102 00c8 C4D0     		beq	.L1215
 14103              	.LBB292:
 985:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 14104              		.loc 1 985 7 is_stmt 1 view .LVU4455
 985:Core/Src/main.c ****       int16_t *src = (int16_t*)sdReadBuf;
 14105              		.loc 1 985 16 is_stmt 0 view .LVU4456
 14106 00ca 4FEA5308 		lsr	r8, r3, #1
 14107              	.LVL1382:
 986:Core/Src/main.c ****       for (uint32_t i = 0; i < mono_frames && frames < MAX_SAMPLE_FRAMES; i++)
 14108              		.loc 1 986 7 is_stmt 1 view .LVU4457
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14109              		.loc 1 987 7 view .LVU4458
 14110              	.LBB293:
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14111              		.loc 1 987 12 view .LVU4459
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14112              		.loc 1 987 21 is_stmt 0 view .LVU4460
 14113 00ce 0023     		movs	r3, #0
 14114              	.LVL1383:
 14115              	.L1196:
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14116              		.loc 1 987 44 is_stmt 1 discriminator 1 view .LVU4461
 14117 00d0 4345     		cmp	r3, r8
 14118 00d2 DBD2     		bcs	.L1187
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14119              		.loc 1 987 44 is_stmt 0 discriminator 3 view .LVU4462
 14120 00d4 40F6B732 		movw	r2, #2999
 14121 00d8 9442     		cmp	r4, r2
 14122 00da D7D8     		bhi	.L1187
 988:Core/Src/main.c ****     }
 14123              		.loc 1 988 9 is_stmt 1 view .LVU4463
 14124              	.LVL1384:
 988:Core/Src/main.c ****     }
 14125              		.loc 1 988 34 is_stmt 0 view .LVU4464
 14126 00dc 1E4A     		ldr	r2, .L1218
 14127 00de 32F91320 		ldrsh	r2, [r2, r3, lsl #1]
 988:Core/Src/main.c ****     }
 14128              		.loc 1 988 29 view .LVU4465
 14129 00e2 26F81420 		strh	r2, [r6, r4, lsl #1]	@ movhi
 987:Core/Src/main.c ****         out->data[frames++] = src[i];
 14130              		.loc 1 987 76 is_stmt 1 discriminator 4 view .LVU4466
 14131 00e6 0133     		adds	r3, r3, #1
 14132              	.LVL1385:
 988:Core/Src/main.c ****     }
 14133              		.loc 1 988 25 is_stmt 0 view .LVU4467
 14134 00e8 0134     		adds	r4, r4, #1
 14135              	.LVL1386:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 376


 988:Core/Src/main.c ****     }
 14136              		.loc 1 988 25 view .LVU4468
 14137 00ea F1E7     		b	.L1196
 14138              	.LVL1387:
 14139              	.L1198:
 988:Core/Src/main.c ****     }
 14140              		.loc 1 988 25 view .LVU4469
 14141              	.LBE293:
 14142              	.LBE292:
 14143              	.LBE294:
 992:Core/Src/main.c ****   out->loaded = (frames > 0) ? 1U : 0U;
 14144              		.loc 1 992 3 is_stmt 1 view .LVU4470
 992:Core/Src/main.c ****   out->loaded = (frames > 0) ? 1U : 0U;
 14145              		.loc 1 992 15 is_stmt 0 view .LVU4471
 14146 00ec 06F58053 		add	r3, r6, #4096
 14147 00f0 C3F87047 		str	r4, [r3, #1904]
 993:Core/Src/main.c ****   if (out->loaded)
 14148              		.loc 1 993 3 is_stmt 1 view .LVU4472
 993:Core/Src/main.c ****   if (out->loaded)
 14149              		.loc 1 993 15 is_stmt 0 view .LVU4473
 14150 00f4 5CB1     		cbz	r4, .L1210
 993:Core/Src/main.c ****   if (out->loaded)
 14151              		.loc 1 993 15 discriminator 1 view .LVU4474
 14152 00f6 0120     		movs	r0, #1
 14153              	.L1200:
 993:Core/Src/main.c ****   if (out->loaded)
 14154              		.loc 1 993 15 discriminator 4 view .LVU4475
 14155 00f8 06F58053 		add	r3, r6, #4096
 14156 00fc 83F87407 		strb	r0, [r3, #1908]
 994:Core/Src/main.c ****   {
 14157              		.loc 1 994 3 is_stmt 1 view .LVU4476
 994:Core/Src/main.c ****   {
 14158              		.loc 1 994 6 is_stmt 0 view .LVU4477
 14159 0100 78B9     		cbnz	r0, .L1211
 14160              	.L1202:
1005:Core/Src/main.c **** }
 14161              		.loc 1 1005 3 is_stmt 1 view .LVU4478
1005:Core/Src/main.c **** }
 14162              		.loc 1 1005 26 is_stmt 0 view .LVU4479
 14163 0102 30B3     		cbz	r0, .L1216
 14164              	.LVL1388:
 14165              	.L1185:
1006:Core/Src/main.c **** 
 14166              		.loc 1 1006 1 view .LVU4480
 14167 0104 3846     		mov	r0, r7
 14168 0106 0DF5197D 		add	sp, sp, #612
 14169              	.LCFI80:
 14170              		.cfi_remember_state
 14171              		.cfi_def_cfa_offset 28
 14172              		@ sp needed
 14173 010a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 14174              	.LVL1389:
 14175              	.L1210:
 14176              	.LCFI81:
 14177              		.cfi_restore_state
 993:Core/Src/main.c ****   if (out->loaded)
 14178              		.loc 1 993 15 discriminator 2 view .LVU4481
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 377


 14179 010e 0020     		movs	r0, #0
 14180 0110 F2E7     		b	.L1200
 14181              	.LVL1390:
 14182              	.L1217:
 14183              	.LBB295:
1000:Core/Src/main.c ****         break;
 14184              		.loc 1 1000 9 is_stmt 1 view .LVU4482
1000:Core/Src/main.c ****         break;
 14185              		.loc 1 1000 36 is_stmt 0 view .LVU4483
 14186 0112 0122     		movs	r2, #1
 14187 0114 02FA03F3 		lsl	r3, r2, r3
 14188              	.LVL1391:
1000:Core/Src/main.c ****         break;
 14189              		.loc 1 1000 29 view .LVU4484
 14190 0118 104A     		ldr	r2, .L1218+4
 14191 011a 1168     		ldr	r1, [r2]
 14192 011c 0B43     		orrs	r3, r3, r1
 14193 011e 1360     		str	r3, [r2]
1001:Core/Src/main.c ****       }
 14194              		.loc 1 1001 9 is_stmt 1 view .LVU4485
 14195 0120 EFE7     		b	.L1202
 14196              	.LVL1392:
 14197              	.L1211:
 996:Core/Src/main.c ****     {
 14198              		.loc 1 996 19 is_stmt 0 view .LVU4486
 14199 0122 0023     		movs	r3, #0
 14200              	.L1201:
 14201              	.LVL1393:
 996:Core/Src/main.c ****     {
 14202              		.loc 1 996 28 is_stmt 1 discriminator 1 view .LVU4487
 14203 0124 0F2B     		cmp	r3, #15
 14204 0126 ECD8     		bhi	.L1202
 998:Core/Src/main.c ****       {
 14205              		.loc 1 998 7 view .LVU4488
 998:Core/Src/main.c ****       {
 14206              		.loc 1 998 18 is_stmt 0 view .LVU4489
 14207 0128 41F27871 		movw	r1, #6008
 14208 012c 0C4A     		ldr	r2, .L1218+8
 14209 012e 01FB0322 		mla	r2, r1, r3, r2
 998:Core/Src/main.c ****       {
 14210              		.loc 1 998 10 view .LVU4490
 14211 0132 B242     		cmp	r2, r6
 14212 0134 EDD0     		beq	.L1217
 996:Core/Src/main.c ****     {
 14213              		.loc 1 996 48 is_stmt 1 discriminator 2 view .LVU4491
 14214 0136 0133     		adds	r3, r3, #1
 14215              	.LVL1394:
 996:Core/Src/main.c ****     {
 14216              		.loc 1 996 48 is_stmt 0 discriminator 2 view .LVU4492
 14217 0138 F4E7     		b	.L1201
 14218              	.LVL1395:
 14219              	.L1205:
 996:Core/Src/main.c ****     {
 14220              		.loc 1 996 48 discriminator 2 view .LVU4493
 14221              	.LBE295:
 952:Core/Src/main.c **** 
 14222              		.loc 1 952 36 discriminator 1 view .LVU4494
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 378


 14223 013a 4FF0FF37 		mov	r7, #-1
 14224 013e E1E7     		b	.L1185
 14225              	.L1206:
 955:Core/Src/main.c **** 
 14226              		.loc 1 955 76 discriminator 1 view .LVU4495
 14227 0140 6FF00107 		mvn	r7, #1
 14228 0144 DEE7     		b	.L1185
 14229              	.L1207:
 958:Core/Src/main.c **** 
 14230              		.loc 1 958 74 discriminator 1 view .LVU4496
 14231 0146 6FF00207 		mvn	r7, #2
 14232 014a DBE7     		b	.L1185
 14233              	.L1208:
 961:Core/Src/main.c **** 
 14234              		.loc 1 961 48 discriminator 1 view .LVU4497
 14235 014c 6FF00307 		mvn	r7, #3
 14236 0150 D8E7     		b	.L1185
 14237              	.LVL1396:
 14238              	.L1216:
1005:Core/Src/main.c **** }
 14239              		.loc 1 1005 26 discriminator 2 view .LVU4498
 14240 0152 6FF00407 		mvn	r7, #4
 14241 0156 D5E7     		b	.L1185
 14242              	.L1219:
 14243              		.align	2
 14244              	.L1218:
 14245 0158 00000000 		.word	sdReadBuf
 14246 015c 00000000 		.word	g_samplesLoadedMask
 14247 0160 00000000 		.word	g_samples
 14248              		.cfi_endproc
 14249              	.LFE161:
 14251              		.section	.text.HAL_SPI_ErrorCallback,"ax",%progbits
 14252              		.align	1
 14253              		.global	HAL_SPI_ErrorCallback
 14254              		.syntax unified
 14255              		.thumb
 14256              		.thumb_func
 14258              	HAL_SPI_ErrorCallback:
 14259              	.LVL1397:
 14260              	.LFB176:
2216:Core/Src/main.c ****   if (hspi->Instance == SPI1)
 14261              		.loc 1 2216 1 is_stmt 1 view -0
 14262              		.cfi_startproc
 14263              		@ args = 0, pretend = 0, frame = 0
 14264              		@ frame_needed = 0, uses_anonymous_args = 0
2216:Core/Src/main.c ****   if (hspi->Instance == SPI1)
 14265              		.loc 1 2216 1 is_stmt 0 view .LVU4500
 14266 0000 08B5     		push	{r3, lr}
 14267              	.LCFI82:
 14268              		.cfi_def_cfa_offset 8
 14269              		.cfi_offset 3, -8
 14270              		.cfi_offset 14, -4
2217:Core/Src/main.c ****   {
 14271              		.loc 1 2217 3 is_stmt 1 view .LVU4501
2217:Core/Src/main.c ****   {
 14272              		.loc 1 2217 11 is_stmt 0 view .LVU4502
 14273 0002 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 379


2217:Core/Src/main.c ****   {
 14274              		.loc 1 2217 6 view .LVU4503
 14275 0004 094B     		ldr	r3, .L1224
 14276 0006 9A42     		cmp	r2, r3
 14277 0008 00D0     		beq	.L1223
 14278              	.LVL1398:
 14279              	.L1220:
2224:Core/Src/main.c **** 
 14280              		.loc 1 2224 1 view .LVU4504
 14281 000a 08BD     		pop	{r3, pc}
 14282              	.LVL1399:
 14283              	.L1223:
2219:Core/Src/main.c ****     g_spiWaitingPayload = 0;
 14284              		.loc 1 2219 5 is_stmt 1 view .LVU4505
2219:Core/Src/main.c ****     g_spiWaitingPayload = 0;
 14285              		.loc 1 2219 20 is_stmt 0 view .LVU4506
 14286 000c 084A     		ldr	r2, .L1224+4
 14287 000e 1388     		ldrh	r3, [r2]
 14288 0010 9BB2     		uxth	r3, r3
 14289 0012 0133     		adds	r3, r3, #1
 14290 0014 9BB2     		uxth	r3, r3
 14291 0016 1380     		strh	r3, [r2]	@ movhi
2220:Core/Src/main.c ****     HAL_SPI_Abort(&hspi1);
 14292              		.loc 1 2220 5 is_stmt 1 view .LVU4507
2220:Core/Src/main.c ****     HAL_SPI_Abort(&hspi1);
 14293              		.loc 1 2220 25 is_stmt 0 view .LVU4508
 14294 0018 064B     		ldr	r3, .L1224+8
 14295 001a 0022     		movs	r2, #0
 14296 001c 1A70     		strb	r2, [r3]
2221:Core/Src/main.c ****     SpiRearmReceive();
 14297              		.loc 1 2221 5 is_stmt 1 view .LVU4509
 14298 001e 0648     		ldr	r0, .L1224+12
 14299              	.LVL1400:
2221:Core/Src/main.c ****     SpiRearmReceive();
 14300              		.loc 1 2221 5 is_stmt 0 view .LVU4510
 14301 0020 FFF7FEFF 		bl	HAL_SPI_Abort
 14302              	.LVL1401:
2222:Core/Src/main.c ****   }
 14303              		.loc 1 2222 5 is_stmt 1 view .LVU4511
 14304 0024 FFF7FEFF 		bl	SpiRearmReceive
 14305              	.LVL1402:
2224:Core/Src/main.c **** 
 14306              		.loc 1 2224 1 is_stmt 0 view .LVU4512
 14307 0028 EFE7     		b	.L1220
 14308              	.L1225:
 14309 002a 00BF     		.align	2
 14310              	.L1224:
 14311 002c 00300140 		.word	1073819648
 14312 0030 00000000 		.word	g_spiErrorCount
 14313 0034 00000000 		.word	g_spiWaitingPayload
 14314 0038 00000000 		.word	hspi1
 14315              		.cfi_endproc
 14316              	.LFE176:
 14318              		.section	.text.HAL_SPI_RxCpltCallback,"ax",%progbits
 14319              		.align	1
 14320              		.global	HAL_SPI_RxCpltCallback
 14321              		.syntax unified
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 380


 14322              		.thumb
 14323              		.thumb_func
 14325              	HAL_SPI_RxCpltCallback:
 14326              	.LVL1403:
 14327              	.LFB177:
2227:Core/Src/main.c ****   if (hspi->Instance != SPI1) return;
 14328              		.loc 1 2227 1 is_stmt 1 view -0
 14329              		.cfi_startproc
 14330              		@ args = 0, pretend = 0, frame = 0
 14331              		@ frame_needed = 0, uses_anonymous_args = 0
2228:Core/Src/main.c **** 
 14332              		.loc 1 2228 3 view .LVU4514
2228:Core/Src/main.c **** 
 14333              		.loc 1 2228 11 is_stmt 0 view .LVU4515
 14334 0000 0268     		ldr	r2, [r0]
2228:Core/Src/main.c **** 
 14335              		.loc 1 2228 6 view .LVU4516
 14336 0002 2B4B     		ldr	r3, .L1239
 14337 0004 9A42     		cmp	r2, r3
 14338 0006 00D0     		beq	.L1236
 14339 0008 7047     		bx	lr
 14340              	.L1236:
2227:Core/Src/main.c ****   if (hspi->Instance != SPI1) return;
 14341              		.loc 1 2227 1 view .LVU4517
 14342 000a 70B5     		push	{r4, r5, r6, lr}
 14343              	.LCFI83:
 14344              		.cfi_def_cfa_offset 16
 14345              		.cfi_offset 4, -16
 14346              		.cfi_offset 5, -12
 14347              		.cfi_offset 6, -8
 14348              		.cfi_offset 14, -4
2230:Core/Src/main.c **** 
 14349              		.loc 1 2230 3 is_stmt 1 view .LVU4518
 14350              	.LVL1404:
2233:Core/Src/main.c ****   {
 14351              		.loc 1 2233 3 view .LVU4519
2233:Core/Src/main.c ****   {
 14352              		.loc 1 2233 7 is_stmt 0 view .LVU4520
 14353 000c 294B     		ldr	r3, .L1239+4
 14354 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2233:Core/Src/main.c ****   {
 14355              		.loc 1 2233 6 view .LVU4521
 14356 0010 53B9     		cbnz	r3, .L1228
2235:Core/Src/main.c ****     {
 14357              		.loc 1 2235 5 is_stmt 1 view .LVU4522
2235:Core/Src/main.c ****     {
 14358              		.loc 1 2235 12 is_stmt 0 view .LVU4523
 14359 0012 294B     		ldr	r3, .L1239+8
 14360 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2235:Core/Src/main.c ****     {
 14361              		.loc 1 2235 8 view .LVU4524
 14362 0016 A52B     		cmp	r3, #165
 14363 0018 29D1     		bne	.L1237
2242:Core/Src/main.c ****     {
 14364              		.loc 1 2242 5 is_stmt 1 view .LVU4525
2242:Core/Src/main.c ****     {
 14365              		.loc 1 2242 12 is_stmt 0 view .LVU4526
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 381


 14366 001a 274B     		ldr	r3, .L1239+8
 14367 001c 5A88     		ldrh	r2, [r3, #2]
2242:Core/Src/main.c ****     {
 14368              		.loc 1 2242 26 view .LVU4527
 14369 001e 531E     		subs	r3, r2, #1
 14370 0020 9BB2     		uxth	r3, r3
2242:Core/Src/main.c ****     {
 14371              		.loc 1 2242 8 view .LVU4528
 14372 0022 B3F5047F 		cmp	r3, #528
 14373 0026 2BD3     		bcc	.L1238
 14374              	.L1228:
2253:Core/Src/main.c ****   uint16_t payloadLen = hdr->length;
 14375              		.loc 1 2253 3 is_stmt 1 view .LVU4529
2253:Core/Src/main.c ****   uint16_t payloadLen = hdr->length;
 14376              		.loc 1 2253 23 is_stmt 0 view .LVU4530
 14377 0028 224B     		ldr	r3, .L1239+4
 14378 002a 0022     		movs	r2, #0
 14379 002c 1A70     		strb	r2, [r3]
2254:Core/Src/main.c ****   uint8_t *payload    = g_spiRxBuf + sizeof(SpiPacketHeader);
 14380              		.loc 1 2254 3 is_stmt 1 view .LVU4531
2254:Core/Src/main.c ****   uint8_t *payload    = g_spiRxBuf + sizeof(SpiPacketHeader);
 14381              		.loc 1 2254 12 is_stmt 0 view .LVU4532
 14382 002e 2248     		ldr	r0, .L1239+8
 14383              	.LVL1405:
2254:Core/Src/main.c ****   uint8_t *payload    = g_spiRxBuf + sizeof(SpiPacketHeader);
 14384              		.loc 1 2254 12 view .LVU4533
 14385 0030 4688     		ldrh	r6, [r0, #2]
 14386              	.LVL1406:
2255:Core/Src/main.c ****   uint16_t seq        = (uint16_t)(g_spiRxBuf[4] | ((uint16_t)g_spiRxBuf[5] << 8));
 14387              		.loc 1 2255 3 is_stmt 1 view .LVU4534
2256:Core/Src/main.c ****   uint16_t rxCrc      = (uint16_t)(g_spiRxBuf[6] | ((uint16_t)g_spiRxBuf[7] << 8));
 14388              		.loc 1 2256 3 view .LVU4535
2256:Core/Src/main.c ****   uint16_t rxCrc      = (uint16_t)(g_spiRxBuf[6] | ((uint16_t)g_spiRxBuf[7] << 8));
 14389              		.loc 1 2256 46 is_stmt 0 view .LVU4536
 14390 0032 0579     		ldrb	r5, [r0, #4]	@ zero_extendqisi2
2256:Core/Src/main.c ****   uint16_t rxCrc      = (uint16_t)(g_spiRxBuf[6] | ((uint16_t)g_spiRxBuf[7] << 8));
 14391              		.loc 1 2256 73 view .LVU4537
 14392 0034 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
2256:Core/Src/main.c ****   uint16_t rxCrc      = (uint16_t)(g_spiRxBuf[6] | ((uint16_t)g_spiRxBuf[7] << 8));
 14393              		.loc 1 2256 12 view .LVU4538
 14394 0036 45EA0325 		orr	r5, r5, r3, lsl #8
 14395              	.LVL1407:
2257:Core/Src/main.c **** 
 14396              		.loc 1 2257 3 is_stmt 1 view .LVU4539
2257:Core/Src/main.c **** 
 14397              		.loc 1 2257 46 is_stmt 0 view .LVU4540
 14398 003a 8479     		ldrb	r4, [r0, #6]	@ zero_extendqisi2
2257:Core/Src/main.c **** 
 14399              		.loc 1 2257 73 view .LVU4541
 14400 003c C379     		ldrb	r3, [r0, #7]	@ zero_extendqisi2
2257:Core/Src/main.c **** 
 14401              		.loc 1 2257 12 view .LVU4542
 14402 003e 44EA0324 		orr	r4, r4, r3, lsl #8
 14403              	.LVL1408:
2260:Core/Src/main.c ****   if ((calcCrc == rxCrc) || (hdr->cmd == CMD_PING))
 14404              		.loc 1 2260 3 is_stmt 1 view .LVU4543
2260:Core/Src/main.c ****   if ((calcCrc == rxCrc) || (hdr->cmd == CMD_PING))
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 382


 14405              		.loc 1 2260 22 is_stmt 0 view .LVU4544
 14406 0042 3146     		mov	r1, r6
 14407 0044 0830     		adds	r0, r0, #8
 14408 0046 FFF7FEFF 		bl	SpiCrc16
 14409              	.LVL1409:
2261:Core/Src/main.c ****   {
 14410              		.loc 1 2261 3 is_stmt 1 view .LVU4545
2261:Core/Src/main.c ****   {
 14411              		.loc 1 2261 6 is_stmt 0 view .LVU4546
 14412 004a 8442     		cmp	r4, r0
 14413 004c 03D0     		beq	.L1230
2261:Core/Src/main.c ****   {
 14414              		.loc 1 2261 33 discriminator 1 view .LVU4547
 14415 004e 1A4B     		ldr	r3, .L1239+8
 14416 0050 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
2261:Core/Src/main.c ****   {
 14417              		.loc 1 2261 26 discriminator 1 view .LVU4548
 14418 0052 EE2B     		cmp	r3, #238
 14419 0054 1CD1     		bne	.L1231
 14420              	.L1230:
2263:Core/Src/main.c ****     /* SpiHandleCommand llama SpiEnqueueResponse, que arma Txn 2
 14421              		.loc 1 2263 5 is_stmt 1 view .LVU4549
2263:Core/Src/main.c ****     /* SpiHandleCommand llama SpiEnqueueResponse, que arma Txn 2
 14422              		.loc 1 2263 21 is_stmt 0 view .LVU4550
 14423 0056 194A     		ldr	r2, .L1239+12
 14424 0058 1368     		ldr	r3, [r2]
 14425 005a 0133     		adds	r3, r3, #1
 14426 005c 1360     		str	r3, [r2]
2266:Core/Src/main.c ****   }
 14427              		.loc 1 2266 5 is_stmt 1 view .LVU4551
 14428 005e 1849     		ldr	r1, .L1239+16
 14429              	.LVL1410:
2266:Core/Src/main.c ****   }
 14430              		.loc 1 2266 5 is_stmt 0 view .LVU4552
 14431 0060 2B46     		mov	r3, r5
 14432 0062 3246     		mov	r2, r6
 14433 0064 11F8070C 		ldrb	r0, [r1, #-7]	@ zero_extendqisi2
 14434              	.LVL1411:
2266:Core/Src/main.c ****   }
 14435              		.loc 1 2266 5 view .LVU4553
 14436 0068 FFF7FEFF 		bl	SpiHandleCommand
 14437              	.LVL1412:
 14438              	.L1226:
2274:Core/Src/main.c **** 
 14439              		.loc 1 2274 1 view .LVU4554
 14440 006c 70BD     		pop	{r4, r5, r6, pc}
 14441              	.LVL1413:
 14442              	.L1237:
2238:Core/Src/main.c ****       SpiRearmReceive();
 14443              		.loc 1 2238 7 is_stmt 1 view .LVU4555
2238:Core/Src/main.c ****       SpiRearmReceive();
 14444              		.loc 1 2238 22 is_stmt 0 view .LVU4556
 14445 006e 154A     		ldr	r2, .L1239+20
 14446 0070 1388     		ldrh	r3, [r2]
 14447 0072 9BB2     		uxth	r3, r3
 14448 0074 0133     		adds	r3, r3, #1
 14449 0076 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 383


 14450 0078 1380     		strh	r3, [r2]	@ movhi
2239:Core/Src/main.c ****       return;
 14451              		.loc 1 2239 7 is_stmt 1 view .LVU4557
 14452 007a FFF7FEFF 		bl	SpiRearmReceive
 14453              	.LVL1414:
2240:Core/Src/main.c ****     }
 14454              		.loc 1 2240 7 view .LVU4558
 14455 007e F5E7     		b	.L1226
 14456              	.LVL1415:
 14457              	.L1238:
2245:Core/Src/main.c ****       HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf + 8U, hdr->length);
 14458              		.loc 1 2245 7 view .LVU4559
2245:Core/Src/main.c ****       HAL_SPI_Receive_DMA(&hspi1, g_spiRxBuf + 8U, hdr->length);
 14459              		.loc 1 2245 27 is_stmt 0 view .LVU4560
 14460 0080 0C4B     		ldr	r3, .L1239+4
 14461 0082 0121     		movs	r1, #1
 14462 0084 1970     		strb	r1, [r3]
2246:Core/Src/main.c ****       return;
 14463              		.loc 1 2246 7 is_stmt 1 view .LVU4561
 14464 0086 0E49     		ldr	r1, .L1239+16
 14465 0088 0F48     		ldr	r0, .L1239+24
 14466              	.LVL1416:
2246:Core/Src/main.c ****       return;
 14467              		.loc 1 2246 7 is_stmt 0 view .LVU4562
 14468 008a FFF7FEFF 		bl	HAL_SPI_Receive_DMA
 14469              	.LVL1417:
2247:Core/Src/main.c ****     }
 14470              		.loc 1 2247 7 is_stmt 1 view .LVU4563
 14471 008e EDE7     		b	.L1226
 14472              	.LVL1418:
 14473              	.L1231:
2270:Core/Src/main.c ****     g_spiCrcErrorCount++;
 14474              		.loc 1 2270 5 view .LVU4564
2270:Core/Src/main.c ****     g_spiCrcErrorCount++;
 14475              		.loc 1 2270 20 is_stmt 0 view .LVU4565
 14476 0090 0C4A     		ldr	r2, .L1239+20
 14477 0092 1388     		ldrh	r3, [r2]
 14478 0094 9BB2     		uxth	r3, r3
 14479 0096 0133     		adds	r3, r3, #1
 14480 0098 9BB2     		uxth	r3, r3
 14481 009a 1380     		strh	r3, [r2]	@ movhi
2271:Core/Src/main.c ****     SpiRearmReceive();
 14482              		.loc 1 2271 5 is_stmt 1 view .LVU4566
2271:Core/Src/main.c ****     SpiRearmReceive();
 14483              		.loc 1 2271 23 is_stmt 0 view .LVU4567
 14484 009c 0B4A     		ldr	r2, .L1239+28
 14485 009e 1388     		ldrh	r3, [r2]
 14486 00a0 9BB2     		uxth	r3, r3
 14487 00a2 0133     		adds	r3, r3, #1
 14488 00a4 9BB2     		uxth	r3, r3
 14489 00a6 1380     		strh	r3, [r2]	@ movhi
2272:Core/Src/main.c ****   }
 14490              		.loc 1 2272 5 is_stmt 1 view .LVU4568
 14491 00a8 FFF7FEFF 		bl	SpiRearmReceive
 14492              	.LVL1419:
2272:Core/Src/main.c ****   }
 14493              		.loc 1 2272 5 is_stmt 0 view .LVU4569
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 384


 14494 00ac DEE7     		b	.L1226
 14495              	.L1240:
 14496 00ae 00BF     		.align	2
 14497              	.L1239:
 14498 00b0 00300140 		.word	1073819648
 14499 00b4 00000000 		.word	g_spiWaitingPayload
 14500 00b8 00000000 		.word	g_spiRxBuf
 14501 00bc 00000000 		.word	g_spiPacketCount
 14502 00c0 08000000 		.word	g_spiRxBuf+8
 14503 00c4 00000000 		.word	g_spiErrorCount
 14504 00c8 00000000 		.word	hspi1
 14505 00cc 00000000 		.word	g_spiCrcErrorCount
 14506              		.cfi_endproc
 14507              	.LFE177:
 14509              		.section	.text.HAL_I2S_TxHalfCpltCallback,"ax",%progbits
 14510              		.align	1
 14511              		.global	HAL_I2S_TxHalfCpltCallback
 14512              		.syntax unified
 14513              		.thumb
 14514              		.thumb_func
 14516              	HAL_I2S_TxHalfCpltCallback:
 14517              	.LVL1420:
 14518              	.LFB178:
2278:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
 14519              		.loc 1 2278 1 is_stmt 1 view -0
 14520              		.cfi_startproc
 14521              		@ args = 0, pretend = 0, frame = 0
 14522              		@ frame_needed = 0, uses_anonymous_args = 0
2278:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
 14523              		.loc 1 2278 1 is_stmt 0 view .LVU4571
 14524 0000 08B5     		push	{r3, lr}
 14525              	.LCFI84:
 14526              		.cfi_def_cfa_offset 8
 14527              		.cfi_offset 3, -8
 14528              		.cfi_offset 14, -4
2279:Core/Src/main.c ****     g_audioFillHalf = 0U;
 14529              		.loc 1 2279 3 is_stmt 1 view .LVU4572
2279:Core/Src/main.c ****     g_audioFillHalf = 0U;
 14530              		.loc 1 2279 11 is_stmt 0 view .LVU4573
 14531 0002 0268     		ldr	r2, [r0]
2279:Core/Src/main.c ****     g_audioFillHalf = 0U;
 14532              		.loc 1 2279 6 view .LVU4574
 14533 0004 054B     		ldr	r3, .L1245
 14534 0006 9A42     		cmp	r2, r3
 14535 0008 00D0     		beq	.L1244
 14536              	.LVL1421:
 14537              	.L1241:
2283:Core/Src/main.c **** void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
 14538              		.loc 1 2283 1 view .LVU4575
 14539 000a 08BD     		pop	{r3, pc}
 14540              	.LVL1422:
 14541              	.L1244:
2280:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
 14542              		.loc 1 2280 5 is_stmt 1 view .LVU4576
2280:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
 14543              		.loc 1 2280 21 is_stmt 0 view .LVU4577
 14544 000c 044B     		ldr	r3, .L1245+4
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 385


 14545 000e 0022     		movs	r2, #0
 14546 0010 1A70     		strb	r2, [r3]
2281:Core/Src/main.c ****   }
 14547              		.loc 1 2281 5 is_stmt 1 view .LVU4578
2281:Core/Src/main.c ****   }
 14548              		.loc 1 2281 25 is_stmt 0 view .LVU4579
 14549 0012 FFF7FEFF 		bl	HAL_GetTick
 14550              	.LVL1423:
2281:Core/Src/main.c ****   }
 14551              		.loc 1 2281 23 discriminator 1 view .LVU4580
 14552 0016 034B     		ldr	r3, .L1245+8
 14553 0018 1860     		str	r0, [r3]
2283:Core/Src/main.c **** void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
 14554              		.loc 1 2283 1 view .LVU4581
 14555 001a F6E7     		b	.L1241
 14556              	.L1246:
 14557              		.align	2
 14558              	.L1245:
 14559 001c 00380040 		.word	1073756160
 14560 0020 00000000 		.word	g_audioFillHalf
 14561 0024 00000000 		.word	g_audioLastCbTick
 14562              		.cfi_endproc
 14563              	.LFE178:
 14565              		.section	.text.HAL_I2S_TxCpltCallback,"ax",%progbits
 14566              		.align	1
 14567              		.global	HAL_I2S_TxCpltCallback
 14568              		.syntax unified
 14569              		.thumb
 14570              		.thumb_func
 14572              	HAL_I2S_TxCpltCallback:
 14573              	.LVL1424:
 14574              	.LFB179:
2285:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
 14575              		.loc 1 2285 1 is_stmt 1 view -0
 14576              		.cfi_startproc
 14577              		@ args = 0, pretend = 0, frame = 0
 14578              		@ frame_needed = 0, uses_anonymous_args = 0
2285:Core/Src/main.c ****   if (hi2s->Instance == SPI2) {
 14579              		.loc 1 2285 1 is_stmt 0 view .LVU4583
 14580 0000 08B5     		push	{r3, lr}
 14581              	.LCFI85:
 14582              		.cfi_def_cfa_offset 8
 14583              		.cfi_offset 3, -8
 14584              		.cfi_offset 14, -4
2286:Core/Src/main.c ****     g_audioFillHalf = 1U;
 14585              		.loc 1 2286 3 is_stmt 1 view .LVU4584
2286:Core/Src/main.c ****     g_audioFillHalf = 1U;
 14586              		.loc 1 2286 11 is_stmt 0 view .LVU4585
 14587 0002 0268     		ldr	r2, [r0]
2286:Core/Src/main.c ****     g_audioFillHalf = 1U;
 14588              		.loc 1 2286 6 view .LVU4586
 14589 0004 054B     		ldr	r3, .L1251
 14590 0006 9A42     		cmp	r2, r3
 14591 0008 00D0     		beq	.L1250
 14592              	.LVL1425:
 14593              	.L1247:
2290:Core/Src/main.c **** 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 386


 14594              		.loc 1 2290 1 view .LVU4587
 14595 000a 08BD     		pop	{r3, pc}
 14596              	.LVL1426:
 14597              	.L1250:
2287:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
 14598              		.loc 1 2287 5 is_stmt 1 view .LVU4588
2287:Core/Src/main.c ****     g_audioLastCbTick = HAL_GetTick();
 14599              		.loc 1 2287 21 is_stmt 0 view .LVU4589
 14600 000c 044B     		ldr	r3, .L1251+4
 14601 000e 0122     		movs	r2, #1
 14602 0010 1A70     		strb	r2, [r3]
2288:Core/Src/main.c ****   }
 14603              		.loc 1 2288 5 is_stmt 1 view .LVU4590
2288:Core/Src/main.c ****   }
 14604              		.loc 1 2288 25 is_stmt 0 view .LVU4591
 14605 0012 FFF7FEFF 		bl	HAL_GetTick
 14606              	.LVL1427:
2288:Core/Src/main.c ****   }
 14607              		.loc 1 2288 23 discriminator 1 view .LVU4592
 14608 0016 034B     		ldr	r3, .L1251+8
 14609 0018 1860     		str	r0, [r3]
2290:Core/Src/main.c **** 
 14610              		.loc 1 2290 1 view .LVU4593
 14611 001a F6E7     		b	.L1247
 14612              	.L1252:
 14613              		.align	2
 14614              	.L1251:
 14615 001c 00380040 		.word	1073756160
 14616 0020 00000000 		.word	g_audioFillHalf
 14617 0024 00000000 		.word	g_audioLastCbTick
 14618              		.cfi_endproc
 14619              	.LFE179:
 14621              		.section	.text.HAL_SPI_TxCpltCallback,"ax",%progbits
 14622              		.align	1
 14623              		.global	HAL_SPI_TxCpltCallback
 14624              		.syntax unified
 14625              		.thumb
 14626              		.thumb_func
 14628              	HAL_SPI_TxCpltCallback:
 14629              	.LVL1428:
 14630              	.LFB180:
2294:Core/Src/main.c ****   if (hspi->Instance == SPI1)
 14631              		.loc 1 2294 1 is_stmt 1 view -0
 14632              		.cfi_startproc
 14633              		@ args = 0, pretend = 0, frame = 0
 14634              		@ frame_needed = 0, uses_anonymous_args = 0
2294:Core/Src/main.c ****   if (hspi->Instance == SPI1)
 14635              		.loc 1 2294 1 is_stmt 0 view .LVU4595
 14636 0000 08B5     		push	{r3, lr}
 14637              	.LCFI86:
 14638              		.cfi_def_cfa_offset 8
 14639              		.cfi_offset 3, -8
 14640              		.cfi_offset 14, -4
2295:Core/Src/main.c ****     SpiRearmReceive();
 14641              		.loc 1 2295 3 is_stmt 1 view .LVU4596
2295:Core/Src/main.c ****     SpiRearmReceive();
 14642              		.loc 1 2295 11 is_stmt 0 view .LVU4597
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 387


 14643 0002 0268     		ldr	r2, [r0]
2295:Core/Src/main.c ****     SpiRearmReceive();
 14644              		.loc 1 2295 6 view .LVU4598
 14645 0004 034B     		ldr	r3, .L1257
 14646 0006 9A42     		cmp	r2, r3
 14647 0008 00D0     		beq	.L1256
 14648              	.LVL1429:
 14649              	.L1253:
2297:Core/Src/main.c **** 
 14650              		.loc 1 2297 1 view .LVU4599
 14651 000a 08BD     		pop	{r3, pc}
 14652              	.LVL1430:
 14653              	.L1256:
2296:Core/Src/main.c **** }
 14654              		.loc 1 2296 5 is_stmt 1 view .LVU4600
 14655 000c FFF7FEFF 		bl	SpiRearmReceive
 14656              	.LVL1431:
2297:Core/Src/main.c **** 
 14657              		.loc 1 2297 1 is_stmt 0 view .LVU4601
 14658 0010 FBE7     		b	.L1253
 14659              	.L1258:
 14660 0012 00BF     		.align	2
 14661              	.L1257:
 14662 0014 00300140 		.word	1073819648
 14663              		.cfi_endproc
 14664              	.LFE180:
 14666              		.section	.text.Error_Handler,"ax",%progbits
 14667              		.align	1
 14668              		.global	Error_Handler
 14669              		.syntax unified
 14670              		.thumb
 14671              		.thumb_func
 14673              	Error_Handler:
 14674              	.LFB190:
2939:Core/Src/main.c **** 
2940:Core/Src/main.c **** void Error_Handler(void)
2941:Core/Src/main.c **** {
 14675              		.loc 1 2941 1 is_stmt 1 view -0
 14676              		.cfi_startproc
 14677              		@ Volatile: function does not return.
 14678              		@ args = 0, pretend = 0, frame = 0
 14679              		@ frame_needed = 0, uses_anonymous_args = 0
 14680 0000 08B5     		push	{r3, lr}
 14681              	.LCFI87:
 14682              		.cfi_def_cfa_offset 8
 14683              		.cfi_offset 3, -8
 14684              		.cfi_offset 14, -4
2942:Core/Src/main.c ****   __disable_irq();
 14685              		.loc 1 2942 3 view .LVU4603
 14686              	.LBB296:
 14687              	.LBI296:
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 14688              		.loc 2 960 27 view .LVU4604
 14689              	.LBB297:
 14690              		.loc 2 962 3 view .LVU4605
 14691              		.syntax unified
 14692              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 388


 14693 0002 72B6     		cpsid i
 14694              	@ 0 "" 2
 14695              		.thumb
 14696              		.syntax unified
 14697              	.L1260:
 14698              	.LBE297:
 14699              	.LBE296:
2943:Core/Src/main.c ****   while (1)
 14700              		.loc 1 2943 3 view .LVU4606
2944:Core/Src/main.c ****   {
2945:Core/Src/main.c ****     HAL_GPIO_TogglePin(DEBUG_LED3_PORT, DEBUG_LED3_PIN);
 14701              		.loc 1 2945 5 view .LVU4607
 14702 0004 4FF40051 		mov	r1, #8192
 14703 0008 0348     		ldr	r0, .L1262
 14704 000a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 14705              	.LVL1432:
2946:Core/Src/main.c ****     HAL_Delay(80);
 14706              		.loc 1 2946 5 discriminator 1 view .LVU4608
 14707 000e 5020     		movs	r0, #80
 14708 0010 FFF7FEFF 		bl	HAL_Delay
 14709              	.LVL1433:
2943:Core/Src/main.c ****   while (1)
 14710              		.loc 1 2943 9 view .LVU4609
 14711 0014 F6E7     		b	.L1260
 14712              	.L1263:
 14713 0016 00BF     		.align	2
 14714              	.L1262:
 14715 0018 000C0240 		.word	1073875968
 14716              		.cfi_endproc
 14717              	.LFE190:
 14719              		.section	.text.MX_SPI1_Init,"ax",%progbits
 14720              		.align	1
 14721              		.syntax unified
 14722              		.thumb
 14723              		.thumb_func
 14725              	MX_SPI1_Init:
 14726              	.LFB186:
2890:Core/Src/main.c ****   hspi1.Instance = SPI1;
 14727              		.loc 1 2890 1 view -0
 14728              		.cfi_startproc
 14729              		@ args = 0, pretend = 0, frame = 0
 14730              		@ frame_needed = 0, uses_anonymous_args = 0
 14731 0000 08B5     		push	{r3, lr}
 14732              	.LCFI88:
 14733              		.cfi_def_cfa_offset 8
 14734              		.cfi_offset 3, -8
 14735              		.cfi_offset 14, -4
2891:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 14736              		.loc 1 2891 3 view .LVU4611
2891:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 14737              		.loc 1 2891 18 is_stmt 0 view .LVU4612
 14738 0002 0A48     		ldr	r0, .L1268
 14739 0004 0A4B     		ldr	r3, .L1268+4
 14740 0006 0360     		str	r3, [r0]
2892:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 14741              		.loc 1 2892 3 is_stmt 1 view .LVU4613
2892:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 389


 14742              		.loc 1 2892 19 is_stmt 0 view .LVU4614
 14743 0008 0023     		movs	r3, #0
 14744 000a 4360     		str	r3, [r0, #4]
2893:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 14745              		.loc 1 2893 3 is_stmt 1 view .LVU4615
2893:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 14746              		.loc 1 2893 24 is_stmt 0 view .LVU4616
 14747 000c 8360     		str	r3, [r0, #8]
2894:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 14748              		.loc 1 2894 3 is_stmt 1 view .LVU4617
2894:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 14749              		.loc 1 2894 23 is_stmt 0 view .LVU4618
 14750 000e C360     		str	r3, [r0, #12]
2895:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 14751              		.loc 1 2895 3 is_stmt 1 view .LVU4619
2895:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 14752              		.loc 1 2895 26 is_stmt 0 view .LVU4620
 14753 0010 0361     		str	r3, [r0, #16]
2896:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 14754              		.loc 1 2896 3 is_stmt 1 view .LVU4621
2896:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 14755              		.loc 1 2896 23 is_stmt 0 view .LVU4622
 14756 0012 4361     		str	r3, [r0, #20]
2897:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 14757              		.loc 1 2897 3 is_stmt 1 view .LVU4623
2897:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 14758              		.loc 1 2897 18 is_stmt 0 view .LVU4624
 14759 0014 8361     		str	r3, [r0, #24]
2898:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
 14760              		.loc 1 2898 3 is_stmt 1 view .LVU4625
2898:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
 14761              		.loc 1 2898 23 is_stmt 0 view .LVU4626
 14762 0016 0362     		str	r3, [r0, #32]
2899:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 14763              		.loc 1 2899 3 is_stmt 1 view .LVU4627
2899:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 14764              		.loc 1 2899 21 is_stmt 0 view .LVU4628
 14765 0018 4362     		str	r3, [r0, #36]
2900:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 14766              		.loc 1 2900 3 is_stmt 1 view .LVU4629
2900:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 14767              		.loc 1 2900 29 is_stmt 0 view .LVU4630
 14768 001a 8362     		str	r3, [r0, #40]
2901:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 14769              		.loc 1 2901 3 is_stmt 1 view .LVU4631
2901:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 14770              		.loc 1 2901 28 is_stmt 0 view .LVU4632
 14771 001c 0A23     		movs	r3, #10
 14772 001e C362     		str	r3, [r0, #44]
2902:Core/Src/main.c **** }
 14773              		.loc 1 2902 3 is_stmt 1 view .LVU4633
2902:Core/Src/main.c **** }
 14774              		.loc 1 2902 7 is_stmt 0 view .LVU4634
 14775 0020 FFF7FEFF 		bl	HAL_SPI_Init
 14776              	.LVL1434:
2902:Core/Src/main.c **** }
 14777              		.loc 1 2902 6 discriminator 1 view .LVU4635
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 390


 14778 0024 00B9     		cbnz	r0, .L1267
2903:Core/Src/main.c **** 
 14779              		.loc 1 2903 1 view .LVU4636
 14780 0026 08BD     		pop	{r3, pc}
 14781              	.L1267:
2902:Core/Src/main.c **** }
 14782              		.loc 1 2902 39 is_stmt 1 discriminator 1 view .LVU4637
 14783 0028 FFF7FEFF 		bl	Error_Handler
 14784              	.LVL1435:
 14785              	.L1269:
 14786              		.align	2
 14787              	.L1268:
 14788 002c 00000000 		.word	hspi1
 14789 0030 00300140 		.word	1073819648
 14790              		.cfi_endproc
 14791              	.LFE186:
 14793              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
 14794              		.align	1
 14795              		.syntax unified
 14796              		.thumb
 14797              		.thumb_func
 14799              	MX_SDIO_SD_Init:
 14800              	.LFB188:
2918:Core/Src/main.c ****   hsd.Instance = SDIO;
 14801              		.loc 1 2918 1 view -0
 14802              		.cfi_startproc
 14803              		@ args = 0, pretend = 0, frame = 0
 14804              		@ frame_needed = 0, uses_anonymous_args = 0
 14805 0000 08B5     		push	{r3, lr}
 14806              	.LCFI89:
 14807              		.cfi_def_cfa_offset 8
 14808              		.cfi_offset 3, -8
 14809              		.cfi_offset 14, -4
2919:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 14810              		.loc 1 2919 3 view .LVU4639
2919:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 14811              		.loc 1 2919 16 is_stmt 0 view .LVU4640
 14812 0002 0C48     		ldr	r0, .L1276
 14813 0004 0C4B     		ldr	r3, .L1276+4
 14814 0006 0360     		str	r3, [r0]
2920:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 14815              		.loc 1 2920 3 is_stmt 1 view .LVU4641
2920:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 14816              		.loc 1 2920 22 is_stmt 0 view .LVU4642
 14817 0008 0023     		movs	r3, #0
 14818 000a 4360     		str	r3, [r0, #4]
2921:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 14819              		.loc 1 2921 3 is_stmt 1 view .LVU4643
2921:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 14820              		.loc 1 2921 24 is_stmt 0 view .LVU4644
 14821 000c 8360     		str	r3, [r0, #8]
2922:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 14822              		.loc 1 2922 3 is_stmt 1 view .LVU4645
2922:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 14823              		.loc 1 2922 27 is_stmt 0 view .LVU4646
 14824 000e C360     		str	r3, [r0, #12]
2923:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 391


 14825              		.loc 1 2923 3 is_stmt 1 view .LVU4647
2923:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 14826              		.loc 1 2923 20 is_stmt 0 view .LVU4648
 14827 0010 0361     		str	r3, [r0, #16]
2924:Core/Src/main.c ****   hsd.Init.ClockDiv = 2;
 14828              		.loc 1 2924 3 is_stmt 1 view .LVU4649
2924:Core/Src/main.c ****   hsd.Init.ClockDiv = 2;
 14829              		.loc 1 2924 32 is_stmt 0 view .LVU4650
 14830 0012 4361     		str	r3, [r0, #20]
2925:Core/Src/main.c ****   if (HAL_SD_Init(&hsd) != HAL_OK) Error_Handler();
 14831              		.loc 1 2925 3 is_stmt 1 view .LVU4651
2925:Core/Src/main.c ****   if (HAL_SD_Init(&hsd) != HAL_OK) Error_Handler();
 14832              		.loc 1 2925 21 is_stmt 0 view .LVU4652
 14833 0014 0223     		movs	r3, #2
 14834 0016 8361     		str	r3, [r0, #24]
2926:Core/Src/main.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) Error_Handler();
 14835              		.loc 1 2926 3 is_stmt 1 view .LVU4653
2926:Core/Src/main.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) Error_Handler();
 14836              		.loc 1 2926 7 is_stmt 0 view .LVU4654
 14837 0018 FFF7FEFF 		bl	HAL_SD_Init
 14838              	.LVL1436:
2926:Core/Src/main.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) Error_Handler();
 14839              		.loc 1 2926 6 discriminator 1 view .LVU4655
 14840 001c 30B9     		cbnz	r0, .L1274
2927:Core/Src/main.c **** }
 14841              		.loc 1 2927 3 is_stmt 1 view .LVU4656
2927:Core/Src/main.c **** }
 14842              		.loc 1 2927 7 is_stmt 0 view .LVU4657
 14843 001e 4FF40061 		mov	r1, #2048
 14844 0022 0448     		ldr	r0, .L1276
 14845 0024 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 14846              	.LVL1437:
2927:Core/Src/main.c **** }
 14847              		.loc 1 2927 6 discriminator 1 view .LVU4658
 14848 0028 10B9     		cbnz	r0, .L1275
2928:Core/Src/main.c **** 
 14849              		.loc 1 2928 1 view .LVU4659
 14850 002a 08BD     		pop	{r3, pc}
 14851              	.L1274:
2926:Core/Src/main.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) Error_Handler();
 14852              		.loc 1 2926 36 is_stmt 1 discriminator 1 view .LVU4660
 14853 002c FFF7FEFF 		bl	Error_Handler
 14854              	.LVL1438:
 14855              	.L1275:
2927:Core/Src/main.c **** }
 14856              		.loc 1 2927 72 discriminator 1 view .LVU4661
 14857 0030 FFF7FEFF 		bl	Error_Handler
 14858              	.LVL1439:
 14859              	.L1277:
 14860              		.align	2
 14861              	.L1276:
 14862 0034 00000000 		.word	hsd
 14863 0038 002C0140 		.word	1073818624
 14864              		.cfi_endproc
 14865              	.LFE188:
 14867              		.section	.text.MX_I2S2_Init,"ax",%progbits
 14868              		.align	1
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 392


 14869              		.syntax unified
 14870              		.thumb
 14871              		.thumb_func
 14873              	MX_I2S2_Init:
 14874              	.LFB185:
2876:Core/Src/main.c ****   hi2s2.Instance = SPI2;
 14875              		.loc 1 2876 1 view -0
 14876              		.cfi_startproc
 14877              		@ args = 0, pretend = 0, frame = 0
 14878              		@ frame_needed = 0, uses_anonymous_args = 0
 14879 0000 08B5     		push	{r3, lr}
 14880              	.LCFI90:
 14881              		.cfi_def_cfa_offset 8
 14882              		.cfi_offset 3, -8
 14883              		.cfi_offset 14, -4
2877:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 14884              		.loc 1 2877 3 view .LVU4663
2877:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 14885              		.loc 1 2877 18 is_stmt 0 view .LVU4664
 14886 0002 0B48     		ldr	r0, .L1282
 14887 0004 0B4B     		ldr	r3, .L1282+4
 14888 0006 0360     		str	r3, [r0]
2878:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 14889              		.loc 1 2878 3 is_stmt 1 view .LVU4665
2878:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 14890              		.loc 1 2878 19 is_stmt 0 view .LVU4666
 14891 0008 4FF40073 		mov	r3, #512
 14892 000c 4360     		str	r3, [r0, #4]
2879:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 14893              		.loc 1 2879 3 is_stmt 1 view .LVU4667
2879:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 14894              		.loc 1 2879 23 is_stmt 0 view .LVU4668
 14895 000e 0023     		movs	r3, #0
 14896 0010 8360     		str	r3, [r0, #8]
2880:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 14897              		.loc 1 2880 3 is_stmt 1 view .LVU4669
2880:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 14898              		.loc 1 2880 25 is_stmt 0 view .LVU4670
 14899 0012 C360     		str	r3, [r0, #12]
2881:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 14900              		.loc 1 2881 3 is_stmt 1 view .LVU4671
2881:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 14901              		.loc 1 2881 25 is_stmt 0 view .LVU4672
 14902 0014 0361     		str	r3, [r0, #16]
2882:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 14903              		.loc 1 2882 3 is_stmt 1 view .LVU4673
2882:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 14904              		.loc 1 2882 24 is_stmt 0 view .LVU4674
 14905 0016 4AF64442 		movw	r2, #44100
 14906 001a 4261     		str	r2, [r0, #20]
2883:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 14907              		.loc 1 2883 3 is_stmt 1 view .LVU4675
2883:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 14908              		.loc 1 2883 19 is_stmt 0 view .LVU4676
 14909 001c 8361     		str	r3, [r0, #24]
2884:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 14910              		.loc 1 2884 3 is_stmt 1 view .LVU4677
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 393


2884:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 14911              		.loc 1 2884 26 is_stmt 0 view .LVU4678
 14912 001e C361     		str	r3, [r0, #28]
2885:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK) Error_Handler();
 14913              		.loc 1 2885 3 is_stmt 1 view .LVU4679
2885:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK) Error_Handler();
 14914              		.loc 1 2885 29 is_stmt 0 view .LVU4680
 14915 0020 0362     		str	r3, [r0, #32]
2886:Core/Src/main.c **** }
 14916              		.loc 1 2886 3 is_stmt 1 view .LVU4681
2886:Core/Src/main.c **** }
 14917              		.loc 1 2886 7 is_stmt 0 view .LVU4682
 14918 0022 FFF7FEFF 		bl	HAL_I2S_Init
 14919              	.LVL1440:
2886:Core/Src/main.c **** }
 14920              		.loc 1 2886 6 discriminator 1 view .LVU4683
 14921 0026 00B9     		cbnz	r0, .L1281
2887:Core/Src/main.c **** 
 14922              		.loc 1 2887 1 view .LVU4684
 14923 0028 08BD     		pop	{r3, pc}
 14924              	.L1281:
2886:Core/Src/main.c **** }
 14925              		.loc 1 2886 39 is_stmt 1 discriminator 1 view .LVU4685
 14926 002a FFF7FEFF 		bl	Error_Handler
 14927              	.LVL1441:
 14928              	.L1283:
 14929 002e 00BF     		.align	2
 14930              	.L1282:
 14931 0030 00000000 		.word	hi2s2
 14932 0034 00380040 		.word	1073756160
 14933              		.cfi_endproc
 14934              	.LFE185:
 14936              		.section	.text.SystemClock_Config,"ax",%progbits
 14937              		.align	1
 14938              		.global	SystemClock_Config
 14939              		.syntax unified
 14940              		.thumb
 14941              		.thumb_func
 14943              	SystemClock_Config:
 14944              	.LFB184:
2843:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 14945              		.loc 1 2843 1 view -0
 14946              		.cfi_startproc
 14947              		@ args = 0, pretend = 0, frame = 96
 14948              		@ frame_needed = 0, uses_anonymous_args = 0
 14949 0000 10B5     		push	{r4, lr}
 14950              	.LCFI91:
 14951              		.cfi_def_cfa_offset 8
 14952              		.cfi_offset 4, -8
 14953              		.cfi_offset 14, -4
 14954 0002 98B0     		sub	sp, sp, #96
 14955              	.LCFI92:
 14956              		.cfi_def_cfa_offset 104
2844:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 14957              		.loc 1 2844 3 view .LVU4687
2844:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 14958              		.loc 1 2844 22 is_stmt 0 view .LVU4688
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 394


 14959 0004 0CAC     		add	r4, sp, #48
 14960 0006 3022     		movs	r2, #48
 14961 0008 0021     		movs	r1, #0
 14962 000a 2046     		mov	r0, r4
 14963 000c FFF7FEFF 		bl	memset
 14964              	.LVL1442:
2845:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 14965              		.loc 1 2845 3 is_stmt 1 view .LVU4689
2845:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 14966              		.loc 1 2845 22 is_stmt 0 view .LVU4690
 14967 0010 0023     		movs	r3, #0
 14968 0012 0793     		str	r3, [sp, #28]
 14969 0014 0893     		str	r3, [sp, #32]
 14970 0016 0993     		str	r3, [sp, #36]
 14971 0018 0A93     		str	r3, [sp, #40]
 14972 001a 0B93     		str	r3, [sp, #44]
2846:Core/Src/main.c **** 
 14973              		.loc 1 2846 3 is_stmt 1 view .LVU4691
2846:Core/Src/main.c **** 
 14974              		.loc 1 2846 28 is_stmt 0 view .LVU4692
 14975 001c 0393     		str	r3, [sp, #12]
 14976 001e 0493     		str	r3, [sp, #16]
 14977 0020 0593     		str	r3, [sp, #20]
 14978 0022 0693     		str	r3, [sp, #24]
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14979              		.loc 1 2848 3 is_stmt 1 view .LVU4693
 14980              	.LBB298:
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14981              		.loc 1 2848 3 view .LVU4694
 14982 0024 0193     		str	r3, [sp, #4]
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14983              		.loc 1 2848 3 view .LVU4695
 14984 0026 254A     		ldr	r2, .L1292
 14985 0028 116C     		ldr	r1, [r2, #64]
 14986 002a 41F08051 		orr	r1, r1, #268435456
 14987 002e 1164     		str	r1, [r2, #64]
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14988              		.loc 1 2848 3 view .LVU4696
 14989 0030 126C     		ldr	r2, [r2, #64]
 14990 0032 02F08052 		and	r2, r2, #268435456
 14991 0036 0192     		str	r2, [sp, #4]
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14992              		.loc 1 2848 3 view .LVU4697
 14993 0038 019A     		ldr	r2, [sp, #4]
 14994              	.LBE298:
2848:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 14995              		.loc 1 2848 3 view .LVU4698
2849:Core/Src/main.c **** 
 14996              		.loc 1 2849 3 view .LVU4699
 14997              	.LBB299:
2849:Core/Src/main.c **** 
 14998              		.loc 1 2849 3 view .LVU4700
 14999 003a 0293     		str	r3, [sp, #8]
2849:Core/Src/main.c **** 
 15000              		.loc 1 2849 3 view .LVU4701
 15001 003c 204A     		ldr	r2, .L1292+4
 15002 003e 1168     		ldr	r1, [r2]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 395


 15003 0040 41F48041 		orr	r1, r1, #16384
 15004 0044 1160     		str	r1, [r2]
2849:Core/Src/main.c **** 
 15005              		.loc 1 2849 3 view .LVU4702
 15006 0046 1268     		ldr	r2, [r2]
 15007 0048 02F48042 		and	r2, r2, #16384
 15008 004c 0292     		str	r2, [sp, #8]
2849:Core/Src/main.c **** 
 15009              		.loc 1 2849 3 view .LVU4703
 15010 004e 029A     		ldr	r2, [sp, #8]
 15011              	.LBE299:
2849:Core/Src/main.c **** 
 15012              		.loc 1 2849 3 view .LVU4704
2851:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 15013              		.loc 1 2851 3 view .LVU4705
2851:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 15014              		.loc 1 2851 36 is_stmt 0 view .LVU4706
 15015 0050 0222     		movs	r2, #2
 15016 0052 0C92     		str	r2, [sp, #48]
2852:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 15017              		.loc 1 2852 3 is_stmt 1 view .LVU4707
2852:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 15018              		.loc 1 2852 30 is_stmt 0 view .LVU4708
 15019 0054 0121     		movs	r1, #1
 15020 0056 0F91     		str	r1, [sp, #60]
2853:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 15021              		.loc 1 2853 3 is_stmt 1 view .LVU4709
2853:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 15022              		.loc 1 2853 41 is_stmt 0 view .LVU4710
 15023 0058 1021     		movs	r1, #16
 15024 005a 1091     		str	r1, [sp, #64]
2854:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 15025              		.loc 1 2854 3 is_stmt 1 view .LVU4711
2854:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 15026              		.loc 1 2854 34 is_stmt 0 view .LVU4712
 15027 005c 1292     		str	r2, [sp, #72]
2855:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 15028              		.loc 1 2855 3 is_stmt 1 view .LVU4713
2855:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 15029              		.loc 1 2855 35 is_stmt 0 view .LVU4714
 15030 005e 1393     		str	r3, [sp, #76]
2856:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 15031              		.loc 1 2856 3 is_stmt 1 view .LVU4715
2856:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 15032              		.loc 1 2856 30 is_stmt 0 view .LVU4716
 15033 0060 0823     		movs	r3, #8
 15034 0062 1493     		str	r3, [sp, #80]
2857:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 15035              		.loc 1 2857 3 is_stmt 1 view .LVU4717
2857:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 15036              		.loc 1 2857 30 is_stmt 0 view .LVU4718
 15037 0064 A823     		movs	r3, #168
 15038 0066 1593     		str	r3, [sp, #84]
2858:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 15039              		.loc 1 2858 3 is_stmt 1 view .LVU4719
2858:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 15040              		.loc 1 2858 30 is_stmt 0 view .LVU4720
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 396


 15041 0068 1692     		str	r2, [sp, #88]
2859:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 15042              		.loc 1 2859 3 is_stmt 1 view .LVU4721
2859:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 15043              		.loc 1 2859 30 is_stmt 0 view .LVU4722
 15044 006a 0723     		movs	r3, #7
 15045 006c 1793     		str	r3, [sp, #92]
2860:Core/Src/main.c **** 
 15046              		.loc 1 2860 3 is_stmt 1 view .LVU4723
2860:Core/Src/main.c **** 
 15047              		.loc 1 2860 7 is_stmt 0 view .LVU4724
 15048 006e 2046     		mov	r0, r4
 15049 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 15050              	.LVL1443:
2860:Core/Src/main.c **** 
 15051              		.loc 1 2860 6 discriminator 1 view .LVU4725
 15052 0074 E0B9     		cbnz	r0, .L1289
2862:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 15053              		.loc 1 2862 3 is_stmt 1 view .LVU4726
2862:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 15054              		.loc 1 2862 31 is_stmt 0 view .LVU4727
 15055 0076 0F23     		movs	r3, #15
 15056 0078 0793     		str	r3, [sp, #28]
2863:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 15057              		.loc 1 2863 3 is_stmt 1 view .LVU4728
2863:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 15058              		.loc 1 2863 34 is_stmt 0 view .LVU4729
 15059 007a 0223     		movs	r3, #2
 15060 007c 0893     		str	r3, [sp, #32]
2864:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 15061              		.loc 1 2864 3 is_stmt 1 view .LVU4730
2864:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 15062              		.loc 1 2864 35 is_stmt 0 view .LVU4731
 15063 007e 0023     		movs	r3, #0
 15064 0080 0993     		str	r3, [sp, #36]
2865:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 15065              		.loc 1 2865 3 is_stmt 1 view .LVU4732
2865:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 15066              		.loc 1 2865 36 is_stmt 0 view .LVU4733
 15067 0082 4FF4A053 		mov	r3, #5120
 15068 0086 0A93     		str	r3, [sp, #40]
2866:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) Error_Handler();
 15069              		.loc 1 2866 3 is_stmt 1 view .LVU4734
2866:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) Error_Handler();
 15070              		.loc 1 2866 36 is_stmt 0 view .LVU4735
 15071 0088 4FF48053 		mov	r3, #4096
 15072 008c 0B93     		str	r3, [sp, #44]
2867:Core/Src/main.c **** 
 15073              		.loc 1 2867 3 is_stmt 1 view .LVU4736
2867:Core/Src/main.c **** 
 15074              		.loc 1 2867 7 is_stmt 0 view .LVU4737
 15075 008e 0521     		movs	r1, #5
 15076 0090 07A8     		add	r0, sp, #28
 15077 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 15078              	.LVL1444:
2867:Core/Src/main.c **** 
 15079              		.loc 1 2867 6 discriminator 1 view .LVU4738
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 397


 15080 0096 68B9     		cbnz	r0, .L1290
2869:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 15081              		.loc 1 2869 3 is_stmt 1 view .LVU4739
2869:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 15082              		.loc 1 2869 44 is_stmt 0 view .LVU4740
 15083 0098 0123     		movs	r3, #1
 15084 009a 0393     		str	r3, [sp, #12]
2870:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 15085              		.loc 1 2870 3 is_stmt 1 view .LVU4741
2870:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 15086              		.loc 1 2870 38 is_stmt 0 view .LVU4742
 15087 009c C023     		movs	r3, #192
 15088 009e 0493     		str	r3, [sp, #16]
2871:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) Error_Handler();
 15089              		.loc 1 2871 3 is_stmt 1 view .LVU4743
2871:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) Error_Handler();
 15090              		.loc 1 2871 38 is_stmt 0 view .LVU4744
 15091 00a0 0223     		movs	r3, #2
 15092 00a2 0593     		str	r3, [sp, #20]
2872:Core/Src/main.c **** }
 15093              		.loc 1 2872 3 is_stmt 1 view .LVU4745
2872:Core/Src/main.c **** }
 15094              		.loc 1 2872 7 is_stmt 0 view .LVU4746
 15095 00a4 03A8     		add	r0, sp, #12
 15096 00a6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 15097              	.LVL1445:
2872:Core/Src/main.c **** }
 15098              		.loc 1 2872 6 discriminator 1 view .LVU4747
 15099 00aa 28B9     		cbnz	r0, .L1291
2873:Core/Src/main.c **** 
 15100              		.loc 1 2873 1 view .LVU4748
 15101 00ac 18B0     		add	sp, sp, #96
 15102              	.LCFI93:
 15103              		.cfi_remember_state
 15104              		.cfi_def_cfa_offset 8
 15105              		@ sp needed
 15106 00ae 10BD     		pop	{r4, pc}
 15107              	.L1289:
 15108              	.LCFI94:
 15109              		.cfi_restore_state
2860:Core/Src/main.c **** 
 15110              		.loc 1 2860 56 is_stmt 1 discriminator 1 view .LVU4749
 15111 00b0 FFF7FEFF 		bl	Error_Handler
 15112              	.LVL1446:
 15113              	.L1290:
2867:Core/Src/main.c **** 
 15114              		.loc 1 2867 75 discriminator 1 view .LVU4750
 15115 00b4 FFF7FEFF 		bl	Error_Handler
 15116              	.LVL1447:
 15117              	.L1291:
2872:Core/Src/main.c **** }
 15118              		.loc 1 2872 66 discriminator 1 view .LVU4751
 15119 00b8 FFF7FEFF 		bl	Error_Handler
 15120              	.LVL1448:
 15121              	.L1293:
 15122              		.align	2
 15123              	.L1292:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 398


 15124 00bc 00380240 		.word	1073887232
 15125 00c0 00700040 		.word	1073770496
 15126              		.cfi_endproc
 15127              	.LFE184:
 15129              		.section	.text.main,"ax",%progbits
 15130              		.align	1
 15131              		.global	main
 15132              		.syntax unified
 15133              		.thumb
 15134              		.thumb_func
 15136              	main:
 15137              	.LFB183:
2737:Core/Src/main.c ****   HAL_Init();
 15138              		.loc 1 2737 1 view -0
 15139              		.cfi_startproc
 15140              		@ args = 0, pretend = 0, frame = 0
 15141              		@ frame_needed = 0, uses_anonymous_args = 0
 15142 0000 38B5     		push	{r3, r4, r5, lr}
 15143              	.LCFI95:
 15144              		.cfi_def_cfa_offset 16
 15145              		.cfi_offset 3, -16
 15146              		.cfi_offset 4, -12
 15147              		.cfi_offset 5, -8
 15148              		.cfi_offset 14, -4
2738:Core/Src/main.c ****   Debug_LED_Init();
 15149              		.loc 1 2738 3 view .LVU4753
 15150 0002 FFF7FEFF 		bl	HAL_Init
 15151              	.LVL1449:
2739:Core/Src/main.c **** 
 15152              		.loc 1 2739 3 view .LVU4754
 15153 0006 FFF7FEFF 		bl	Debug_LED_Init
 15154              	.LVL1450:
2741:Core/Src/main.c ****   SystemClock_Config();
 15155              		.loc 1 2741 3 view .LVU4755
 15156 000a 0320     		movs	r0, #3
 15157 000c FFF7FEFF 		bl	Debug_LED_Blink
 15158              	.LVL1451:
2742:Core/Src/main.c ****   Debug_LED_Blink(5);
 15159              		.loc 1 2742 3 view .LVU4756
 15160 0010 FFF7FEFF 		bl	SystemClock_Config
 15161              	.LVL1452:
2743:Core/Src/main.c **** 
 15162              		.loc 1 2743 3 view .LVU4757
 15163 0014 0520     		movs	r0, #5
 15164 0016 FFF7FEFF 		bl	Debug_LED_Blink
 15165              	.LVL1453:
2745:Core/Src/main.c ****   MX_DMA_Init();
 15166              		.loc 1 2745 3 view .LVU4758
 15167 001a FFF7FEFF 		bl	MX_GPIO_Init
 15168              	.LVL1454:
2746:Core/Src/main.c ****   MX_SPI1_Init();
 15169              		.loc 1 2746 3 view .LVU4759
 15170 001e FFF7FEFF 		bl	MX_DMA_Init
 15171              	.LVL1455:
2747:Core/Src/main.c ****   MX_SDIO_SD_Init();
 15172              		.loc 1 2747 3 view .LVU4760
 15173 0022 FFF7FEFF 		bl	MX_SPI1_Init
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 399


 15174              	.LVL1456:
2748:Core/Src/main.c ****   MX_I2S2_Init();
 15175              		.loc 1 2748 3 view .LVU4761
 15176 0026 FFF7FEFF 		bl	MX_SDIO_SD_Init
 15177              	.LVL1457:
2749:Core/Src/main.c ****   Debug_LED_Blink(2);
 15178              		.loc 1 2749 3 view .LVU4762
 15179 002a FFF7FEFF 		bl	MX_I2S2_Init
 15180              	.LVL1458:
2750:Core/Src/main.c **** 
 15181              		.loc 1 2750 3 view .LVU4763
 15182 002e 0220     		movs	r0, #2
 15183 0030 FFF7FEFF 		bl	Debug_LED_Blink
 15184              	.LVL1459:
2753:Core/Src/main.c **** 
 15185              		.loc 1 2753 3 view .LVU4764
 15186 0034 FFF7FEFF 		bl	SpiRearmReceive
 15187              	.LVL1460:
2755:Core/Src/main.c ****   g_samplesLoadedMask = 0U;
 15188              		.loc 1 2755 3 view .LVU4765
 15189 0038 534A     		ldr	r2, .L1312
 15190 003a 0021     		movs	r1, #0
 15191 003c 5348     		ldr	r0, .L1312+4
 15192 003e FFF7FEFF 		bl	memset
 15193              	.LVL1461:
2756:Core/Src/main.c **** 
 15194              		.loc 1 2756 3 view .LVU4766
2756:Core/Src/main.c **** 
 15195              		.loc 1 2756 23 is_stmt 0 view .LVU4767
 15196 0042 0024     		movs	r4, #0
 15197 0044 524B     		ldr	r3, .L1312+8
 15198 0046 1C60     		str	r4, [r3]
2763:Core/Src/main.c ****   static const PadSrc map[NUM_INSTRUMENTS] = {
 15199              		.loc 1 2763 3 is_stmt 1 view .LVU4768
2764:Core/Src/main.c ****     { "RED808~1", "808 BD 3-1.wav" },  /* 0  BD - Bass Drum           */
 15200              		.loc 1 2764 3 view .LVU4769
2783:Core/Src/main.c ****   {
 15201              		.loc 1 2783 3 view .LVU4770
 15202              	.LBB300:
2783:Core/Src/main.c ****   {
 15203              		.loc 1 2783 8 view .LVU4771
 15204              	.LVL1462:
2783:Core/Src/main.c ****   {
 15205              		.loc 1 2783 3 is_stmt 0 view .LVU4772
 15206 0048 14E0     		b	.L1295
 15207              	.LVL1463:
 15208              	.L1296:
 15209              	.LBB301:
2788:Core/Src/main.c ****       ok = LoadInstrumentFromFolder(map[i].dir, &g_samples[i]);
 15210              		.loc 1 2788 10 is_stmt 1 view .LVU4773
2788:Core/Src/main.c ****       ok = LoadInstrumentFromFolder(map[i].dir, &g_samples[i]);
 15211              		.loc 1 2788 20 is_stmt 0 view .LVU4774
 15212 004a 524B     		ldr	r3, .L1312+12
 15213 004c 53F83400 		ldr	r0, [r3, r4, lsl #3]
2788:Core/Src/main.c ****       ok = LoadInstrumentFromFolder(map[i].dir, &g_samples[i]);
 15214              		.loc 1 2788 13 view .LVU4775
 15215 0050 38B1     		cbz	r0, .L1298
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 400


2789:Core/Src/main.c **** 
 15216              		.loc 1 2789 7 is_stmt 1 view .LVU4776
2789:Core/Src/main.c **** 
 15217              		.loc 1 2789 12 is_stmt 0 view .LVU4777
 15218 0052 41F27871 		movw	r1, #6008
 15219 0056 4D4B     		ldr	r3, .L1312+4
 15220 0058 01FB0431 		mla	r1, r1, r4, r3
 15221 005c FFF7FEFF 		bl	LoadInstrumentFromFolder
 15222              	.LVL1464:
 15223 0060 1AE0     		b	.L1297
 15224              	.LVL1465:
 15225              	.L1298:
2792:Core/Src/main.c ****   }
 15226              		.loc 1 2792 7 is_stmt 1 view .LVU4778
 15227 0062 41F27871 		movw	r1, #6008
 15228 0066 494B     		ldr	r3, .L1312+4
 15229 0068 01FB0431 		mla	r1, r1, r4, r3
 15230 006c E0B2     		uxtb	r0, r4
 15231 006e FFF7FEFF 		bl	GenerateFallbackSample
 15232              	.LVL1466:
 15233              	.L1299:
2792:Core/Src/main.c ****   }
 15234              		.loc 1 2792 7 is_stmt 0 view .LVU4779
 15235              	.LBE301:
2783:Core/Src/main.c ****   {
 15236              		.loc 1 2783 46 is_stmt 1 discriminator 2 view .LVU4780
 15237 0072 0134     		adds	r4, r4, #1
 15238              	.LVL1467:
 15239              	.L1295:
2783:Core/Src/main.c ****   {
 15240              		.loc 1 2783 26 discriminator 1 view .LVU4781
 15241 0074 0F2C     		cmp	r4, #15
 15242 0076 12D8     		bhi	.L1309
 15243              	.LBB302:
2785:Core/Src/main.c ****     if (map[i].file != NULL)
 15244              		.loc 1 2785 5 view .LVU4782
 15245              	.LVL1468:
2786:Core/Src/main.c ****       ok = LoadInstrumentFromFile(map[i].dir, map[i].file, &g_samples[i]);
 15246              		.loc 1 2786 5 view .LVU4783
2786:Core/Src/main.c ****       ok = LoadInstrumentFromFile(map[i].dir, map[i].file, &g_samples[i]);
 15247              		.loc 1 2786 15 is_stmt 0 view .LVU4784
 15248 0078 464B     		ldr	r3, .L1312+12
 15249 007a 03EBC403 		add	r3, r3, r4, lsl #3
 15250 007e 5968     		ldr	r1, [r3, #4]
2786:Core/Src/main.c ****       ok = LoadInstrumentFromFile(map[i].dir, map[i].file, &g_samples[i]);
 15251              		.loc 1 2786 8 view .LVU4785
 15252 0080 0029     		cmp	r1, #0
 15253 0082 E2D0     		beq	.L1296
2787:Core/Src/main.c ****     else if (map[i].dir != NULL)
 15254              		.loc 1 2787 7 is_stmt 1 view .LVU4786
2787:Core/Src/main.c ****     else if (map[i].dir != NULL)
 15255              		.loc 1 2787 12 is_stmt 0 view .LVU4787
 15256 0084 41F27872 		movw	r2, #6008
 15257 0088 404B     		ldr	r3, .L1312+4
 15258 008a 02FB0432 		mla	r2, r2, r4, r3
 15259 008e 414B     		ldr	r3, .L1312+12
 15260 0090 53F83400 		ldr	r0, [r3, r4, lsl #3]
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 401


 15261 0094 FFF7FEFF 		bl	LoadInstrumentFromFile
 15262              	.LVL1469:
 15263              	.L1297:
2791:Core/Src/main.c ****       GenerateFallbackSample((uint8_t)i, &g_samples[i]);
 15264              		.loc 1 2791 5 is_stmt 1 view .LVU4788
2791:Core/Src/main.c ****       GenerateFallbackSample((uint8_t)i, &g_samples[i]);
 15265              		.loc 1 2791 8 is_stmt 0 view .LVU4789
 15266 0098 0028     		cmp	r0, #0
 15267 009a EAD0     		beq	.L1299
 15268 009c E1E7     		b	.L1298
 15269              	.LVL1470:
 15270              	.L1309:
2791:Core/Src/main.c ****       GenerateFallbackSample((uint8_t)i, &g_samples[i]);
 15271              		.loc 1 2791 8 view .LVU4790
 15272              	.LBE302:
 15273              	.LBE300:
2795:Core/Src/main.c ****   g_samplesToNextStep = 1;
 15274              		.loc 1 2795 3 is_stmt 1 view .LVU4791
2795:Core/Src/main.c ****   g_samplesToNextStep = 1;
 15275              		.loc 1 2795 20 is_stmt 0 view .LVU4792
 15276 009e 3E4B     		ldr	r3, .L1312+16
 15277 00a0 41F61642 		movw	r2, #7190
 15278 00a4 1A60     		str	r2, [r3]
2796:Core/Src/main.c ****   g_step = 0;
 15279              		.loc 1 2796 3 is_stmt 1 view .LVU4793
2796:Core/Src/main.c ****   g_step = 0;
 15280              		.loc 1 2796 23 is_stmt 0 view .LVU4794
 15281 00a6 0122     		movs	r2, #1
 15282 00a8 3C4B     		ldr	r3, .L1312+20
 15283 00aa 1A60     		str	r2, [r3]
2797:Core/Src/main.c ****   g_songStep = 0;
 15284              		.loc 1 2797 3 is_stmt 1 view .LVU4795
2797:Core/Src/main.c ****   g_songStep = 0;
 15285              		.loc 1 2797 10 is_stmt 0 view .LVU4796
 15286 00ac 0024     		movs	r4, #0
 15287              	.LVL1471:
2797:Core/Src/main.c ****   g_songStep = 0;
 15288              		.loc 1 2797 10 view .LVU4797
 15289 00ae 3C4B     		ldr	r3, .L1312+24
 15290 00b0 1C60     		str	r4, [r3]
2798:Core/Src/main.c ****   g_demoSeqEnabled = 0U;   /* demo OFF: solo suena por triggers */
 15291              		.loc 1 2798 3 is_stmt 1 view .LVU4798
2798:Core/Src/main.c ****   g_demoSeqEnabled = 0U;   /* demo OFF: solo suena por triggers */
 15292              		.loc 1 2798 14 is_stmt 0 view .LVU4799
 15293 00b2 3C4B     		ldr	r3, .L1312+28
 15294 00b4 1C60     		str	r4, [r3]
2799:Core/Src/main.c **** 
 15295              		.loc 1 2799 3 is_stmt 1 view .LVU4800
2799:Core/Src/main.c **** 
 15296              		.loc 1 2799 20 is_stmt 0 view .LVU4801
 15297 00b6 3C4B     		ldr	r3, .L1312+32
 15298 00b8 1C70     		strb	r4, [r3]
2801:Core/Src/main.c **** 
 15299              		.loc 1 2801 3 is_stmt 1 view .LVU4802
 15300 00ba 4021     		movs	r1, #64
 15301 00bc 3B48     		ldr	r0, .L1312+36
 15302 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 402


 15303              	.LVL1472:
2804:Core/Src/main.c ****   RenderDemoBuffer(i2sBuf + AUDIO_TX_WORDS,   AUDIO_TX_WORDS);  /* buf B */
 15304              		.loc 1 2804 3 view .LVU4803
 15305 00c2 3B4D     		ldr	r5, .L1312+40
 15306 00c4 4FF48051 		mov	r1, #4096
 15307 00c8 2846     		mov	r0, r5
 15308 00ca FFF7FEFF 		bl	RenderDemoBuffer
 15309              	.LVL1473:
2805:Core/Src/main.c **** 
 15310              		.loc 1 2805 3 view .LVU4804
 15311 00ce 4FF48051 		mov	r1, #4096
 15312 00d2 05F50050 		add	r0, r5, #8192
 15313 00d6 FFF7FEFF 		bl	RenderDemoBuffer
 15314              	.LVL1474:
2808:Core/Src/main.c ****   g_audioLastCbTick = HAL_GetTick();
 15315              		.loc 1 2808 3 view .LVU4805
2808:Core/Src/main.c ****   g_audioLastCbTick = HAL_GetTick();
 15316              		.loc 1 2808 19 is_stmt 0 view .LVU4806
 15317 00da 364B     		ldr	r3, .L1312+44
 15318 00dc FF22     		movs	r2, #255
 15319 00de 1A70     		strb	r2, [r3]
2809:Core/Src/main.c ****   for (uint32_t tries = 0; tries < 6U; tries++)
 15320              		.loc 1 2809 3 is_stmt 1 view .LVU4807
2809:Core/Src/main.c ****   for (uint32_t tries = 0; tries < 6U; tries++)
 15321              		.loc 1 2809 23 is_stmt 0 view .LVU4808
 15322 00e0 FFF7FEFF 		bl	HAL_GetTick
 15323              	.LVL1475:
2809:Core/Src/main.c ****   for (uint32_t tries = 0; tries < 6U; tries++)
 15324              		.loc 1 2809 21 discriminator 1 view .LVU4809
 15325 00e4 344B     		ldr	r3, .L1312+48
 15326 00e6 1860     		str	r0, [r3]
2810:Core/Src/main.c ****   {
 15327              		.loc 1 2810 3 is_stmt 1 view .LVU4810
 15328              	.LBB303:
2810:Core/Src/main.c ****   {
 15329              		.loc 1 2810 8 view .LVU4811
 15330              	.LVL1476:
 15331              	.L1301:
2810:Core/Src/main.c ****   {
 15332              		.loc 1 2810 34 discriminator 1 view .LVU4812
 15333 00e8 052C     		cmp	r4, #5
 15334 00ea 12D8     		bhi	.L1306
2812:Core/Src/main.c ****     HAL_I2S_DMAStop(&hi2s2);
 15335              		.loc 1 2812 5 view .LVU4813
2812:Core/Src/main.c ****     HAL_I2S_DMAStop(&hi2s2);
 15336              		.loc 1 2812 9 is_stmt 0 view .LVU4814
 15337 00ec 4FF40052 		mov	r2, #8192
 15338 00f0 2F49     		ldr	r1, .L1312+40
 15339 00f2 3248     		ldr	r0, .L1312+52
 15340 00f4 FFF7FEFF 		bl	HAL_I2S_Transmit_DMA
 15341              	.LVL1477:
2812:Core/Src/main.c ****     HAL_I2S_DMAStop(&hi2s2);
 15342              		.loc 1 2812 8 discriminator 1 view .LVU4815
 15343 00f8 58B1     		cbz	r0, .L1306
2813:Core/Src/main.c ****     HAL_Delay(1);
 15344              		.loc 1 2813 5 is_stmt 1 view .LVU4816
 15345 00fa 3048     		ldr	r0, .L1312+52
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 403


 15346 00fc FFF7FEFF 		bl	HAL_I2S_DMAStop
 15347              	.LVL1478:
2814:Core/Src/main.c ****     if (tries == 5U) Error_Handler();
 15348              		.loc 1 2814 5 view .LVU4817
 15349 0100 0120     		movs	r0, #1
 15350 0102 FFF7FEFF 		bl	HAL_Delay
 15351              	.LVL1479:
2815:Core/Src/main.c ****   }
 15352              		.loc 1 2815 5 view .LVU4818
2815:Core/Src/main.c ****   }
 15353              		.loc 1 2815 8 is_stmt 0 view .LVU4819
 15354 0106 052C     		cmp	r4, #5
 15355 0108 01D0     		beq	.L1310
2810:Core/Src/main.c ****   {
 15356              		.loc 1 2810 45 is_stmt 1 discriminator 2 view .LVU4820
 15357 010a 0134     		adds	r4, r4, #1
 15358              	.LVL1480:
2810:Core/Src/main.c ****   {
 15359              		.loc 1 2810 45 is_stmt 0 discriminator 2 view .LVU4821
 15360 010c ECE7     		b	.L1301
 15361              	.LVL1481:
 15362              	.L1310:
2815:Core/Src/main.c ****   }
 15363              		.loc 1 2815 22 is_stmt 1 discriminator 1 view .LVU4822
 15364 010e FFF7FEFF 		bl	Error_Handler
 15365              	.LVL1482:
 15366              	.L1306:
2815:Core/Src/main.c ****   }
 15367              		.loc 1 2815 22 is_stmt 0 discriminator 1 view .LVU4823
 15368              	.LBE303:
2818:Core/Src/main.c ****   {
 15369              		.loc 1 2818 3 is_stmt 1 view .LVU4824
2821:Core/Src/main.c ****     {
 15370              		.loc 1 2821 5 view .LVU4825
2821:Core/Src/main.c ****     {
 15371              		.loc 1 2821 10 is_stmt 0 view .LVU4826
 15372 0112 FFF7FEFF 		bl	HAL_GetTick
 15373              	.LVL1483:
2821:Core/Src/main.c ****     {
 15374              		.loc 1 2821 24 discriminator 1 view .LVU4827
 15375 0116 284B     		ldr	r3, .L1312+48
 15376 0118 1B68     		ldr	r3, [r3]
 15377 011a C01A     		subs	r0, r0, r3
2821:Core/Src/main.c ****     {
 15378              		.loc 1 2821 8 discriminator 1 view .LVU4828
 15379 011c 7828     		cmp	r0, #120
 15380 011e 12D8     		bhi	.L1311
 15381              	.L1305:
2832:Core/Src/main.c ****     {
 15382              		.loc 1 2832 5 is_stmt 1 view .LVU4829
2832:Core/Src/main.c ****     {
 15383              		.loc 1 2832 25 is_stmt 0 view .LVU4830
 15384 0120 244B     		ldr	r3, .L1312+44
 15385 0122 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2832:Core/Src/main.c ****     {
 15386              		.loc 1 2832 8 view .LVU4831
 15387 0124 FF2B     		cmp	r3, #255
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 404


 15388 0126 F4D0     		beq	.L1306
 15389              	.LBB304:
2834:Core/Src/main.c ****       g_audioFillHalf = 0xFFU;
 15390              		.loc 1 2834 7 is_stmt 1 view .LVU4832
2834:Core/Src/main.c ****       g_audioFillHalf = 0xFFU;
 15391              		.loc 1 2834 15 is_stmt 0 view .LVU4833
 15392 0128 224B     		ldr	r3, .L1312+44
 15393 012a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 15394 012c E4B2     		uxtb	r4, r4
 15395              	.LVL1484:
2835:Core/Src/main.c ****       ProcessSpiTriggers();
 15396              		.loc 1 2835 7 is_stmt 1 view .LVU4834
2835:Core/Src/main.c ****       ProcessSpiTriggers();
 15397              		.loc 1 2835 23 is_stmt 0 view .LVU4835
 15398 012e FF22     		movs	r2, #255
 15399 0130 1A70     		strb	r2, [r3]
2836:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf + free_half * AUDIO_TX_WORDS, AUDIO_TX_WORDS);
 15400              		.loc 1 2836 7 is_stmt 1 view .LVU4836
 15401 0132 FFF7FEFF 		bl	ProcessSpiTriggers
 15402              	.LVL1485:
2837:Core/Src/main.c ****     }
 15403              		.loc 1 2837 7 view .LVU4837
 15404 0136 4FF48051 		mov	r1, #4096
 15405 013a 1D48     		ldr	r0, .L1312+40
 15406 013c 00EB4430 		add	r0, r0, r4, lsl #13
 15407 0140 FFF7FEFF 		bl	RenderDemoBuffer
 15408              	.LVL1486:
 15409 0144 E5E7     		b	.L1306
 15410              	.LVL1487:
 15411              	.L1311:
2837:Core/Src/main.c ****     }
 15412              		.loc 1 2837 7 is_stmt 0 view .LVU4838
 15413              	.LBE304:
2823:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf,                    AUDIO_TX_WORDS);
 15414              		.loc 1 2823 7 is_stmt 1 view .LVU4839
2823:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf,                    AUDIO_TX_WORDS);
 15415              		.loc 1 2823 23 is_stmt 0 view .LVU4840
 15416 0146 1B4B     		ldr	r3, .L1312+44
 15417 0148 FF22     		movs	r2, #255
 15418 014a 1A70     		strb	r2, [r3]
2824:Core/Src/main.c ****       RenderDemoBuffer(i2sBuf + AUDIO_TX_WORDS,   AUDIO_TX_WORDS);
 15419              		.loc 1 2824 7 is_stmt 1 view .LVU4841
 15420 014c 184C     		ldr	r4, .L1312+40
 15421 014e 4FF48051 		mov	r1, #4096
 15422 0152 2046     		mov	r0, r4
 15423 0154 FFF7FEFF 		bl	RenderDemoBuffer
 15424              	.LVL1488:
2825:Core/Src/main.c ****       HAL_I2S_DMAStop(&hi2s2);
 15425              		.loc 1 2825 7 view .LVU4842
 15426 0158 4FF48051 		mov	r1, #4096
 15427 015c 04F50050 		add	r0, r4, #8192
 15428 0160 FFF7FEFF 		bl	RenderDemoBuffer
 15429              	.LVL1489:
2826:Core/Src/main.c ****       if (HAL_I2S_Transmit_DMA(&hi2s2, i2sBuf, AUDIO_TX_WORDS_FULL) == HAL_OK)
 15430              		.loc 1 2826 7 view .LVU4843
 15431 0164 154D     		ldr	r5, .L1312+52
 15432 0166 2846     		mov	r0, r5
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 405


 15433 0168 FFF7FEFF 		bl	HAL_I2S_DMAStop
 15434              	.LVL1490:
2827:Core/Src/main.c ****         g_audioLastCbTick = HAL_GetTick();
 15435              		.loc 1 2827 7 view .LVU4844
2827:Core/Src/main.c ****         g_audioLastCbTick = HAL_GetTick();
 15436              		.loc 1 2827 11 is_stmt 0 view .LVU4845
 15437 016c 4FF40052 		mov	r2, #8192
 15438 0170 2146     		mov	r1, r4
 15439 0172 2846     		mov	r0, r5
 15440 0174 FFF7FEFF 		bl	HAL_I2S_Transmit_DMA
 15441              	.LVL1491:
2827:Core/Src/main.c ****         g_audioLastCbTick = HAL_GetTick();
 15442              		.loc 1 2827 10 discriminator 1 view .LVU4846
 15443 0178 0028     		cmp	r0, #0
 15444 017a D1D1     		bne	.L1305
2828:Core/Src/main.c ****     }
 15445              		.loc 1 2828 9 is_stmt 1 view .LVU4847
2828:Core/Src/main.c ****     }
 15446              		.loc 1 2828 29 is_stmt 0 view .LVU4848
 15447 017c FFF7FEFF 		bl	HAL_GetTick
 15448              	.LVL1492:
2828:Core/Src/main.c ****     }
 15449              		.loc 1 2828 27 discriminator 1 view .LVU4849
 15450 0180 0D4B     		ldr	r3, .L1312+48
 15451 0182 1860     		str	r0, [r3]
 15452 0184 CCE7     		b	.L1305
 15453              	.L1313:
 15454 0186 00BF     		.align	2
 15455              	.L1312:
 15456 0188 80770100 		.word	96128
 15457 018c 00000000 		.word	g_samples
 15458 0190 00000000 		.word	g_samplesLoadedMask
 15459 0194 00000000 		.word	map.1
 15460 0198 00000000 		.word	g_samplesPerStep
 15461 019c 00000000 		.word	g_samplesToNextStep
 15462 01a0 00000000 		.word	g_step
 15463 01a4 00000000 		.word	g_songStep
 15464 01a8 00000000 		.word	g_demoSeqEnabled
 15465 01ac 00000240 		.word	1073872896
 15466 01b0 00000000 		.word	i2sBuf
 15467 01b4 00000000 		.word	g_audioFillHalf
 15468 01b8 00000000 		.word	g_audioLastCbTick
 15469 01bc 00000000 		.word	hi2s2
 15470              		.cfi_endproc
 15471              	.LFE183:
 15473              		.section	.rodata.off.0,"a"
 15474              		.align	2
 15477              	off.0:
 15478 0000 01030507 		.ascii	"\001\003\005\007\011\016\020\022\024\026\030\034\036"
 15478      090E1012 
 15478      1416181C 
 15478      1E
 15479              		.section	.rodata.str1.4,"aMS",%progbits,1
 15480              		.align	2
 15481              	.LC5:
 15482 0000 52454438 		.ascii	"RED808~1\000"
 15482      30387E31 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 406


 15482      00
 15483 0009 000000   		.align	2
 15484              	.LC6:
 15485 000c 38303820 		.ascii	"808 BD 3-1.wav\000"
 15485      42442033 
 15485      2D312E77 
 15485      617600
 15486 001b 00       		.align	2
 15487              	.LC7:
 15488 001c 38303820 		.ascii	"808 SD 1-5.wav\000"
 15488      53442031 
 15488      2D352E77 
 15488      617600
 15489 002b 00       		.align	2
 15490              	.LC8:
 15491 002c 38303820 		.ascii	"808 HH.wav\000"
 15491      48482E77 
 15491      617600
 15492 0037 00       		.align	2
 15493              	.LC9:
 15494 0038 38303820 		.ascii	"808 OH 1.wav\000"
 15494      4F482031 
 15494      2E776176 
 15494      00
 15495 0045 000000   		.align	2
 15496              	.LC10:
 15497 0048 38303820 		.ascii	"808 CY 3-1.wav\000"
 15497      43592033 
 15497      2D312E77 
 15497      617600
 15498 0057 00       		.align	2
 15499              	.LC11:
 15500 0058 38303820 		.ascii	"808 CP.wav\000"
 15500      43502E77 
 15500      617600
 15501 0063 00       		.align	2
 15502              	.LC12:
 15503 0064 38303820 		.ascii	"808 RS.wav\000"
 15503      52532E77 
 15503      617600
 15504 006f 00       		.align	2
 15505              	.LC13:
 15506 0070 38303820 		.ascii	"808 COW.wav\000"
 15506      434F572E 
 15506      77617600 
 15507              		.align	2
 15508              	.LC14:
 15509 007c 4C5400   		.ascii	"LT\000"
 15510 007f 00       		.align	2
 15511              	.LC15:
 15512 0080 4D5400   		.ascii	"MT\000"
 15513 0083 00       		.align	2
 15514              	.LC16:
 15515 0084 38303820 		.ascii	"808 HT 3.wav\000"
 15515      48542033 
 15515      2E776176 
 15515      00
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 407


 15516 0091 000000   		.align	2
 15517              	.LC17:
 15518 0094 38303820 		.ascii	"808 MA.wav\000"
 15518      4D412E77 
 15518      617600
 15519 009f 00       		.align	2
 15520              	.LC18:
 15521 00a0 38303820 		.ascii	"808 CL.wav\000"
 15521      434C2E77 
 15521      617600
 15522 00ab 00       		.align	2
 15523              	.LC19:
 15524 00ac 38303820 		.ascii	"808 HC 1.wav\000"
 15524      48432031 
 15524      2E776176 
 15524      00
 15525 00b9 000000   		.align	2
 15526              	.LC20:
 15527 00bc 38303820 		.ascii	"808 MC 3.wav\000"
 15527      4D432033 
 15527      2E776176 
 15527      00
 15528 00c9 000000   		.align	2
 15529              	.LC21:
 15530 00cc 4C4300   		.ascii	"LC\000"
 15531              		.section	.rodata.map.1,"a"
 15532              		.align	2
 15535              	map.1:
 15536 0000 00000000 		.word	.LC5
 15537 0004 0C000000 		.word	.LC6
 15538 0008 00000000 		.word	.LC5
 15539 000c 1C000000 		.word	.LC7
 15540 0010 00000000 		.word	.LC5
 15541 0014 2C000000 		.word	.LC8
 15542 0018 00000000 		.word	.LC5
 15543 001c 38000000 		.word	.LC9
 15544 0020 00000000 		.word	.LC5
 15545 0024 48000000 		.word	.LC10
 15546 0028 00000000 		.word	.LC5
 15547 002c 58000000 		.word	.LC11
 15548 0030 00000000 		.word	.LC5
 15549 0034 64000000 		.word	.LC12
 15550 0038 00000000 		.word	.LC5
 15551 003c 70000000 		.word	.LC13
 15552 0040 7C000000 		.word	.LC14
 15553 0044 00000000 		.word	0
 15554 0048 80000000 		.word	.LC15
 15555 004c 00000000 		.word	0
 15556 0050 00000000 		.word	.LC5
 15557 0054 84000000 		.word	.LC16
 15558 0058 00000000 		.word	.LC5
 15559 005c 94000000 		.word	.LC17
 15560 0060 00000000 		.word	.LC5
 15561 0064 A0000000 		.word	.LC18
 15562 0068 00000000 		.word	.LC5
 15563 006c AC000000 		.word	.LC19
 15564 0070 00000000 		.word	.LC5
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 408


 15565 0074 BC000000 		.word	.LC20
 15566 0078 CC000000 		.word	.LC21
 15567 007c 00000000 		.word	0
 15568              		.section	.ccmram,"aw"
 15569              		.align	2
 15572              	g_trackFlangerBuf:
 15573 0000 00000000 		.space	16384
 15573      00000000 
 15573      00000000 
 15573      00000000 
 15573      00000000 
 15574              		.align	2
 15577              	g_trackEchoBuf:
 15578 4000 00000000 		.space	16384
 15578      00000000 
 15578      00000000 
 15578      00000000 
 15578      00000000 
 15579              		.section	.bss.g_sidechain,"aw",%nobits
 15580              		.align	2
 15583              	g_sidechain:
 15584 0000 00000000 		.space	10
 15584      00000000 
 15584      0000
 15585              		.section	.bss.g_trackComp,"aw",%nobits
 15586              		.align	2
 15589              	g_trackComp:
 15590 0000 00000000 		.space	128
 15590      00000000 
 15590      00000000 
 15590      00000000 
 15590      00000000 
 15591              		.section	.bss.g_trackFlanger,"aw",%nobits
 15592              		.align	2
 15595              	g_trackFlanger:
 15596 0000 00000000 		.space	160
 15596      00000000 
 15596      00000000 
 15596      00000000 
 15596      00000000 
 15597              		.section	.bss.g_trackEcho,"aw",%nobits
 15598              		.align	2
 15601              	g_trackEcho:
 15602 0000 00000000 		.space	128
 15602      00000000 
 15602      00000000 
 15602      00000000 
 15602      00000000 
 15603              		.section	.bss.g_sampleUpload,"aw",%nobits
 15604              		.align	2
 15607              	g_sampleUpload:
 15608 0000 00000000 		.space	12
 15608      00000000 
 15608      00000000 
 15609              		.section	.data.g_noiseState,"aw"
 15610              		.align	2
 15613              	g_noiseState:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 409


 15614 0000 78563412 		.word	305419896
 15615              		.section	.data.g_abMasterTrimQ8,"aw"
 15618              	g_abMasterTrimQ8:
 15619 0000 E8       		.byte	-24
 15620              		.section	.data.g_abLiveTrimQ8,"aw"
 15623              	g_abLiveTrimQ8:
 15624 0000 EC       		.byte	-20
 15625              		.section	.data.g_abSeqTrimQ8,"aw"
 15628              	g_abSeqTrimQ8:
 15629 0000 F2       		.byte	-14
 15630              		.section	.bss.g_padTurnCounter,"aw",%nobits
 15631              		.align	2
 15634              	g_padTurnCounter:
 15635 0000 00000000 		.space	32
 15635      00000000 
 15635      00000000 
 15635      00000000 
 15635      00000000 
 15636              		.section	.bss.g_padTurnPhase,"aw",%nobits
 15637              		.align	2
 15640              	g_padTurnPhase:
 15641 0000 00000000 		.space	32
 15641      00000000 
 15641      00000000 
 15641      00000000 
 15641      00000000 
 15642              		.section	.bss.g_padTurnNoiseQ8,"aw",%nobits
 15643              		.align	2
 15646              	g_padTurnNoiseQ8:
 15647 0000 00000000 		.space	16
 15647      00000000 
 15647      00000000 
 15647      00000000 
 15648              		.section	.bss.g_padTurnRateQ8,"aw",%nobits
 15649              		.align	2
 15652              	g_padTurnRateQ8:
 15653 0000 00000000 		.space	32
 15653      00000000 
 15653      00000000 
 15653      00000000 
 15653      00000000 
 15654              		.section	.data.g_padTurnBackspinMs,"aw"
 15655              		.align	2
 15658              	g_padTurnBackspinMs:
 15659 0000 7800     		.short	120
 15660 0002 7800     		.short	120
 15661 0004 7800     		.short	120
 15662 0006 7800     		.short	120
 15663 0008 7800     		.short	120
 15664 000a 7800     		.short	120
 15665 000c 7800     		.short	120
 15666 000e 7800     		.short	120
 15667 0010 7800     		.short	120
 15668 0012 7800     		.short	120
 15669 0014 7800     		.short	120
 15670 0016 7800     		.short	120
 15671 0018 7800     		.short	120
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 410


 15672 001a 7800     		.short	120
 15673 001c 7800     		.short	120
 15674 001e 7800     		.short	120
 15675              		.section	.data.g_padTurnBrakeMs,"aw"
 15676              		.align	2
 15679              	g_padTurnBrakeMs:
 15680 0000 9600     		.short	150
 15681 0002 9600     		.short	150
 15682 0004 9600     		.short	150
 15683 0006 9600     		.short	150
 15684 0008 9600     		.short	150
 15685 000a 9600     		.short	150
 15686 000c 9600     		.short	150
 15687 000e 9600     		.short	150
 15688 0010 9600     		.short	150
 15689 0012 9600     		.short	150
 15690 0014 9600     		.short	150
 15691 0016 9600     		.short	150
 15692 0018 9600     		.short	150
 15693 001a 9600     		.short	150
 15694 001c 9600     		.short	150
 15695 001e 9600     		.short	150
 15696              		.section	.bss.g_padTurnMode,"aw",%nobits
 15697              		.align	2
 15700              	g_padTurnMode:
 15701 0000 00000000 		.space	16
 15701      00000000 
 15701      00000000 
 15701      00000000 
 15702              		.section	.bss.g_padTurnAuto,"aw",%nobits
 15703              		.align	2
 15706              	g_padTurnAuto:
 15707 0000 00000000 		.space	16
 15707      00000000 
 15707      00000000 
 15707      00000000 
 15708              		.section	.bss.g_padTurnActive,"aw",%nobits
 15709              		.align	2
 15712              	g_padTurnActive:
 15713 0000 00000000 		.space	16
 15713      00000000 
 15713      00000000 
 15713      00000000 
 15714              		.section	.bss.g_padScratchState,"aw",%nobits
 15715              		.align	2
 15718              	g_padScratchState:
 15719 0000 00000000 		.space	64
 15719      00000000 
 15719      00000000 
 15719      00000000 
 15719      00000000 
 15720              		.section	.bss.g_padScratchPhase,"aw",%nobits
 15721              		.align	2
 15724              	g_padScratchPhase:
 15725 0000 00000000 		.space	32
 15725      00000000 
 15725      00000000 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 411


 15725      00000000 
 15725      00000000 
 15726              		.section	.bss.g_padScratchCrackleQ8,"aw",%nobits
 15727              		.align	2
 15730              	g_padScratchCrackleQ8:
 15731 0000 00000000 		.space	16
 15731      00000000 
 15731      00000000 
 15731      00000000 
 15732              		.section	.data.g_padScratchCutQ8,"aw"
 15733              		.align	2
 15736              	g_padScratchCutQ8:
 15737 0000 80808080 		.ascii	"\200\200\200\200\200\200\200\200\200\200\200\200\200"
 15737      80808080 
 15737      80808080 
 15737      80
 15738 000d 808080   		.ascii	"\200\200\200"
 15739              		.section	.bss.g_padScratchDepthQ8,"aw",%nobits
 15740              		.align	2
 15743              	g_padScratchDepthQ8:
 15744 0000 00000000 		.space	16
 15744      00000000 
 15744      00000000 
 15744      00000000 
 15745              		.section	.bss.g_padScratchRateQ8,"aw",%nobits
 15746              		.align	2
 15749              	g_padScratchRateQ8:
 15750 0000 00000000 		.space	32
 15750      00000000 
 15750      00000000 
 15750      00000000 
 15750      00000000 
 15751              		.section	.bss.g_padScratchActive,"aw",%nobits
 15752              		.align	2
 15755              	g_padScratchActive:
 15756 0000 00000000 		.space	16
 15756      00000000 
 15756      00000000 
 15756      00000000 
 15757              		.section	.data.g_padBitDepth,"aw"
 15758              		.align	2
 15761              	g_padBitDepth:
 15762 0000 10101010 		.ascii	"\020\020\020\020\020\020\020\020\020\020\020\020\020"
 15762      10101010 
 15762      10101010 
 15762      10
 15763 000d 101010   		.ascii	"\020\020\020"
 15764              		.section	.bss.g_padDistQ8,"aw",%nobits
 15765              		.align	2
 15768              	g_padDistQ8:
 15769 0000 00000000 		.space	16
 15769      00000000 
 15769      00000000 
 15769      00000000 
 15770              		.section	.data.g_trackBitDepth,"aw"
 15771              		.align	2
 15774              	g_trackBitDepth:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 412


 15775 0000 10101010 		.ascii	"\020\020\020\020\020\020\020\020\020\020\020\020\020"
 15775      10101010 
 15775      10101010 
 15775      10
 15776 000d 101010   		.ascii	"\020\020\020"
 15777              		.section	.bss.g_trackDistQ8,"aw",%nobits
 15778              		.align	2
 15781              	g_trackDistQ8:
 15782 0000 00000000 		.space	16
 15782      00000000 
 15782      00000000 
 15782      00000000 
 15783              		.section	.bss.g_padFilterState,"aw",%nobits
 15784              		.align	2
 15787              	g_padFilterState:
 15788 0000 00000000 		.space	64
 15788      00000000 
 15788      00000000 
 15788      00000000 
 15788      00000000 
 15789              		.section	.data.g_padFilterResQ8,"aw"
 15790              		.align	2
 15793              	g_padFilterResQ8:
 15794 0000 20202020 		.ascii	"                "
 15794      20202020 
 15794      20202020 
 15794      20202020 
 15795              		.section	.data.g_padFilterCutQ8,"aw"
 15796              		.align	2
 15799              	g_padFilterCutQ8:
 15800 0000 C8C8C8C8 		.ascii	"\310\310\310\310\310\310\310\310\310\310\310\310\310"
 15800      C8C8C8C8 
 15800      C8C8C8C8 
 15800      C8
 15801 000d C8C8C8   		.ascii	"\310\310\310"
 15802              		.section	.bss.g_padFilterType,"aw",%nobits
 15803              		.align	2
 15806              	g_padFilterType:
 15807 0000 00000000 		.space	16
 15807      00000000 
 15807      00000000 
 15807      00000000 
 15808              		.section	.bss.g_trackFilterState,"aw",%nobits
 15809              		.align	2
 15812              	g_trackFilterState:
 15813 0000 00000000 		.space	64
 15813      00000000 
 15813      00000000 
 15813      00000000 
 15813      00000000 
 15814              		.section	.data.g_trackFilterResQ8,"aw"
 15815              		.align	2
 15818              	g_trackFilterResQ8:
 15819 0000 20202020 		.ascii	"                "
 15819      20202020 
 15819      20202020 
 15819      20202020 
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 413


 15820              		.section	.data.g_trackFilterCutQ8,"aw"
 15821              		.align	2
 15824              	g_trackFilterCutQ8:
 15825 0000 C8C8C8C8 		.ascii	"\310\310\310\310\310\310\310\310\310\310\310\310\310"
 15825      C8C8C8C8 
 15825      C8C8C8C8 
 15825      C8
 15826 000d C8C8C8   		.ascii	"\310\310\310"
 15827              		.section	.bss.g_trackFilterType,"aw",%nobits
 15828              		.align	2
 15831              	g_trackFilterType:
 15832 0000 00000000 		.space	16
 15832      00000000 
 15832      00000000 
 15832      00000000 
 15833              		.section	.bss.g_padStutterCount,"aw",%nobits
 15834              		.align	2
 15837              	g_padStutterCount:
 15838 0000 00000000 		.space	32
 15838      00000000 
 15838      00000000 
 15838      00000000 
 15838      00000000 
 15839              		.section	.data.g_padStutterInterval,"aw"
 15840              		.align	2
 15843              	g_padStutterInterval:
 15844 0000 DC00     		.short	220
 15845 0002 DC00     		.short	220
 15846 0004 DC00     		.short	220
 15847 0006 DC00     		.short	220
 15848 0008 DC00     		.short	220
 15849 000a DC00     		.short	220
 15850 000c DC00     		.short	220
 15851 000e DC00     		.short	220
 15852 0010 DC00     		.short	220
 15853 0012 DC00     		.short	220
 15854 0014 DC00     		.short	220
 15855 0016 DC00     		.short	220
 15856 0018 DC00     		.short	220
 15857 001a DC00     		.short	220
 15858 001c DC00     		.short	220
 15859 001e DC00     		.short	220
 15860              		.section	.bss.g_padStutterEnabled,"aw",%nobits
 15861              		.align	2
 15864              	g_padStutterEnabled:
 15865 0000 00000000 		.space	16
 15865      00000000 
 15865      00000000 
 15865      00000000 
 15866              		.section	.bss.g_padLoopEnabled,"aw",%nobits
 15867              		.align	2
 15870              	g_padLoopEnabled:
 15871 0000 00000000 		.space	16
 15871      00000000 
 15871      00000000 
 15871      00000000 
 15872              		.section	.data.g_instPitchQ12,"aw"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 414


 15873              		.align	2
 15876              	g_instPitchQ12:
 15877 0000 0010     		.short	4096
 15878 0002 0010     		.short	4096
 15879 0004 0010     		.short	4096
 15880 0006 0010     		.short	4096
 15881 0008 0010     		.short	4096
 15882 000a 0010     		.short	4096
 15883 000c 0010     		.short	4096
 15884 000e 0010     		.short	4096
 15885 0010 0010     		.short	4096
 15886 0012 0010     		.short	4096
 15887 0014 0010     		.short	4096
 15888 0016 0010     		.short	4096
 15889 0018 0010     		.short	4096
 15890 001a 0010     		.short	4096
 15891 001c 0010     		.short	4096
 15892 001e 0010     		.short	4096
 15893              		.section	.bss.g_samplesLoadedMask,"aw",%nobits
 15894              		.align	2
 15897              	g_samplesLoadedMask:
 15898 0000 00000000 		.space	4
 15899              		.section	.bss.g_spiCrcErrorCount,"aw",%nobits
 15900              		.align	1
 15903              	g_spiCrcErrorCount:
 15904 0000 0000     		.space	2
 15905              		.section	.bss.g_spiPacketCount,"aw",%nobits
 15906              		.align	2
 15909              	g_spiPacketCount:
 15910 0000 00000000 		.space	4
 15911              		.section	.bss.g_spiErrorCount,"aw",%nobits
 15912              		.align	1
 15915              	g_spiErrorCount:
 15916 0000 0000     		.space	2
 15917              		.section	.bss.g_trackPeakQ15,"aw",%nobits
 15918              		.align	2
 15921              	g_trackPeakQ15:
 15922 0000 00000000 		.space	32
 15922      00000000 
 15922      00000000 
 15922      00000000 
 15922      00000000 
 15923              		.section	.bss.g_masterPeakQ15,"aw",%nobits
 15924              		.align	1
 15927              	g_masterPeakQ15:
 15928 0000 0000     		.space	2
 15929              		.section	.data.g_cpuLoadPercent,"aw"
 15932              	g_cpuLoadPercent:
 15933 0000 0E       		.byte	14
 15934              		.section	.data.g_masterCompMakeupQ8,"aw"
 15937              	g_masterCompMakeupQ8:
 15938 0000 FF       		.byte	-1
 15939              		.section	.bss.g_masterCompEnvQ15,"aw",%nobits
 15940              		.align	1
 15943              	g_masterCompEnvQ15:
 15944 0000 0000     		.space	2
 15945              		.section	.data.g_masterCompReleaseK,"aw"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 415


 15948              	g_masterCompReleaseK:
 15949 0000 08       		.byte	8
 15950              		.section	.data.g_masterCompAttackK,"aw"
 15953              	g_masterCompAttackK:
 15954 0000 40       		.byte	64
 15955              		.section	.data.g_masterCompRatioQ8,"aw"
 15958              	g_masterCompRatioQ8:
 15959 0000 40       		.byte	64
 15960              		.section	.data.g_masterCompThresholdQ15,"aw"
 15961              		.align	1
 15964              	g_masterCompThresholdQ15:
 15965 0000 204E     		.short	20000
 15966              		.section	.bss.g_masterCompEnabled,"aw",%nobits
 15969              	g_masterCompEnabled:
 15970 0000 00       		.space	1
 15971              		.section	.bss.g_phaserPhase,"aw",%nobits
 15972              		.align	1
 15975              	g_phaserPhase:
 15976 0000 0000     		.space	2
 15977              		.section	.bss.g_phaserLast,"aw",%nobits
 15978              		.align	1
 15981              	g_phaserLast:
 15982 0000 0000     		.space	2
 15983              		.section	.data.g_phaserRateStep,"aw"
 15986              	g_phaserRateStep:
 15987 0000 02       		.byte	2
 15988              		.section	.data.g_phaserFeedbackQ8,"aw"
 15991              	g_phaserFeedbackQ8:
 15992 0000 30       		.byte	48
 15993              		.section	.data.g_phaserDepthQ8,"aw"
 15996              	g_phaserDepthQ8:
 15997 0000 60       		.byte	96
 15998              		.section	.bss.g_phaserEnabled,"aw",%nobits
 16001              	g_phaserEnabled:
 16002 0000 00       		.space	1
 16003              		.section	.data.g_flangerRateStep,"aw"
 16006              	g_flangerRateStep:
 16007 0000 03       		.byte	3
 16008              		.section	.data.g_flangerFeedbackQ8,"aw"
 16011              	g_flangerFeedbackQ8:
 16012 0000 40       		.byte	64
 16013              		.section	.data.g_flangerMixQ8,"aw"
 16016              	g_flangerMixQ8:
 16017 0000 40       		.byte	64
 16018              		.section	.data.g_flangerDepth,"aw"
 16021              	g_flangerDepth:
 16022 0000 78       		.byte	120
 16023              		.section	.data.g_flangerEnabled,"aw"
 16026              	g_flangerEnabled:
 16027 0000 01       		.byte	1
 16028              		.section	.data.g_delayFbQ8,"aw"
 16031              	g_delayFbQ8:
 16032 0000 60       		.byte	96
 16033              		.section	.data.g_delayMixQ8,"aw"
 16036              	g_delayMixQ8:
 16037 0000 80       		.byte	-128
 16038              		.section	.data.g_delayActive,"aw"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 416


 16041              	g_delayActive:
 16042 0000 01       		.byte	1
 16043              		.section	.bss.g_globalSrHoldR,"aw",%nobits
 16044              		.align	2
 16047              	g_globalSrHoldR:
 16048 0000 00000000 		.space	4
 16049              		.section	.bss.g_globalSrHoldL,"aw",%nobits
 16050              		.align	2
 16053              	g_globalSrHoldL:
 16054 0000 00000000 		.space	4
 16055              		.section	.bss.g_globalSrPhase,"aw",%nobits
 16058              	g_globalSrPhase:
 16059 0000 00       		.space	1
 16060              		.section	.bss.g_globalFilterStateR,"aw",%nobits
 16061              		.align	2
 16064              	g_globalFilterStateR:
 16065 0000 00000000 		.space	4
 16066              		.section	.bss.g_globalFilterStateL,"aw",%nobits
 16067              		.align	2
 16070              	g_globalFilterStateL:
 16071 0000 00000000 		.space	4
 16072              		.section	.data.g_globalSrReduce,"aw"
 16075              	g_globalSrReduce:
 16076 0000 01       		.byte	1
 16077              		.section	.bss.g_globalDistMode,"aw",%nobits
 16080              	g_globalDistMode:
 16081 0000 00       		.space	1
 16082              		.section	.bss.g_globalDistQ8,"aw",%nobits
 16085              	g_globalDistQ8:
 16086 0000 00       		.space	1
 16087              		.section	.data.g_globalBitDepth,"aw"
 16090              	g_globalBitDepth:
 16091 0000 10       		.byte	16
 16092              		.section	.data.g_globalFilterResQ8,"aw"
 16095              	g_globalFilterResQ8:
 16096 0000 20       		.byte	32
 16097              		.section	.data.g_globalFilterCutQ8,"aw"
 16100              	g_globalFilterCutQ8:
 16101 0000 C8       		.byte	-56
 16102              		.section	.bss.g_globalFilterType,"aw",%nobits
 16105              	g_globalFilterType:
 16106 0000 00       		.space	1
 16107              		.section	.data.g_trackVolume,"aw"
 16108              		.align	2
 16111              	g_trackVolume:
 16112 0000 64646464 		.ascii	"dddddddddddddddd"
 16112      64646464 
 16112      64646464 
 16112      64646464 
 16113              		.section	.data.g_liveVolume,"aw"
 16116              	g_liveVolume:
 16117 0000 64       		.byte	100
 16118              		.section	.data.g_seqVolume,"aw"
 16121              	g_seqVolume:
 16122 0000 64       		.byte	100
 16123              		.section	.data.g_masterVolume,"aw"
 16126              	g_masterVolume:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 417


 16127 0000 64       		.byte	100
 16128              		.section	.bss.g_spiTrigTail,"aw",%nobits
 16131              	g_spiTrigTail:
 16132 0000 00       		.space	1
 16133              		.section	.bss.g_spiTrigHead,"aw",%nobits
 16136              	g_spiTrigHead:
 16137 0000 00       		.space	1
 16138              		.section	.bss.g_spiTrigQ,"aw",%nobits
 16139              		.align	2
 16142              	g_spiTrigQ:
 16143 0000 00000000 		.space	32
 16143      00000000 
 16143      00000000 
 16143      00000000 
 16143      00000000 
 16144              		.section	.bss.g_spiWaitingPayload,"aw",%nobits
 16147              	g_spiWaitingPayload:
 16148 0000 00       		.space	1
 16149              		.section	.bss.g_spiTxBuf,"aw",%nobits
 16150              		.align	2
 16153              	g_spiTxBuf:
 16154 0000 00000000 		.space	76
 16154      00000000 
 16154      00000000 
 16154      00000000 
 16154      00000000 
 16155              		.section	.bss.g_spiRxBuf,"aw",%nobits
 16156              		.align	2
 16159              	g_spiRxBuf:
 16160 0000 00000000 		.space	536
 16160      00000000 
 16160      00000000 
 16160      00000000 
 16160      00000000 
 16161              		.section	.bss.g_fxSparkleOn,"aw",%nobits
 16164              	g_fxSparkleOn:
 16165 0000 00       		.space	1
 16166              		.section	.bss.g_fxReverbBoost,"aw",%nobits
 16169              	g_fxReverbBoost:
 16170 0000 00       		.space	1
 16171              		.section	.bss.g_fxFlangerOn,"aw",%nobits
 16174              	g_fxFlangerOn:
 16175 0000 00       		.space	1
 16176              		.section	.bss.g_flangerPhase,"aw",%nobits
 16177              		.align	1
 16180              	g_flangerPhase:
 16181 0000 0000     		.space	2
 16182              		.section	.bss.g_demoSeqEnabled,"aw",%nobits
 16185              	g_demoSeqEnabled:
 16186 0000 00       		.space	1
 16187              		.section	.data.g_samplesToNextStep,"aw"
 16188              		.align	2
 16191              	g_samplesToNextStep:
 16192 0000 01000000 		.word	1
 16193              		.section	.bss.g_samplesPerStep,"aw",%nobits
 16194              		.align	2
 16197              	g_samplesPerStep:
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 418


 16198 0000 00000000 		.space	4
 16199              		.section	.bss.g_songStep,"aw",%nobits
 16200              		.align	2
 16203              	g_songStep:
 16204 0000 00000000 		.space	4
 16205              		.section	.bss.g_step,"aw",%nobits
 16206              		.align	2
 16209              	g_step:
 16210 0000 00000000 		.space	4
 16211              		.section	.bss.g_lpR,"aw",%nobits
 16212              		.align	2
 16215              	g_lpR:
 16216 0000 00000000 		.space	4
 16217              		.section	.bss.g_lpL,"aw",%nobits
 16218              		.align	2
 16221              	g_lpL:
 16222 0000 00000000 		.space	4
 16223              		.section	.bss.g_delayIdx,"aw",%nobits
 16224              		.align	2
 16227              	g_delayIdx:
 16228 0000 00000000 		.space	4
 16229              		.section	.ccmram
 16230              		.align	2
 16233              	g_delayR:
 16234 8000 00000000 		.space	12000
 16234      00000000 
 16234      00000000 
 16234      00000000 
 16234      00000000 
 16235              		.align	2
 16238              	g_delayL:
 16239 aee0 00000000 		.space	12000
 16239      00000000 
 16239      00000000 
 16239      00000000 
 16239      00000000 
 16240              		.section	.bss.g_voices,"aw",%nobits
 16241              		.align	2
 16244              	g_voices:
 16245 0000 00000000 		.space	160
 16245      00000000 
 16245      00000000 
 16245      00000000 
 16245      00000000 
 16246              		.section	.bss.g_samples,"aw",%nobits
 16247              		.align	2
 16250              	g_samples:
 16251 0000 00000000 		.space	96128
 16251      00000000 
 16251      00000000 
 16251      00000000 
 16251      00000000 
 16252              		.section	.bss.g_audioLastCbTick,"aw",%nobits
 16253              		.align	2
 16256              	g_audioLastCbTick:
 16257 0000 00000000 		.space	4
 16258              		.section	.data.g_audioFillHalf,"aw"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 419


 16261              	g_audioFillHalf:
 16262 0000 FF       		.byte	-1
 16263              		.global	hdma_spi1_rx
 16264              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 16265              		.align	2
 16268              	hdma_spi1_rx:
 16269 0000 00000000 		.space	96
 16269      00000000 
 16269      00000000 
 16269      00000000 
 16269      00000000 
 16270              		.section	.bss.i2sBuf,"aw",%nobits
 16271              		.align	2
 16274              	i2sBuf:
 16275 0000 00000000 		.space	16384
 16275      00000000 
 16275      00000000 
 16275      00000000 
 16275      00000000 
 16276              		.section	.bss.sdReadBuf,"aw",%nobits
 16277              		.align	2
 16280              	sdReadBuf:
 16281 0000 00000000 		.space	4096
 16281      00000000 
 16281      00000000 
 16281      00000000 
 16281      00000000 
 16282              		.global	hspi1
 16283              		.section	.bss.hspi1,"aw",%nobits
 16284              		.align	2
 16287              	hspi1:
 16288 0000 00000000 		.space	88
 16288      00000000 
 16288      00000000 
 16288      00000000 
 16288      00000000 
 16289              		.global	hsd
 16290              		.section	.bss.hsd,"aw",%nobits
 16291              		.align	2
 16294              	hsd:
 16295 0000 00000000 		.space	132
 16295      00000000 
 16295      00000000 
 16295      00000000 
 16295      00000000 
 16296              		.global	hdma_spi2_tx
 16297              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 16298              		.align	2
 16301              	hdma_spi2_tx:
 16302 0000 00000000 		.space	96
 16302      00000000 
 16302      00000000 
 16302      00000000 
 16302      00000000 
 16303              		.global	hi2s2
 16304              		.section	.bss.hi2s2,"aw",%nobits
 16305              		.align	2
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 420


 16308              	hi2s2:
 16309 0000 00000000 		.space	72
 16309      00000000 
 16309      00000000 
 16309      00000000 
 16309      00000000 
 16310              		.text
 16311              	.Letext0:
 16312              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 16313              		.file 4 "C:/Users/cesco/AppData/Roaming/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/14.2.1-1.1.1/.co
 16314              		.file 5 "C:/Users/cesco/AppData/Roaming/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/14.2.1-1.1.1/.co
 16315              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 16316              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 16317              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 16318              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 16319              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 16320              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 16321              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 16322              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 16323              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 16324              		.file 15 "C:/Users/cesco/AppData/Roaming/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/14.2.1-1.1.1/.c
 16325              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 16326              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 16327              		.file 18 "C:/Users/cesco/AppData/Roaming/xPacks/@xpack-dev-tools/arm-none-eabi-gcc/14.2.1-1.1.1/.c
 16328              		.file 19 "<built-in>"
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 421


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:21     .text.le16:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:26     .text.le16:00000000 le16
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:47     .text.le32:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:52     .text.le32:00000000 le32
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:81     .text.ApplySoftDist:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:86     .text.ApplySoftDist:00000000 ApplySoftDist
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:138    .text.CutoffHzToQ8:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:143    .text.CutoffHzToQ8:00000000 CutoffHzToQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:209    .text.CutoffHzToQ8:00000050 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:216    .text.ResonanceToQ8:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:221    .text.ResonanceToQ8:00000000 ResonanceToQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:287    .text.ResonanceToQ8:00000050 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:294    .text.ApplyGlobalDistMode:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:299    .text.ApplyGlobalDistMode:00000000 ApplyGlobalDistMode
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:422    .text.ApplyGlobalDistMode:00000074 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16085  .bss.g_globalDistQ8:00000000 g_globalDistQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16080  .bss.g_globalDistMode:00000000 g_globalDistMode
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:430    .text.FastRandU32:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:435    .text.FastRandU32:00000000 FastRandU32
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:458    .text.FastRandU32:00000010 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15613  .data.g_noiseState:00000000 g_noiseState
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:465    .text.FAT32_ClusterToLba:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:470    .text.FAT32_ClusterToLba:00000000 FAT32_ClusterToLba
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:494    .text.EntryCluster:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:499    .text.EntryCluster:00000000 EntryCluster
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:542    .text.IsWavEntry:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:547    .text.IsWavEntry:00000000 IsWavEntry
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:642    .text.ClipS16:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:647    .text.ClipS16:00000000 ClipS16
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:686    .text.ClipS16:0000001c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:691    .text.ApplyBitCrush:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:696    .text.ApplyBitCrush:00000000 ApplyBitCrush
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:751    .text.ApplyOnePoleFilter:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:756    .text.ApplyOnePoleFilter:00000000 ApplyOnePoleFilter
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:836    .text.LFN_GetChar:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:841    .text.LFN_GetChar:00000000 LFN_GetChar
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:862    .text.LFN_GetChar:00000008 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15477  .rodata.off.0:00000000 off.0
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:867    .text.GenerateFallbackSample:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:872    .text.GenerateFallbackSample:00000000 GenerateFallbackSample
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1000   .text.GenerateFallbackSample:00000080 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1004   .text.GenerateFallbackSample:00000090 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1138   .text.GenerateFallbackSample:0000011c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15897  .bss.g_samplesLoadedMask:00000000 g_samplesLoadedMask
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1145   .text.TriggerVoice:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1150   .text.TriggerVoice:00000000 TriggerVoice
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1284   .text.TriggerVoice:0000007c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16250  .bss.g_samples:00000000 g_samples
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16244  .bss.g_voices:00000000 g_voices
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15876  .data.g_instPitchQ12:00000000 g_instPitchQ12
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1291   .text.ProcessSpiTriggers:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1296   .text.ProcessSpiTriggers:00000000 ProcessSpiTriggers
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1481   .text.ProcessSpiTriggers:0000009c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16131  .bss.g_spiTrigTail:00000000 g_spiTrigTail
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16136  .bss.g_spiTrigHead:00000000 g_spiTrigHead
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 422


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16142  .bss.g_spiTrigQ:00000000 g_spiTrigQ
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16116  .data.g_liveVolume:00000000 g_liveVolume
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16111  .data.g_trackVolume:00000000 g_trackVolume
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15623  .data.g_abLiveTrimQ8:00000000 g_abLiveTrimQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1493   .text.SpiCrc16:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1498   .text.SpiCrc16:00000000 SpiCrc16
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1592   .text.SpiQueueTrigger:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1597   .text.SpiQueueTrigger:00000000 SpiQueueTrigger
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1659   .text.SpiQueueTrigger:00000038 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1666   .text.ActiveVoicesCount:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1671   .text.ActiveVoicesCount:00000000 ActiveVoicesCount
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1727   .text.ActiveVoicesCount:00000020 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1732   .text.StopInstrumentVoices:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1737   .text.StopInstrumentVoices:00000000 StopInstrumentVoices
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1788   .text.StopInstrumentVoices:0000002c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1793   .text.StopAllVoices:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1798   .text.StopAllVoices:00000000 StopAllVoices
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1834   .text.StopAllVoices:00000014 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1839   .text.ClearPadAllFx:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1844   .text.ClearPadAllFx:00000000 ClearPadAllFx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1960   .text.ClearPadAllFx:00000084 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15806  .bss.g_padFilterType:00000000 g_padFilterType
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15799  .data.g_padFilterCutQ8:00000000 g_padFilterCutQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15793  .data.g_padFilterResQ8:00000000 g_padFilterResQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15787  .bss.g_padFilterState:00000000 g_padFilterState
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15768  .bss.g_padDistQ8:00000000 g_padDistQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15761  .data.g_padBitDepth:00000000 g_padBitDepth
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15864  .bss.g_padStutterEnabled:00000000 g_padStutterEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15837  .bss.g_padStutterCount:00000000 g_padStutterCount
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15755  .bss.g_padScratchActive:00000000 g_padScratchActive
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15749  .bss.g_padScratchRateQ8:00000000 g_padScratchRateQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15743  .bss.g_padScratchDepthQ8:00000000 g_padScratchDepthQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15736  .data.g_padScratchCutQ8:00000000 g_padScratchCutQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15730  .bss.g_padScratchCrackleQ8:00000000 g_padScratchCrackleQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15724  .bss.g_padScratchPhase:00000000 g_padScratchPhase
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15718  .bss.g_padScratchState:00000000 g_padScratchState
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15712  .bss.g_padTurnActive:00000000 g_padTurnActive
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15706  .bss.g_padTurnAuto:00000000 g_padTurnAuto
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15700  .bss.g_padTurnMode:00000000 g_padTurnMode
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15679  .data.g_padTurnBrakeMs:00000000 g_padTurnBrakeMs
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15658  .data.g_padTurnBackspinMs:00000000 g_padTurnBackspinMs
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15652  .bss.g_padTurnRateQ8:00000000 g_padTurnRateQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15646  .bss.g_padTurnNoiseQ8:00000000 g_padTurnNoiseQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15640  .bss.g_padTurnPhase:00000000 g_padTurnPhase
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15634  .bss.g_padTurnCounter:00000000 g_padTurnCounter
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1988   .text.ProcessSequencerStep:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:1993   .text.ProcessSequencerStep:00000000 ProcessSequencerStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:2588   .text.ProcessSequencerStep:00000268 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16209  .bss.g_step:00000000 g_step
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16203  .bss.g_songStep:00000000 g_songStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16174  .bss.g_fxFlangerOn:00000000 g_fxFlangerOn
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16169  .bss.g_fxReverbBoost:00000000 g_fxReverbBoost
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16164  .bss.g_fxSparkleOn:00000000 g_fxSparkleOn
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16121  .data.g_seqVolume:00000000 g_seqVolume
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15628  .data.g_abSeqTrimQ8:00000000 g_abSeqTrimQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:2599   .text.ProcessSequencerStep:0000028c $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:2825   .text.ProcessSequencerStep:000003e4 $d
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 423


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:2834   .text.RenderDemoBuffer:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:2839   .text.RenderDemoBuffer:00000000 RenderDemoBuffer
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:3380   .text.RenderDemoBuffer:0000024c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15927  .bss.g_masterPeakQ15:00000000 g_masterPeakQ15
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15921  .bss.g_trackPeakQ15:00000000 g_trackPeakQ15
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16197  .bss.g_samplesPerStep:00000000 g_samplesPerStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16191  .data.g_samplesToNextStep:00000000 g_samplesToNextStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15870  .bss.g_padLoopEnabled:00000000 g_padLoopEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15831  .bss.g_trackFilterType:00000000 g_trackFilterType
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15824  .data.g_trackFilterCutQ8:00000000 g_trackFilterCutQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15818  .data.g_trackFilterResQ8:00000000 g_trackFilterResQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15812  .bss.g_trackFilterState:00000000 g_trackFilterState
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:3412   .text.RenderDemoBuffer:000002b0 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4054   .text.RenderDemoBuffer:000005b0 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15843  .data.g_padStutterInterval:00000000 g_padStutterInterval
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15601  .bss.g_trackEcho:00000000 g_trackEcho
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15595  .bss.g_trackFlanger:00000000 g_trackFlanger
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15572  .ccmram:00000000 g_trackFlangerBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15589  .bss.g_trackComp:00000000 g_trackComp
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15577  .ccmram:00004000 g_trackEchoBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4079   .text.RenderDemoBuffer:0000060c $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4230   .text.RenderDemoBuffer:000006a4 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15781  .bss.g_trackDistQ8:00000000 g_trackDistQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15774  .data.g_trackBitDepth:00000000 g_trackBitDepth
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15583  .bss.g_sidechain:00000000 g_sidechain
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4245   .text.RenderDemoBuffer:000006c4 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4832   .text.RenderDemoBuffer:00000980 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16221  .bss.g_lpL:00000000 g_lpL
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16215  .bss.g_lpR:00000000 g_lpR
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16227  .bss.g_delayIdx:00000000 g_delayIdx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16238  .ccmram:0000aee0 g_delayL
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16233  .ccmram:00008000 g_delayR
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16041  .data.g_delayActive:00000000 g_delayActive
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16036  .data.g_delayMixQ8:00000000 g_delayMixQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16031  .data.g_delayFbQ8:00000000 g_delayFbQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16026  .data.g_flangerEnabled:00000000 g_flangerEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16180  .bss.g_flangerPhase:00000000 g_flangerPhase
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16021  .data.g_flangerDepth:00000000 g_flangerDepth
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16011  .data.g_flangerFeedbackQ8:00000000 g_flangerFeedbackQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16016  .data.g_flangerMixQ8:00000000 g_flangerMixQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16006  .data.g_flangerRateStep:00000000 g_flangerRateStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16001  .bss.g_phaserEnabled:00000000 g_phaserEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15975  .bss.g_phaserPhase:00000000 g_phaserPhase
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15996  .data.g_phaserDepthQ8:00000000 g_phaserDepthQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15981  .bss.g_phaserLast:00000000 g_phaserLast
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15991  .data.g_phaserFeedbackQ8:00000000 g_phaserFeedbackQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15986  .data.g_phaserRateStep:00000000 g_phaserRateStep
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16126  .data.g_masterVolume:00000000 g_masterVolume
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15618  .data.g_abMasterTrimQ8:00000000 g_abMasterTrimQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16075  .data.g_globalSrReduce:00000000 g_globalSrReduce
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16058  .bss.g_globalSrPhase:00000000 g_globalSrPhase
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16053  .bss.g_globalSrHoldL:00000000 g_globalSrHoldL
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16047  .bss.g_globalSrHoldR:00000000 g_globalSrHoldR
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16090  .data.g_globalBitDepth:00000000 g_globalBitDepth
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16100  .data.g_globalFilterCutQ8:00000000 g_globalFilterCutQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16095  .data.g_globalFilterResQ8:00000000 g_globalFilterResQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16070  .bss.g_globalFilterStateL:00000000 g_globalFilterStateL
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 424


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16064  .bss.g_globalFilterStateR:00000000 g_globalFilterStateR
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15969  .bss.g_masterCompEnabled:00000000 g_masterCompEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15943  .bss.g_masterCompEnvQ15:00000000 g_masterCompEnvQ15
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16105  .bss.g_globalFilterType:00000000 g_globalFilterType
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:4875   .text.RenderDemoBuffer:00000a1c $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5247   .text.RenderDemoBuffer:00000b94 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15953  .data.g_masterCompAttackK:00000000 g_masterCompAttackK
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15964  .data.g_masterCompThresholdQ15:00000000 g_masterCompThresholdQ15
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15958  .data.g_masterCompRatioQ8:00000000 g_masterCompRatioQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15948  .data.g_masterCompReleaseK:00000000 g_masterCompReleaseK
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15937  .data.g_masterCompMakeupQ8:00000000 g_masterCompMakeupQ8
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16185  .bss.g_demoSeqEnabled:00000000 g_demoSeqEnabled
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5265   .text.MX_GPIO_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5270   .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5387   .text.MX_GPIO_Init:00000084 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5392   .text.SpiRearmReceive:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5397   .text.SpiRearmReceive:00000000 SpiRearmReceive
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5424   .text.SpiRearmReceive:00000014 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16147  .bss.g_spiWaitingPayload:00000000 g_spiWaitingPayload
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16159  .bss.g_spiRxBuf:00000000 g_spiRxBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16287  .bss.hspi1:00000000 hspi1
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5431   .text.ClearTrackLiveFx:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5436   .text.ClearTrackLiveFx:00000000 ClearTrackLiveFx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5527   .text.ClearTrackLiveFx:00000060 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5536   .text.ClearTrackAllFx:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5541   .text.ClearTrackAllFx:00000000 ClearTrackAllFx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5590   .text.ClearTrackAllFx:00000034 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5600   .text.SpiEnqueueResponse:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5605   .text.SpiEnqueueResponse:00000000 SpiEnqueueResponse
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5708   .text.SpiEnqueueResponse:00000058 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16153  .bss.g_spiTxBuf:00000000 g_spiTxBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5714   .text.SpiHandleCommand:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5719   .text.SpiHandleCommand:00000000 SpiHandleCommand
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:5762   .text.SpiHandleCommand:0000001e $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:6003   .text.SpiHandleCommand:00000200 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:6742   .text.SpiHandleCommand:0000051c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:6763   .text.SpiHandleCommand:00000560 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:7426   .text.SpiHandleCommand:00000894 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:7449   .text.SpiHandleCommand:000008e0 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:8030   .text.SpiHandleCommand:00000c04 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:8056   .text.SpiHandleCommand:00000c54 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:8765   .text.SpiHandleCommand:00000fec $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15607  .bss.g_sampleUpload:00000000 g_sampleUpload
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:8784   .text.SpiHandleCommand:00001028 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:9396   .text.SpiHandleCommand:00001308 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:9411   .text.SpiHandleCommand:00001334 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:10054  .text.SpiHandleCommand:00001640 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:10083  .text.SpiHandleCommand:0000169c $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:10815  .text.SpiHandleCommand:000019b4 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15915  .bss.g_spiErrorCount:00000000 g_spiErrorCount
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15932  .data.g_cpuLoadPercent:00000000 g_cpuLoadPercent
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15909  .bss.g_spiPacketCount:00000000 g_spiPacketCount
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15903  .bss.g_spiCrcErrorCount:00000000 g_spiCrcErrorCount
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:10845  .text.SpiHandleCommand:00001a28 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11020  .text.Debug_LED_Blink:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11025  .text.Debug_LED_Blink:00000000 Debug_LED_Blink
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11115  .text.Debug_LED_Blink:00000068 $d
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 425


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11122  .text.Debug_LED_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11127  .text.Debug_LED_Init:00000000 Debug_LED_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11240  .text.Debug_LED_Init:0000007c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11248  .text.MX_DMA_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11253  .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11330  .text.MX_DMA_Init:00000054 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11335  .text.SD_ReadSectors:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11340  .text.SD_ReadSectors:00000000 SD_ReadSectors
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11399  .text.SD_ReadSectors:00000030 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16294  .bss.hsd:00000000 hsd
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11404  .text.FAT32_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11409  .text.FAT32_Init:00000000 FAT32_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11595  .text.FAT32_NextCluster:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11600  .text.FAT32_NextCluster:00000000 FAT32_NextCluster
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11684  .text.File_AdvanceSector:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11689  .text.File_AdvanceSector:00000000 File_AdvanceSector
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11776  .text.File_AdvanceSector:00000044 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11782  .text.FAT32_OpenWavByName:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:11787  .text.FAT32_OpenWavByName:00000000 FAT32_OpenWavByName
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12321  .text.FAT32_OpenWavByName:000001c4 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12326  .text.File_Read:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12331  .text.File_Read:00000000 File_Read
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12545  .text.File_Skip:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12550  .text.File_Skip:00000000 File_Skip
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12638  .text.FAT32_OpenWavInDirByIndex:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12643  .text.FAT32_OpenWavInDirByIndex:00000000 FAT32_OpenWavInDirByIndex
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12903  .text.FAT32_OpenWavInDirByIndex:000000e4 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12908  .rodata.FAT32_FindRootDirCluster.str1.4:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12912  .text.FAT32_FindRootDirCluster:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:12917  .text.FAT32_FindRootDirCluster:00000000 FAT32_FindRootDirCluster
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13208  .text.FAT32_FindRootDirCluster:000000f0 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13214  .rodata.WAV_ReadHeader.str1.4:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13227  .text.WAV_ReadHeader:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13232  .text.WAV_ReadHeader:00000000 WAV_ReadHeader
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13533  .text.WAV_ReadHeader:00000150 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13541  .text.LoadInstrumentFromFile:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13546  .text.LoadInstrumentFromFile:00000000 LoadInstrumentFromFile
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13890  .text.LoadInstrumentFromFile:0000015c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16280  .bss.sdReadBuf:00000000 sdReadBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13897  .text.LoadInstrumentFromFolder:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:13902  .text.LoadInstrumentFromFolder:00000000 LoadInstrumentFromFolder
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14245  .text.LoadInstrumentFromFolder:00000158 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14252  .text.HAL_SPI_ErrorCallback:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14258  .text.HAL_SPI_ErrorCallback:00000000 HAL_SPI_ErrorCallback
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14311  .text.HAL_SPI_ErrorCallback:0000002c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14319  .text.HAL_SPI_RxCpltCallback:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14325  .text.HAL_SPI_RxCpltCallback:00000000 HAL_SPI_RxCpltCallback
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14498  .text.HAL_SPI_RxCpltCallback:000000b0 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14510  .text.HAL_I2S_TxHalfCpltCallback:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14516  .text.HAL_I2S_TxHalfCpltCallback:00000000 HAL_I2S_TxHalfCpltCallback
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14559  .text.HAL_I2S_TxHalfCpltCallback:0000001c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16261  .data.g_audioFillHalf:00000000 g_audioFillHalf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16256  .bss.g_audioLastCbTick:00000000 g_audioLastCbTick
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14566  .text.HAL_I2S_TxCpltCallback:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14572  .text.HAL_I2S_TxCpltCallback:00000000 HAL_I2S_TxCpltCallback
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14615  .text.HAL_I2S_TxCpltCallback:0000001c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14622  .text.HAL_SPI_TxCpltCallback:00000000 $t
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 426


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14628  .text.HAL_SPI_TxCpltCallback:00000000 HAL_SPI_TxCpltCallback
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14662  .text.HAL_SPI_TxCpltCallback:00000014 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14667  .text.Error_Handler:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14673  .text.Error_Handler:00000000 Error_Handler
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14715  .text.Error_Handler:00000018 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14720  .text.MX_SPI1_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14725  .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14788  .text.MX_SPI1_Init:0000002c $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14794  .text.MX_SDIO_SD_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14799  .text.MX_SDIO_SD_Init:00000000 MX_SDIO_SD_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14862  .text.MX_SDIO_SD_Init:00000034 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14868  .text.MX_I2S2_Init:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14873  .text.MX_I2S2_Init:00000000 MX_I2S2_Init
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14931  .text.MX_I2S2_Init:00000030 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16308  .bss.hi2s2:00000000 hi2s2
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14937  .text.SystemClock_Config:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:14943  .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15124  .text.SystemClock_Config:000000bc $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15130  .text.main:00000000 $t
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15136  .text.main:00000000 main
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15456  .text.main:00000188 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15535  .rodata.map.1:00000000 map.1
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16274  .bss.i2sBuf:00000000 i2sBuf
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15474  .rodata.off.0:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15480  .rodata.str1.4:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15532  .rodata.map.1:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15569  .ccmram:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15580  .bss.g_sidechain:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15586  .bss.g_trackComp:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15592  .bss.g_trackFlanger:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15598  .bss.g_trackEcho:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15604  .bss.g_sampleUpload:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15610  .data.g_noiseState:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15631  .bss.g_padTurnCounter:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15637  .bss.g_padTurnPhase:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15643  .bss.g_padTurnNoiseQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15649  .bss.g_padTurnRateQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15655  .data.g_padTurnBackspinMs:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15676  .data.g_padTurnBrakeMs:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15697  .bss.g_padTurnMode:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15703  .bss.g_padTurnAuto:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15709  .bss.g_padTurnActive:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15715  .bss.g_padScratchState:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15721  .bss.g_padScratchPhase:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15727  .bss.g_padScratchCrackleQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15733  .data.g_padScratchCutQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15740  .bss.g_padScratchDepthQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15746  .bss.g_padScratchRateQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15752  .bss.g_padScratchActive:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15758  .data.g_padBitDepth:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15765  .bss.g_padDistQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15771  .data.g_trackBitDepth:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15778  .bss.g_trackDistQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15784  .bss.g_padFilterState:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15790  .data.g_padFilterResQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15796  .data.g_padFilterCutQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15803  .bss.g_padFilterType:00000000 $d
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 427


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15809  .bss.g_trackFilterState:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15815  .data.g_trackFilterResQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15821  .data.g_trackFilterCutQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15828  .bss.g_trackFilterType:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15834  .bss.g_padStutterCount:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15840  .data.g_padStutterInterval:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15861  .bss.g_padStutterEnabled:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15867  .bss.g_padLoopEnabled:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15873  .data.g_instPitchQ12:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15894  .bss.g_samplesLoadedMask:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15900  .bss.g_spiCrcErrorCount:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15906  .bss.g_spiPacketCount:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15912  .bss.g_spiErrorCount:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15918  .bss.g_trackPeakQ15:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15924  .bss.g_masterPeakQ15:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15940  .bss.g_masterCompEnvQ15:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15961  .data.g_masterCompThresholdQ15:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15970  .bss.g_masterCompEnabled:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15972  .bss.g_phaserPhase:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:15978  .bss.g_phaserLast:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16002  .bss.g_phaserEnabled:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16044  .bss.g_globalSrHoldR:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16050  .bss.g_globalSrHoldL:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16059  .bss.g_globalSrPhase:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16061  .bss.g_globalFilterStateR:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16067  .bss.g_globalFilterStateL:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16081  .bss.g_globalDistMode:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16086  .bss.g_globalDistQ8:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16106  .bss.g_globalFilterType:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16108  .data.g_trackVolume:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16132  .bss.g_spiTrigTail:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16137  .bss.g_spiTrigHead:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16139  .bss.g_spiTrigQ:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16148  .bss.g_spiWaitingPayload:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16150  .bss.g_spiTxBuf:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16156  .bss.g_spiRxBuf:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16165  .bss.g_fxSparkleOn:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16170  .bss.g_fxReverbBoost:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16175  .bss.g_fxFlangerOn:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16177  .bss.g_flangerPhase:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16186  .bss.g_demoSeqEnabled:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16188  .data.g_samplesToNextStep:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16194  .bss.g_samplesPerStep:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16200  .bss.g_songStep:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16206  .bss.g_step:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16212  .bss.g_lpR:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16218  .bss.g_lpL:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16224  .bss.g_delayIdx:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16241  .bss.g_voices:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16247  .bss.g_samples:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16253  .bss.g_audioLastCbTick:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16268  .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16265  .bss.hdma_spi1_rx:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16271  .bss.i2sBuf:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16277  .bss.sdReadBuf:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16284  .bss.hspi1:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16291  .bss.hsd:00000000 $d
ARM GAS  C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s 			page 428


C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16301  .bss.hdma_spi2_tx:00000000 hdma_spi2_tx
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16298  .bss.hdma_spi2_tx:00000000 $d
C:\Users\cesco\AppData\Local\Temp\ccHBw06Y.s:16305  .bss.hi2s2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Receive_DMA
memset
memcpy
HAL_SPI_Transmit_IT
powf
HAL_GetTick
HAL_GPIO_WritePin
HAL_Delay
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SD_ReadBlocks
HAL_SD_GetCardState
memcmp
HAL_SPI_Abort
HAL_GPIO_TogglePin
HAL_SPI_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_I2S_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_I2S_Transmit_DMA
HAL_I2S_DMAStop
