// Seed: 109403583
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    output tri id_4,
    output supply1 id_5,
    output logic id_6,
    output uwire id_7,
    input wor id_8
);
  initial id_6 <= 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5,
    output uwire id_6,
    output tri id_7
    , id_16,
    input wor id_8,
    output wire id_9,
    output tri0 id_10,
    input wire id_11,
    input uwire id_12,
    input tri id_13,
    output tri0 id_14
);
  if (-1) wire id_17, id_18;
  else wire id_19;
  assign id_14 = id_1;
  wire  id_20;
  logic id_21;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  assign id_3 = id_11;
  localparam id_22 = 1;
endmodule
