{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 22:01:00 2010 " "Info: Processing started: Tue Mar 09 22:01:00 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VotingMachine EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"VotingMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 2043 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 2044 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 2045 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Critical Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[7] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[6] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[5] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[4] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[3] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[2] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[1] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output[0] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[7] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[6] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[4] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[0] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[3] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[2] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[1] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { input[5] } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 192 32 200 208 "rst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "47.255 ns register register " "Info: Estimated most critical path is register to register delay of 47.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VotingControl:inst\|v1_count\[0\] 1 REG LAB_X32_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y12; Fanout = 2; REG Node = 'VotingControl:inst\|v1_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns VotingControl:inst\|Add1~1 2 COMB LAB_X32_Y12 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.279 ns VotingControl:inst\|Add1~2 3 COMB LAB_X32_Y12 3 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.279 ns; Loc. = LAB_X32_Y12; Fanout = 3; COMB Node = 'VotingControl:inst\|Add1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|Add1~1 VotingControl:inst|Add1~2 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.393 ns) 2.300 ns VotingControl:inst\|LessThan1~3 4 COMB LAB_X33_Y12 1 " "Info: 4: + IC(0.628 ns) + CELL(0.393 ns) = 2.300 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { VotingControl:inst|Add1~2 VotingControl:inst|LessThan1~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.371 ns VotingControl:inst\|LessThan1~5 5 COMB LAB_X33_Y12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.371 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~3 VotingControl:inst|LessThan1~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.442 ns VotingControl:inst\|LessThan1~7 6 COMB LAB_X33_Y12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.442 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~5 VotingControl:inst|LessThan1~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.513 ns VotingControl:inst\|LessThan1~9 7 COMB LAB_X33_Y12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.513 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~7 VotingControl:inst|LessThan1~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.584 ns VotingControl:inst\|LessThan1~11 8 COMB LAB_X33_Y12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.584 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~9 VotingControl:inst|LessThan1~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns VotingControl:inst\|LessThan1~13 9 COMB LAB_X33_Y12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~11 VotingControl:inst|LessThan1~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns VotingControl:inst\|LessThan1~15 10 COMB LAB_X33_Y12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~13 VotingControl:inst|LessThan1~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns VotingControl:inst\|LessThan1~17 11 COMB LAB_X33_Y12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~15 VotingControl:inst|LessThan1~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns VotingControl:inst\|LessThan1~19 12 COMB LAB_X33_Y12 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~17 VotingControl:inst|LessThan1~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns VotingControl:inst\|LessThan1~21 13 COMB LAB_X33_Y12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~19 VotingControl:inst|LessThan1~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns VotingControl:inst\|LessThan1~23 14 COMB LAB_X33_Y12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~21 VotingControl:inst|LessThan1~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns VotingControl:inst\|LessThan1~25 15 COMB LAB_X33_Y12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~23 VotingControl:inst|LessThan1~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.152 ns VotingControl:inst\|LessThan1~27 16 COMB LAB_X33_Y12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.152 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~25 VotingControl:inst|LessThan1~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.223 ns VotingControl:inst\|LessThan1~29 17 COMB LAB_X33_Y12 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.223 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~27 VotingControl:inst|LessThan1~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.294 ns VotingControl:inst\|LessThan1~31 18 COMB LAB_X33_Y12 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.294 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~29 VotingControl:inst|LessThan1~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.455 ns VotingControl:inst\|LessThan1~33 19 COMB LAB_X33_Y11 1 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 3.455 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan1~31 VotingControl:inst|LessThan1~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.526 ns VotingControl:inst\|LessThan1~35 20 COMB LAB_X33_Y11 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.526 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~33 VotingControl:inst|LessThan1~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.597 ns VotingControl:inst\|LessThan1~37 21 COMB LAB_X33_Y11 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.597 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~35 VotingControl:inst|LessThan1~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.668 ns VotingControl:inst\|LessThan1~39 22 COMB LAB_X33_Y11 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.668 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~37 VotingControl:inst|LessThan1~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.739 ns VotingControl:inst\|LessThan1~41 23 COMB LAB_X33_Y11 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.739 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~39 VotingControl:inst|LessThan1~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.810 ns VotingControl:inst\|LessThan1~43 24 COMB LAB_X33_Y11 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.810 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~41 VotingControl:inst|LessThan1~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.881 ns VotingControl:inst\|LessThan1~45 25 COMB LAB_X33_Y11 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.881 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~43 VotingControl:inst|LessThan1~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.952 ns VotingControl:inst\|LessThan1~47 26 COMB LAB_X33_Y11 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.952 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.023 ns VotingControl:inst\|LessThan1~49 27 COMB LAB_X33_Y11 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.023 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.094 ns VotingControl:inst\|LessThan1~51 28 COMB LAB_X33_Y11 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.094 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.165 ns VotingControl:inst\|LessThan1~53 29 COMB LAB_X33_Y11 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.165 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.236 ns VotingControl:inst\|LessThan1~55 30 COMB LAB_X33_Y11 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.236 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.307 ns VotingControl:inst\|LessThan1~57 31 COMB LAB_X33_Y11 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.307 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.378 ns VotingControl:inst\|LessThan1~59 32 COMB LAB_X33_Y11 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.378 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.449 ns VotingControl:inst\|LessThan1~61 33 COMB LAB_X33_Y11 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.449 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.859 ns VotingControl:inst\|LessThan1~62 34 COMB LAB_X33_Y11 33 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.859 ns; Loc. = LAB_X33_Y11; Fanout = 33; COMB Node = 'VotingControl:inst\|LessThan1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.275 ns) 6.194 ns VotingControl:inst\|h_count~62 35 COMB LAB_X35_Y12 2 " "Info: 35: + IC(1.060 ns) + CELL(0.275 ns) = 6.194 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.414 ns) 7.773 ns VotingControl:inst\|LessThan2~3 36 COMB LAB_X31_Y16 1 " "Info: 36: + IC(1.165 ns) + CELL(0.414 ns) = 7.773 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { VotingControl:inst|h_count~62 VotingControl:inst|LessThan2~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.844 ns VotingControl:inst\|LessThan2~5 37 COMB LAB_X31_Y16 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.844 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.915 ns VotingControl:inst\|LessThan2~7 38 COMB LAB_X31_Y16 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 7.915 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.986 ns VotingControl:inst\|LessThan2~9 39 COMB LAB_X31_Y16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 7.986 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.057 ns VotingControl:inst\|LessThan2~11 40 COMB LAB_X31_Y16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.057 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.128 ns VotingControl:inst\|LessThan2~13 41 COMB LAB_X31_Y16 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.128 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.199 ns VotingControl:inst\|LessThan2~15 42 COMB LAB_X31_Y16 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.199 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.270 ns VotingControl:inst\|LessThan2~17 43 COMB LAB_X31_Y16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 8.270 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.341 ns VotingControl:inst\|LessThan2~19 44 COMB LAB_X31_Y16 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 8.341 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.412 ns VotingControl:inst\|LessThan2~21 45 COMB LAB_X31_Y16 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 8.412 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.483 ns VotingControl:inst\|LessThan2~23 46 COMB LAB_X31_Y16 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 8.483 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.554 ns VotingControl:inst\|LessThan2~25 47 COMB LAB_X31_Y16 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 8.554 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.625 ns VotingControl:inst\|LessThan2~27 48 COMB LAB_X31_Y16 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 8.625 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.696 ns VotingControl:inst\|LessThan2~29 49 COMB LAB_X31_Y16 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 8.696 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.767 ns VotingControl:inst\|LessThan2~31 50 COMB LAB_X31_Y16 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 8.767 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 8.928 ns VotingControl:inst\|LessThan2~33 51 COMB LAB_X31_Y15 1 " "Info: 51: + IC(0.090 ns) + CELL(0.071 ns) = 8.928 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.999 ns VotingControl:inst\|LessThan2~35 52 COMB LAB_X31_Y15 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 8.999 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.070 ns VotingControl:inst\|LessThan2~37 53 COMB LAB_X31_Y15 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.070 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.141 ns VotingControl:inst\|LessThan2~39 54 COMB LAB_X31_Y15 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.141 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.212 ns VotingControl:inst\|LessThan2~41 55 COMB LAB_X31_Y15 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.212 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.283 ns VotingControl:inst\|LessThan2~43 56 COMB LAB_X31_Y15 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.283 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.354 ns VotingControl:inst\|LessThan2~45 57 COMB LAB_X31_Y15 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 9.354 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.425 ns VotingControl:inst\|LessThan2~47 58 COMB LAB_X31_Y15 1 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 9.425 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.496 ns VotingControl:inst\|LessThan2~49 59 COMB LAB_X31_Y15 1 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 9.496 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.567 ns VotingControl:inst\|LessThan2~51 60 COMB LAB_X31_Y15 1 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 9.567 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.638 ns VotingControl:inst\|LessThan2~53 61 COMB LAB_X31_Y15 1 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 9.638 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.709 ns VotingControl:inst\|LessThan2~55 62 COMB LAB_X31_Y15 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 9.709 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.780 ns VotingControl:inst\|LessThan2~57 63 COMB LAB_X31_Y15 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 9.780 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.851 ns VotingControl:inst\|LessThan2~59 64 COMB LAB_X31_Y15 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 9.851 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.922 ns VotingControl:inst\|LessThan2~61 65 COMB LAB_X31_Y15 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 9.922 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.332 ns VotingControl:inst\|LessThan2~62 66 COMB LAB_X31_Y15 34 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 10.332 ns; Loc. = LAB_X31_Y15; Fanout = 34; COMB Node = 'VotingControl:inst\|LessThan2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.275 ns) 11.663 ns VotingControl:inst\|h_count~94 67 COMB LAB_X35_Y12 2 " "Info: 67: + IC(1.056 ns) + CELL(0.275 ns) = 11.663 ns; Loc. = LAB_X35_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.414 ns) 13.235 ns VotingControl:inst\|LessThan3~3 68 COMB LAB_X31_Y14 1 " "Info: 68: + IC(1.158 ns) + CELL(0.414 ns) = 13.235 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.306 ns VotingControl:inst\|LessThan3~5 69 COMB LAB_X31_Y14 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 13.306 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.377 ns VotingControl:inst\|LessThan3~7 70 COMB LAB_X31_Y14 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 13.377 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.448 ns VotingControl:inst\|LessThan3~9 71 COMB LAB_X31_Y14 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 13.448 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.519 ns VotingControl:inst\|LessThan3~11 72 COMB LAB_X31_Y14 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 13.519 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.590 ns VotingControl:inst\|LessThan3~13 73 COMB LAB_X31_Y14 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 13.590 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.661 ns VotingControl:inst\|LessThan3~15 74 COMB LAB_X31_Y14 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 13.661 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.732 ns VotingControl:inst\|LessThan3~17 75 COMB LAB_X31_Y14 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 13.732 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.803 ns VotingControl:inst\|LessThan3~19 76 COMB LAB_X31_Y14 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 13.803 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.874 ns VotingControl:inst\|LessThan3~21 77 COMB LAB_X31_Y14 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 13.874 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.945 ns VotingControl:inst\|LessThan3~23 78 COMB LAB_X31_Y14 1 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 13.945 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.016 ns VotingControl:inst\|LessThan3~25 79 COMB LAB_X31_Y14 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 14.016 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.087 ns VotingControl:inst\|LessThan3~27 80 COMB LAB_X31_Y14 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 14.087 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.158 ns VotingControl:inst\|LessThan3~29 81 COMB LAB_X31_Y14 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 14.158 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.229 ns VotingControl:inst\|LessThan3~31 82 COMB LAB_X31_Y14 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 14.229 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 14.390 ns VotingControl:inst\|LessThan3~33 83 COMB LAB_X31_Y13 1 " "Info: 83: + IC(0.090 ns) + CELL(0.071 ns) = 14.390 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.461 ns VotingControl:inst\|LessThan3~35 84 COMB LAB_X31_Y13 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 14.461 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.532 ns VotingControl:inst\|LessThan3~37 85 COMB LAB_X31_Y13 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 14.532 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.603 ns VotingControl:inst\|LessThan3~39 86 COMB LAB_X31_Y13 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 14.603 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.674 ns VotingControl:inst\|LessThan3~41 87 COMB LAB_X31_Y13 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 14.674 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.745 ns VotingControl:inst\|LessThan3~43 88 COMB LAB_X31_Y13 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 14.745 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.816 ns VotingControl:inst\|LessThan3~45 89 COMB LAB_X31_Y13 1 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 14.816 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.887 ns VotingControl:inst\|LessThan3~47 90 COMB LAB_X31_Y13 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 14.887 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.958 ns VotingControl:inst\|LessThan3~49 91 COMB LAB_X31_Y13 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 14.958 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.029 ns VotingControl:inst\|LessThan3~51 92 COMB LAB_X31_Y13 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 15.029 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.100 ns VotingControl:inst\|LessThan3~53 93 COMB LAB_X31_Y13 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 15.100 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.171 ns VotingControl:inst\|LessThan3~55 94 COMB LAB_X31_Y13 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 15.171 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.242 ns VotingControl:inst\|LessThan3~57 95 COMB LAB_X31_Y13 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 15.242 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.313 ns VotingControl:inst\|LessThan3~59 96 COMB LAB_X31_Y13 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 15.313 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.384 ns VotingControl:inst\|LessThan3~61 97 COMB LAB_X31_Y13 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 15.384 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.794 ns VotingControl:inst\|LessThan3~62 98 COMB LAB_X31_Y13 35 " "Info: 98: + IC(0.000 ns) + CELL(0.410 ns) = 15.794 ns; Loc. = LAB_X31_Y13; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 16.836 ns VotingControl:inst\|h_count~127 99 COMB LAB_X30_Y12 2 " "Info: 99: + IC(0.767 ns) + CELL(0.275 ns) = 16.836 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.414 ns) 18.676 ns VotingControl:inst\|LessThan4~1 100 COMB LAB_X35_Y14 1 " "Info: 100: + IC(1.426 ns) + CELL(0.414 ns) = 18.676 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.747 ns VotingControl:inst\|LessThan4~3 101 COMB LAB_X35_Y14 1 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 18.747 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.818 ns VotingControl:inst\|LessThan4~5 102 COMB LAB_X35_Y14 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 18.818 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.889 ns VotingControl:inst\|LessThan4~7 103 COMB LAB_X35_Y14 1 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 18.889 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.960 ns VotingControl:inst\|LessThan4~9 104 COMB LAB_X35_Y14 1 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 18.960 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.031 ns VotingControl:inst\|LessThan4~11 105 COMB LAB_X35_Y14 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 19.031 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.102 ns VotingControl:inst\|LessThan4~13 106 COMB LAB_X35_Y14 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 19.102 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.173 ns VotingControl:inst\|LessThan4~15 107 COMB LAB_X35_Y14 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 19.173 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.244 ns VotingControl:inst\|LessThan4~17 108 COMB LAB_X35_Y14 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 19.244 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.315 ns VotingControl:inst\|LessThan4~19 109 COMB LAB_X35_Y14 1 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 19.315 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.386 ns VotingControl:inst\|LessThan4~21 110 COMB LAB_X35_Y14 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 19.386 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.457 ns VotingControl:inst\|LessThan4~23 111 COMB LAB_X35_Y14 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 19.457 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.528 ns VotingControl:inst\|LessThan4~25 112 COMB LAB_X35_Y14 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 19.528 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.599 ns VotingControl:inst\|LessThan4~27 113 COMB LAB_X35_Y14 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 19.599 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.670 ns VotingControl:inst\|LessThan4~29 114 COMB LAB_X35_Y14 1 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 19.670 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.741 ns VotingControl:inst\|LessThan4~31 115 COMB LAB_X35_Y14 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 19.741 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 19.902 ns VotingControl:inst\|LessThan4~33 116 COMB LAB_X35_Y13 1 " "Info: 116: + IC(0.090 ns) + CELL(0.071 ns) = 19.902 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.973 ns VotingControl:inst\|LessThan4~35 117 COMB LAB_X35_Y13 1 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 19.973 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.044 ns VotingControl:inst\|LessThan4~37 118 COMB LAB_X35_Y13 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 20.044 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.115 ns VotingControl:inst\|LessThan4~39 119 COMB LAB_X35_Y13 1 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 20.115 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.186 ns VotingControl:inst\|LessThan4~41 120 COMB LAB_X35_Y13 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 20.186 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.257 ns VotingControl:inst\|LessThan4~43 121 COMB LAB_X35_Y13 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 20.257 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.328 ns VotingControl:inst\|LessThan4~45 122 COMB LAB_X35_Y13 1 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 20.328 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.399 ns VotingControl:inst\|LessThan4~47 123 COMB LAB_X35_Y13 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 20.399 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.470 ns VotingControl:inst\|LessThan4~49 124 COMB LAB_X35_Y13 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 20.470 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.541 ns VotingControl:inst\|LessThan4~51 125 COMB LAB_X35_Y13 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 20.541 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.612 ns VotingControl:inst\|LessThan4~53 126 COMB LAB_X35_Y13 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 20.612 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.683 ns VotingControl:inst\|LessThan4~55 127 COMB LAB_X35_Y13 1 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 20.683 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.754 ns VotingControl:inst\|LessThan4~57 128 COMB LAB_X35_Y13 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 20.754 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.825 ns VotingControl:inst\|LessThan4~59 129 COMB LAB_X35_Y13 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 20.825 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.896 ns VotingControl:inst\|LessThan4~61 130 COMB LAB_X35_Y13 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 20.896 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.306 ns VotingControl:inst\|LessThan4~62 131 COMB LAB_X35_Y13 35 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 21.306 ns; Loc. = LAB_X35_Y13; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan4~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.275 ns) 22.890 ns VotingControl:inst\|h_count~159 132 COMB LAB_X30_Y12 2 " "Info: 132: + IC(1.309 ns) + CELL(0.275 ns) = 22.890 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~159'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.414 ns) 25.026 ns VotingControl:inst\|LessThan5~1 133 COMB LAB_X36_Y17 1 " "Info: 133: + IC(1.722 ns) + CELL(0.414 ns) = 25.026 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.097 ns VotingControl:inst\|LessThan5~3 134 COMB LAB_X36_Y17 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 25.097 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.168 ns VotingControl:inst\|LessThan5~5 135 COMB LAB_X36_Y17 1 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 25.168 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.239 ns VotingControl:inst\|LessThan5~7 136 COMB LAB_X36_Y17 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 25.239 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.310 ns VotingControl:inst\|LessThan5~9 137 COMB LAB_X36_Y17 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 25.310 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.381 ns VotingControl:inst\|LessThan5~11 138 COMB LAB_X36_Y17 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 25.381 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.452 ns VotingControl:inst\|LessThan5~13 139 COMB LAB_X36_Y17 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 25.452 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.523 ns VotingControl:inst\|LessThan5~15 140 COMB LAB_X36_Y17 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 25.523 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.594 ns VotingControl:inst\|LessThan5~17 141 COMB LAB_X36_Y17 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 25.594 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.665 ns VotingControl:inst\|LessThan5~19 142 COMB LAB_X36_Y17 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 25.665 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.736 ns VotingControl:inst\|LessThan5~21 143 COMB LAB_X36_Y17 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 25.736 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.807 ns VotingControl:inst\|LessThan5~23 144 COMB LAB_X36_Y17 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 25.807 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.878 ns VotingControl:inst\|LessThan5~25 145 COMB LAB_X36_Y17 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 25.878 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.949 ns VotingControl:inst\|LessThan5~27 146 COMB LAB_X36_Y17 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 25.949 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.020 ns VotingControl:inst\|LessThan5~29 147 COMB LAB_X36_Y17 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 26.020 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.091 ns VotingControl:inst\|LessThan5~31 148 COMB LAB_X36_Y17 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 26.091 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 26.252 ns VotingControl:inst\|LessThan5~33 149 COMB LAB_X36_Y16 1 " "Info: 149: + IC(0.090 ns) + CELL(0.071 ns) = 26.252 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.323 ns VotingControl:inst\|LessThan5~35 150 COMB LAB_X36_Y16 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 26.323 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.394 ns VotingControl:inst\|LessThan5~37 151 COMB LAB_X36_Y16 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 26.394 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.465 ns VotingControl:inst\|LessThan5~39 152 COMB LAB_X36_Y16 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 26.465 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.536 ns VotingControl:inst\|LessThan5~41 153 COMB LAB_X36_Y16 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 26.536 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.607 ns VotingControl:inst\|LessThan5~43 154 COMB LAB_X36_Y16 1 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 26.607 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.678 ns VotingControl:inst\|LessThan5~45 155 COMB LAB_X36_Y16 1 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 26.678 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.749 ns VotingControl:inst\|LessThan5~47 156 COMB LAB_X36_Y16 1 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 26.749 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.820 ns VotingControl:inst\|LessThan5~49 157 COMB LAB_X36_Y16 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 26.820 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.891 ns VotingControl:inst\|LessThan5~51 158 COMB LAB_X36_Y16 1 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 26.891 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.962 ns VotingControl:inst\|LessThan5~53 159 COMB LAB_X36_Y16 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 26.962 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.033 ns VotingControl:inst\|LessThan5~55 160 COMB LAB_X36_Y16 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 27.033 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.104 ns VotingControl:inst\|LessThan5~57 161 COMB LAB_X36_Y16 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 27.104 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.175 ns VotingControl:inst\|LessThan5~59 162 COMB LAB_X36_Y16 1 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 27.175 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.246 ns VotingControl:inst\|LessThan5~61 163 COMB LAB_X36_Y16 1 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 27.246 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.656 ns VotingControl:inst\|LessThan5~62 164 COMB LAB_X36_Y16 37 " "Info: 164: + IC(0.000 ns) + CELL(0.410 ns) = 27.656 ns; Loc. = LAB_X36_Y16; Fanout = 37; COMB Node = 'VotingControl:inst\|LessThan5~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.275 ns) 29.258 ns VotingControl:inst\|h_count~191 165 COMB LAB_X30_Y12 2 " "Info: 165: + IC(1.327 ns) + CELL(0.275 ns) = 29.258 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~191'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.414 ns) 31.105 ns VotingControl:inst\|LessThan6~1 166 COMB LAB_X35_Y16 1 " "Info: 166: + IC(1.433 ns) + CELL(0.414 ns) = 31.105 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.176 ns VotingControl:inst\|LessThan6~3 167 COMB LAB_X35_Y16 1 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 31.176 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.247 ns VotingControl:inst\|LessThan6~5 168 COMB LAB_X35_Y16 1 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 31.247 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.318 ns VotingControl:inst\|LessThan6~7 169 COMB LAB_X35_Y16 1 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 31.318 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.389 ns VotingControl:inst\|LessThan6~9 170 COMB LAB_X35_Y16 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 31.389 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.460 ns VotingControl:inst\|LessThan6~11 171 COMB LAB_X35_Y16 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 31.460 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.531 ns VotingControl:inst\|LessThan6~13 172 COMB LAB_X35_Y16 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 31.531 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.602 ns VotingControl:inst\|LessThan6~15 173 COMB LAB_X35_Y16 1 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 31.602 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.673 ns VotingControl:inst\|LessThan6~17 174 COMB LAB_X35_Y16 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 31.673 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.744 ns VotingControl:inst\|LessThan6~19 175 COMB LAB_X35_Y16 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 31.744 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.815 ns VotingControl:inst\|LessThan6~21 176 COMB LAB_X35_Y16 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 31.815 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.886 ns VotingControl:inst\|LessThan6~23 177 COMB LAB_X35_Y16 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 31.886 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.957 ns VotingControl:inst\|LessThan6~25 178 COMB LAB_X35_Y16 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 31.957 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.028 ns VotingControl:inst\|LessThan6~27 179 COMB LAB_X35_Y16 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 32.028 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.099 ns VotingControl:inst\|LessThan6~29 180 COMB LAB_X35_Y16 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 32.099 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.170 ns VotingControl:inst\|LessThan6~31 181 COMB LAB_X35_Y16 1 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 32.170 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 32.331 ns VotingControl:inst\|LessThan6~33 182 COMB LAB_X35_Y15 1 " "Info: 182: + IC(0.090 ns) + CELL(0.071 ns) = 32.331 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.402 ns VotingControl:inst\|LessThan6~35 183 COMB LAB_X35_Y15 1 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 32.402 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.473 ns VotingControl:inst\|LessThan6~37 184 COMB LAB_X35_Y15 1 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 32.473 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.544 ns VotingControl:inst\|LessThan6~39 185 COMB LAB_X35_Y15 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 32.544 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.615 ns VotingControl:inst\|LessThan6~41 186 COMB LAB_X35_Y15 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 32.615 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.686 ns VotingControl:inst\|LessThan6~43 187 COMB LAB_X35_Y15 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 32.686 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.757 ns VotingControl:inst\|LessThan6~45 188 COMB LAB_X35_Y15 1 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 32.757 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.828 ns VotingControl:inst\|LessThan6~47 189 COMB LAB_X35_Y15 1 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 32.828 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.899 ns VotingControl:inst\|LessThan6~49 190 COMB LAB_X35_Y15 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 32.899 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.970 ns VotingControl:inst\|LessThan6~51 191 COMB LAB_X35_Y15 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 32.970 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.041 ns VotingControl:inst\|LessThan6~53 192 COMB LAB_X35_Y15 1 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 33.041 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.112 ns VotingControl:inst\|LessThan6~55 193 COMB LAB_X35_Y15 1 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 33.112 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.183 ns VotingControl:inst\|LessThan6~57 194 COMB LAB_X35_Y15 1 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 33.183 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.254 ns VotingControl:inst\|LessThan6~59 195 COMB LAB_X35_Y15 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 33.254 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.325 ns VotingControl:inst\|LessThan6~61 196 COMB LAB_X35_Y15 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 33.325 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.735 ns VotingControl:inst\|LessThan6~62 197 COMB LAB_X35_Y15 38 " "Info: 197: + IC(0.000 ns) + CELL(0.410 ns) = 33.735 ns; Loc. = LAB_X35_Y15; Fanout = 38; COMB Node = 'VotingControl:inst\|LessThan6~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.275 ns) 35.061 ns VotingControl:inst\|h_count~219 198 COMB LAB_X31_Y17 2 " "Info: 198: + IC(1.051 ns) + CELL(0.275 ns) = 35.061 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~219'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.414 ns) 36.636 ns VotingControl:inst\|LessThan7~9 199 COMB LAB_X33_Y14 1 " "Info: 199: + IC(1.161 ns) + CELL(0.414 ns) = 36.636 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.707 ns VotingControl:inst\|LessThan7~11 200 COMB LAB_X33_Y14 1 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 36.707 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.778 ns VotingControl:inst\|LessThan7~13 201 COMB LAB_X33_Y14 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 36.778 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.849 ns VotingControl:inst\|LessThan7~15 202 COMB LAB_X33_Y14 1 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 36.849 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.920 ns VotingControl:inst\|LessThan7~17 203 COMB LAB_X33_Y14 1 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 36.920 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.991 ns VotingControl:inst\|LessThan7~19 204 COMB LAB_X33_Y14 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 36.991 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.062 ns VotingControl:inst\|LessThan7~21 205 COMB LAB_X33_Y14 1 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 37.062 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.133 ns VotingControl:inst\|LessThan7~23 206 COMB LAB_X33_Y14 1 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 37.133 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.204 ns VotingControl:inst\|LessThan7~25 207 COMB LAB_X33_Y14 1 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 37.204 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.275 ns VotingControl:inst\|LessThan7~27 208 COMB LAB_X33_Y14 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 37.275 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.346 ns VotingControl:inst\|LessThan7~29 209 COMB LAB_X33_Y14 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 37.346 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.417 ns VotingControl:inst\|LessThan7~31 210 COMB LAB_X33_Y14 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 37.417 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 37.578 ns VotingControl:inst\|LessThan7~33 211 COMB LAB_X33_Y13 1 " "Info: 211: + IC(0.090 ns) + CELL(0.071 ns) = 37.578 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.649 ns VotingControl:inst\|LessThan7~35 212 COMB LAB_X33_Y13 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 37.649 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.720 ns VotingControl:inst\|LessThan7~37 213 COMB LAB_X33_Y13 1 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 37.720 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.791 ns VotingControl:inst\|LessThan7~39 214 COMB LAB_X33_Y13 1 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 37.791 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.862 ns VotingControl:inst\|LessThan7~41 215 COMB LAB_X33_Y13 1 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 37.862 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.933 ns VotingControl:inst\|LessThan7~43 216 COMB LAB_X33_Y13 1 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 37.933 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.004 ns VotingControl:inst\|LessThan7~45 217 COMB LAB_X33_Y13 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 38.004 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.075 ns VotingControl:inst\|LessThan7~47 218 COMB LAB_X33_Y13 1 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 38.075 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.146 ns VotingControl:inst\|LessThan7~49 219 COMB LAB_X33_Y13 1 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 38.146 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.217 ns VotingControl:inst\|LessThan7~51 220 COMB LAB_X33_Y13 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 38.217 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.288 ns VotingControl:inst\|LessThan7~53 221 COMB LAB_X33_Y13 1 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 38.288 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.359 ns VotingControl:inst\|LessThan7~55 222 COMB LAB_X33_Y13 1 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 38.359 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.430 ns VotingControl:inst\|LessThan7~57 223 COMB LAB_X33_Y13 1 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 38.430 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.501 ns VotingControl:inst\|LessThan7~59 224 COMB LAB_X33_Y13 1 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 38.501 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.572 ns VotingControl:inst\|LessThan7~61 225 COMB LAB_X33_Y13 1 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 38.572 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.982 ns VotingControl:inst\|LessThan7~62 226 COMB LAB_X33_Y13 10 " "Info: 226: + IC(0.000 ns) + CELL(0.410 ns) = 38.982 ns; Loc. = LAB_X33_Y13; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan7~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.275 ns) 40.045 ns VotingControl:inst\|currHighState~0 227 COMB LAB_X34_Y12 31 " "Info: 227: + IC(0.788 ns) + CELL(0.275 ns) = 40.045 ns; Loc. = LAB_X34_Y12; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.150 ns) 41.402 ns VotingControl:inst\|h_count\[12\]~27 228 COMB LAB_X34_Y18 2 " "Info: 228: + IC(1.207 ns) + CELL(0.150 ns) = 41.402 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[12\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[12]~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 42.700 ns VotingControl:inst\|LessThan8~25 229 COMB LAB_X33_Y16 1 " "Info: 229: + IC(0.884 ns) + CELL(0.414 ns) = 42.700 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { VotingControl:inst|h_count[12]~27 VotingControl:inst|LessThan8~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.771 ns VotingControl:inst\|LessThan8~27 230 COMB LAB_X33_Y16 1 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 42.771 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.842 ns VotingControl:inst\|LessThan8~29 231 COMB LAB_X33_Y16 1 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 42.842 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.913 ns VotingControl:inst\|LessThan8~31 232 COMB LAB_X33_Y16 1 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 42.913 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 43.074 ns VotingControl:inst\|LessThan8~33 233 COMB LAB_X33_Y15 1 " "Info: 233: + IC(0.090 ns) + CELL(0.071 ns) = 43.074 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.145 ns VotingControl:inst\|LessThan8~35 234 COMB LAB_X33_Y15 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 43.145 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.216 ns VotingControl:inst\|LessThan8~37 235 COMB LAB_X33_Y15 1 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 43.216 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.287 ns VotingControl:inst\|LessThan8~39 236 COMB LAB_X33_Y15 1 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 43.287 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.358 ns VotingControl:inst\|LessThan8~41 237 COMB LAB_X33_Y15 1 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 43.358 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.429 ns VotingControl:inst\|LessThan8~43 238 COMB LAB_X33_Y15 1 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 43.429 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.500 ns VotingControl:inst\|LessThan8~45 239 COMB LAB_X33_Y15 1 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 43.500 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.571 ns VotingControl:inst\|LessThan8~47 240 COMB LAB_X33_Y15 1 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 43.571 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.642 ns VotingControl:inst\|LessThan8~49 241 COMB LAB_X33_Y15 1 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 43.642 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.713 ns VotingControl:inst\|LessThan8~51 242 COMB LAB_X33_Y15 1 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 43.713 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.784 ns VotingControl:inst\|LessThan8~53 243 COMB LAB_X33_Y15 1 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 43.784 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.855 ns VotingControl:inst\|LessThan8~55 244 COMB LAB_X33_Y15 1 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 43.855 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.926 ns VotingControl:inst\|LessThan8~57 245 COMB LAB_X33_Y15 1 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 43.926 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.997 ns VotingControl:inst\|LessThan8~59 246 COMB LAB_X33_Y15 1 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 43.997 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.068 ns VotingControl:inst\|LessThan8~61 247 COMB LAB_X33_Y15 1 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 44.068 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 44.478 ns VotingControl:inst\|LessThan8~62 248 COMB LAB_X33_Y15 10 " "Info: 248: + IC(0.000 ns) + CELL(0.410 ns) = 44.478 ns; Loc. = LAB_X33_Y15; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan8~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.437 ns) 45.556 ns VotingControl:inst\|currHighState~15 249 COMB LAB_X34_Y12 31 " "Info: 249: + IC(0.641 ns) + CELL(0.437 ns) = 45.556 ns; Loc. = LAB_X34_Y12; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.659 ns) 47.255 ns VotingControl:inst\|h_count\[13\] 250 REG LAB_X34_Y18 2 " "Info: 250: + IC(1.040 ns) + CELL(0.659 ns) = 47.255 ns; Loc. = LAB_X34_Y18; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.257 ns ( 55.56 % ) " "Info: Total cell delay = 26.257 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.998 ns ( 44.44 % ) " "Info: Total interconnect delay = 20.998 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "47.255 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 VotingControl:inst|Add1~2 VotingControl:inst|LessThan1~3 VotingControl:inst|LessThan1~5 VotingControl:inst|LessThan1~7 VotingControl:inst|LessThan1~9 VotingControl:inst|LessThan1~11 VotingControl:inst|LessThan1~13 VotingControl:inst|LessThan1~15 VotingControl:inst|LessThan1~17 VotingControl:inst|LessThan1~19 VotingControl:inst|LessThan1~21 VotingControl:inst|LessThan1~23 VotingControl:inst|LessThan1~25 VotingControl:inst|LessThan1~27 VotingControl:inst|LessThan1~29 VotingControl:inst|LessThan1~31 VotingControl:inst|LessThan1~33 VotingControl:inst|LessThan1~35 VotingControl:inst|LessThan1~37 VotingControl:inst|LessThan1~39 VotingControl:inst|LessThan1~41 VotingControl:inst|LessThan1~43 VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~62 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[12]~27 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 22:01:14 2010 " "Info: Processing ended: Tue Mar 09 22:01:14 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
