// Seed: 1125023252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign #id_6 id_4 = id_5;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
);
  tri1 id_3;
  assign id_3 = {1{id_3}};
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  always @(*) id_1 = #(id_2) id_3;
endprogram
