LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY DIVFREQ2 IS
	PORT(CLK, RST: IN STD_LOGIC;
			F: OUT STD_LOGIC);
	END DIVFREQ2;
	

ARCHITECTURE RTL OF DIVFREQ2 IS

	SIGNAL D, Q: STD_LOGIC;
	
	BEGIN
	
	PROCESS(CLK, RST)
		BEGIN 
				IF(RST = '0') THEN 
					Q <= "000000000000000";
				ELSIF (CLK 'EVENT AND CLK = '1') THEN
					Q <= D;
				END IF;
			END PROCESS;
			
	END RTL;
	