Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Observer_Controller\Hardware\EB_Mk8_ObserverController_Hardware\Mk8_Observer_CPU.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Observer_Controller\Hardware\EB_Mk8_ObserverController_Hardware\Mk8_Observer_CPU --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU.qsys
Progress: Reading input file
Progress: Adding Data_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Data_Memory
Progress: Adding Parameter_SYS [Pararameter_Comms_SYS 1.0]
Progress: Reading input file
Progress: Adding Parameter_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module Parameter_GPIO
Progress: Adding Parameter_RX_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Parameter_RX_RAM
Progress: Adding Parameter_TX_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Parameter_TX_RAM
Progress: Adding Reset [altera_avalon_pio 18.1]
Progress: Parameterizing module Reset
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 18.1]
Progress: Parameterizing module clk_1
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Parameter_SYS
Progress: Adding Pheriphals [subsystemA 1.0]
Progress: Reading input file
Progress: Adding DDR3_status_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module DDR3_status_GPIO
Progress: Adding LED_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_GPIO
Progress: Adding LVDS_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module LVDS_gpio
Progress: Adding TP_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module TP_GPIO
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dual_boot_0 [altera_dual_boot 18.1]
Progress: Parameterizing module dual_boot_0
Progress: Adding ft600_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module ft600_gpio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Pheriphals
Progress: Adding Program_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Program_Memory
Progress: Adding Shared_Parameter_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Shared_Parameter_RAM
Progress: Adding TimerSYS_0 [TimerSYS 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module TimerSYS_0
Progress: Adding altpll_sys [altpll 18.1]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_1
Progress: Adding clock_bridge_3 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_3
Progress: Adding external_bus_bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module external_bus_bridge
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding msgdma_0 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_0
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Mk8_Observer_CPU.Parameter_SYS.Parameter_GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Mk8_Observer_CPU.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Observer_Controller\Hardware\EB_Mk8_ObserverController_Hardware\Mk8_Observer_CPU.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Observer_Controller\Hardware\EB_Mk8_ObserverController_Hardware\Mk8_Observer_CPU\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU.qsys
Progress: Reading input file
Progress: Adding Data_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Data_Memory
Progress: Adding Parameter_SYS [Pararameter_Comms_SYS 1.0]
Progress: Parameterizing module Parameter_SYS
Progress: Adding Pheriphals [subsystemA 1.0]
Progress: Parameterizing module Pheriphals
Progress: Adding Program_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Program_Memory
Progress: Adding Shared_Parameter_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Shared_Parameter_RAM
Progress: Adding TimerSYS_0 [TimerSYS 1.0]
Progress: Parameterizing module TimerSYS_0
Progress: Adding altpll_sys [altpll 18.1]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_1
Progress: Adding clock_bridge_3 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_3
Progress: Adding external_bus_bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module external_bus_bridge
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding msgdma_0 [altera_msgdma 18.1]
Progress: Parameterizing module msgdma_0
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Mk8_Observer_CPU.Parameter_SYS.Parameter_GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Mk8_Observer_CPU.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: Mk8_Observer_CPU: Generating Mk8_Observer_CPU "Mk8_Observer_CPU" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Data_Memory: Starting RTL generation for module 'Mk8_Observer_CPU_Data_Memory'
Info: Data_Memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_Observer_CPU_Data_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0002_Data_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0002_Data_Memory_gen//Mk8_Observer_CPU_Data_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: Data_Memory: Done RTL generation for module 'Mk8_Observer_CPU_Data_Memory'
Info: Data_Memory: "Mk8_Observer_CPU" instantiated altera_avalon_onchip_memory2 "Data_Memory"
Info: Parameter_SYS: "Mk8_Observer_CPU" instantiated Pararameter_Comms_SYS "Parameter_SYS"
Info: Pheriphals: "Mk8_Observer_CPU" instantiated subsystemA "Pheriphals"
Info: Program_Memory: Starting RTL generation for module 'Mk8_Observer_CPU_Program_Memory'
Info: Program_Memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_Observer_CPU_Program_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0003_Program_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0003_Program_Memory_gen//Mk8_Observer_CPU_Program_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: Program_Memory: Done RTL generation for module 'Mk8_Observer_CPU_Program_Memory'
Info: Program_Memory: "Mk8_Observer_CPU" instantiated altera_avalon_onchip_memory2 "Program_Memory"
Info: TimerSYS_0: "Mk8_Observer_CPU" instantiated TimerSYS "TimerSYS_0"
Info: altpll_sys: "Mk8_Observer_CPU" instantiated altpll "altpll_sys"
Info: external_bus_bridge: Starting Generation of Avalon to External Bus Bridge
Info: external_bus_bridge: "Mk8_Observer_CPU" instantiated altera_up_avalon_to_external_bus_bridge "external_bus_bridge"
Info: msgdma_0: "Mk8_Observer_CPU" instantiated altera_msgdma "msgdma_0"
Info: nios2_gen2: "Mk8_Observer_CPU" instantiated altera_nios2_gen2 "nios2_gen2"
Info: vic_0: "Mk8_Observer_CPU" instantiated altera_vic "vic_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Mk8_Observer_CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Mk8_Observer_CPU" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "Mk8_Observer_CPU" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "Mk8_Observer_CPU" instantiated altera_reset_controller "rst_controller"
Info: Parameter_GPIO: Starting RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_GPIO'
Info: Parameter_GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_Observer_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0010_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0010_Parameter_GPIO_gen//Mk8_Observer_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_GPIO: Done RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_GPIO'
Info: Parameter_GPIO: "Parameter_SYS" instantiated altera_avalon_pio "Parameter_GPIO"
Info: Parameter_RX_RAM: Starting RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_RX_RAM'
Info: Parameter_RX_RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_Observer_CPU_Parameter_SYS_Parameter_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0011_Parameter_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0011_Parameter_RX_RAM_gen//Mk8_Observer_CPU_Parameter_SYS_Parameter_RX_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_RX_RAM: Done RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_RX_RAM'
Info: Parameter_RX_RAM: "Parameter_SYS" instantiated altera_avalon_onchip_memory2 "Parameter_RX_RAM"
Info: Parameter_TX_RAM: Starting RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_TX_RAM'
Info: Parameter_TX_RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_Observer_CPU_Parameter_SYS_Parameter_TX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0012_Parameter_TX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0012_Parameter_TX_RAM_gen//Mk8_Observer_CPU_Parameter_SYS_Parameter_TX_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_TX_RAM: Done RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Parameter_TX_RAM'
Info: Parameter_TX_RAM: "Parameter_SYS" instantiated altera_avalon_onchip_memory2 "Parameter_TX_RAM"
Info: Reset: Starting RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Reset'
Info: Reset:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_Observer_CPU_Parameter_SYS_Reset --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0013_Reset_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0013_Reset_gen//Mk8_Observer_CPU_Parameter_SYS_Reset_component_configuration.pl  --do_build_sim=0  ]
Info: Reset: Done RTL generation for module 'Mk8_Observer_CPU_Parameter_SYS_Reset'
Info: Reset: "Parameter_SYS" instantiated altera_avalon_pio "Reset"
Info: mm_clock_crossing_bridge_0: "Parameter_SYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Parameter_SYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: LED_GPIO: Starting RTL generation for module 'Mk8_Observer_CPU_Pheriphals_LED_GPIO'
Info: LED_GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_Observer_CPU_Pheriphals_LED_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0015_LED_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0015_LED_GPIO_gen//Mk8_Observer_CPU_Pheriphals_LED_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: LED_GPIO: Done RTL generation for module 'Mk8_Observer_CPU_Pheriphals_LED_GPIO'
Info: LED_GPIO: "Pheriphals" instantiated altera_avalon_pio "LED_GPIO"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Pheriphals" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: timer_0: Starting RTL generation for module 'Mk8_Observer_CPU_TimerSYS_0_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Mk8_Observer_CPU_TimerSYS_0_timer_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0016_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0016_timer_0_gen//Mk8_Observer_CPU_TimerSYS_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Mk8_Observer_CPU_TimerSYS_0_timer_0'
Info: timer_0: "TimerSYS_0" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TimerSYS_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "msgdma_0" instantiated dma_write_master "write_mstr_internal"
Info: cpu: Starting RTL generation for module 'Mk8_Observer_CPU_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Mk8_Observer_CPU_nios2_gen2_cpu --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8631_7988234983854591016.dir/0020_cpu_gen//Mk8_Observer_CPU_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.04 09:09:14 (*) Starting Nios II generation
Info: cpu: # 2021.01.04 09:09:14 (*)   Checking for plaintext license.
Info: cpu: # 2021.01.04 09:09:15 (*)   Plaintext license not found.
Info: cpu: # 2021.01.04 09:09:15 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.01.04 09:09:15 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.01.04 09:09:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.04 09:09:15 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.04 09:09:15 (*)     Testbench
Info: cpu: # 2021.01.04 09:09:15 (*)     Instruction decoding
Info: cpu: # 2021.01.04 09:09:15 (*)       Instruction fields
Info: cpu: # 2021.01.04 09:09:16 (*)       Instruction decodes
Info: cpu: # 2021.01.04 09:09:16 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.01.04 09:09:16 (*)       Instruction controls
Info: cpu: # 2021.01.04 09:09:16 (*)     Pipeline frontend
Info: cpu: # 2021.01.04 09:09:16 (*)     Pipeline backend
Info: cpu: # 2021.01.04 09:09:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.04 09:09:20 (*)   Creating encrypted RTL
Info: cpu: # 2021.01.04 09:09:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Mk8_Observer_CPU_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: external_bus_bridge_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "external_bus_bridge_avalon_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: external_bus_bridge_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "external_bus_bridge_avalon_slave_agent"
Info: external_bus_bridge_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "external_bus_bridge_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_avalon_sc_fifo.v
Info: external_bus_bridge_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "external_bus_bridge_avalon_slave_burst_adapter"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: msgdma_0_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "msgdma_0_descriptor_slave_cmd_width_adapter"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_8/Observer_Controller/Hardware/EB_Mk8_ObserverController_Hardware/Mk8_Observer_CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: Mk8_Observer_CPU: Done "Mk8_Observer_CPU" with 79 modules, 125 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
