
*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.336 ; gain = 103.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
INFO: [Synth 8-6157] synthesizing module 'GEN40KHZ' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
	Parameter DIV_MAX bound to: 8'b11111001 
	Parameter DIV_RISE bound to: 8'b11111001 
	Parameter DIV_FALL bound to: 8'b01111100 
INFO: [Synth 8-6155] done synthesizing module 'GEN40KHZ' (1#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
INFO: [Synth 8-6157] synthesizing module 'MCU_wrapper' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6157] synthesizing module 'MCU_clk_wiz_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MCU_clk_wiz_1_0' (2#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MCU_xlconcat_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xlconcat_0_0' (3#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_interconnect_0_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14S6N82' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'MCU_m00_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m00_data_fifo_0' (4#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_data_fifo' of module 'MCU_m00_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1800]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14S6N82' (5#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M1DAC7' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'MCU_m01_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m01_data_fifo_0' (6#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_data_fifo' of module 'MCU_m01_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M1DAC7' (7#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VBSOK9' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VBSOK9' (8#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_D3ELLO' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_D3ELLO' (9#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_MTO9Z8' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_MTO9Z8' (10#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GMHCMG' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GMHCMG' (11#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6157] synthesizing module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xbar_0' (12#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1368]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1372]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_interconnect_0_0' (13#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_0' (14#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_1' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_1' (15#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_intc_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_intc_0_0' (16#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'localmem_imp_1K21ZZS' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_bram_if_cntlr_0' (17#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_v10_0' (18#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MCU_dlmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1553]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_bram_if_cntlr_0' (19#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_v10_0' (20#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MCU_ilmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1599]
INFO: [Synth 8-6157] synthesizing module 'MCU_lmb_bram_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_lmb_bram_0' (21#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MCU_lmb_bram_0' requires 16 connections, but only 14 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1624]
INFO: [Synth 8-6155] done synthesizing module 'localmem_imp_1K21ZZS' (22#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_microblaze_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_microblaze_0_0' (23#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mbcore' of module 'MCU_microblaze_0_0' requires 52 connections, but only 51 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:437]
INFO: [Synth 8-6157] synthesizing module 'MCU_mdm_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_mdm_1_0' (24#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_rst_clk_wiz_1_100M_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_rst_clk_wiz_1_100M_0' (25#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_timer_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_timer_0_0' (26#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_uartlite_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_uartlite_0_0' (27#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20556-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (28#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MCU_wrapper' (29#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
WARNING: [Synth 8-3848] Net PIO_01 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_17 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_33 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_02 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_18 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_34 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_03 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_19 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_35 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_04 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_20 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_36 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_05 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_21 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_37 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_06 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_22 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_38 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_07 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_23 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_39 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_08 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_40 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_09 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_41 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_10 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_26 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_42 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_11 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_27 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_43 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_12 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_28 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_13 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_29 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_14 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_30 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_31 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:31]
WARNING: [Synth 8-3848] Net PIO_32 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:32]
WARNING: [Synth 8-3848] Net PMOD in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net RAM_ADDR in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (30#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 514.598 ; gain = 158.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 514.598 ; gain = 158.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 514.598 ; gain = 158.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 831.629 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mcu_wrapper/MCU_i/localmem/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.629 ; gain = 475.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.629 ; gain = 475.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mbcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_revhw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/concat_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.629 ; gain = 475.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.629 ; gain = 475.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GEN40KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.629 ; gain = 475.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Clk_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Update_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK10' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK100' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 839.387 ; gain = 483.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 858.703 ; gain = 502.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |MCU_xbar_0               |         1|
|2     |MCU_m00_data_fifo_0      |         1|
|3     |MCU_m01_data_fifo_0      |         1|
|4     |MCU_clk_wiz_1_0          |         1|
|5     |MCU_xlconcat_0_0         |         1|
|6     |MCU_axi_gpio_0_0         |         1|
|7     |MCU_axi_gpio_0_1         |         1|
|8     |MCU_axi_intc_0_0         |         1|
|9     |MCU_microblaze_0_0       |         1|
|10    |MCU_mdm_1_0              |         1|
|11    |MCU_rst_clk_wiz_1_100M_0 |         1|
|12    |MCU_axi_timer_0_0        |         1|
|13    |MCU_axi_uartlite_0_0     |         1|
|14    |MCU_dlmb_bram_if_cntlr_0 |         1|
|15    |MCU_dlmb_v10_0           |         1|
|16    |MCU_ilmb_bram_if_cntlr_0 |         1|
|17    |MCU_ilmb_v10_0           |         1|
|18    |MCU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |MCU_axi_gpio_0_0         |     1|
|2     |MCU_axi_gpio_0_1         |     1|
|3     |MCU_axi_intc_0_0         |     1|
|4     |MCU_axi_timer_0_0        |     1|
|5     |MCU_axi_uartlite_0_0     |     1|
|6     |MCU_clk_wiz_1_0          |     1|
|7     |MCU_dlmb_bram_if_cntlr_0 |     1|
|8     |MCU_dlmb_v10_0           |     1|
|9     |MCU_ilmb_bram_if_cntlr_0 |     1|
|10    |MCU_ilmb_v10_0           |     1|
|11    |MCU_lmb_bram_0           |     1|
|12    |MCU_m00_data_fifo_0      |     1|
|13    |MCU_m01_data_fifo_0      |     1|
|14    |MCU_mdm_1_0              |     1|
|15    |MCU_microblaze_0_0       |     1|
|16    |MCU_rst_clk_wiz_1_100M_0 |     1|
|17    |MCU_xbar_0               |     1|
|18    |MCU_xlconcat_0_0         |     1|
|19    |LUT1                     |     1|
|20    |LUT2                     |     3|
|21    |LUT3                     |     2|
|22    |LUT4                     |     2|
|23    |LUT5                     |     2|
|24    |LUT6                     |     5|
|25    |FDRE                     |    10|
|26    |FDSE                     |     1|
|27    |IBUF                     |     2|
|28    |OBUF                     |    14|
|29    |OBUFT                    |    66|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1864|
|2     |  gen40kHz           |GEN40KHZ                 |    26|
|3     |  mcu_wrapper        |MCU_wrapper              |  1756|
|4     |    MCU_i            |MCU                      |  1756|
|5     |      conn           |MCU_axi_interconnect_0_0 |   798|
|6     |        m00_couplers |m00_couplers_imp_14S6N82 |   106|
|7     |        m01_couplers |m01_couplers_imp_M1DAC7  |    96|
|8     |      localmem       |localmem_imp_1K21ZZS     |   496|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 859.465 ; gain = 186.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 859.465 ; gain = 503.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 860.328 ; gain = 511.113
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 860.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 12:52:57 2020...

*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 458.891 ; gain = 102.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
INFO: [Synth 8-6157] synthesizing module 'GEN40KHZ' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
	Parameter DIV_MAX bound to: 8'b11111001 
	Parameter DIV_RISE bound to: 8'b11111001 
	Parameter DIV_FALL bound to: 8'b01111100 
INFO: [Synth 8-6155] done synthesizing module 'GEN40KHZ' (1#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
INFO: [Synth 8-6157] synthesizing module 'MCU_wrapper' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6157] synthesizing module 'MCU_clk_wiz_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MCU_clk_wiz_1_0' (2#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MCU_xlconcat_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xlconcat_0_0' (3#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_interconnect_0_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14S6N82' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'MCU_m00_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m00_data_fifo_0' (4#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_data_fifo' of module 'MCU_m00_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1800]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14S6N82' (5#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M1DAC7' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'MCU_m01_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m01_data_fifo_0' (6#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_data_fifo' of module 'MCU_m01_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M1DAC7' (7#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VBSOK9' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VBSOK9' (8#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_D3ELLO' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_D3ELLO' (9#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_MTO9Z8' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_MTO9Z8' (10#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GMHCMG' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GMHCMG' (11#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6157] synthesizing module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xbar_0' (12#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1368]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1372]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_interconnect_0_0' (13#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_0' (14#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_1' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_1' (15#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_intc_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_intc_0_0' (16#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'localmem_imp_1K21ZZS' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_bram_if_cntlr_0' (17#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_v10_0' (18#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MCU_dlmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1553]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_bram_if_cntlr_0' (19#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_v10_0' (20#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MCU_ilmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1599]
INFO: [Synth 8-6157] synthesizing module 'MCU_lmb_bram_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_lmb_bram_0' (21#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MCU_lmb_bram_0' requires 16 connections, but only 14 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1624]
INFO: [Synth 8-6155] done synthesizing module 'localmem_imp_1K21ZZS' (22#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_microblaze_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_microblaze_0_0' (23#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mbcore' of module 'MCU_microblaze_0_0' requires 52 connections, but only 51 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:437]
INFO: [Synth 8-6157] synthesizing module 'MCU_mdm_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_mdm_1_0' (24#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_rst_clk_wiz_1_100M_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_rst_clk_wiz_1_100M_0' (25#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_timer_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_timer_0_0' (26#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_uartlite_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_uartlite_0_0' (27#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-20696-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (28#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MCU_wrapper' (29#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
WARNING: [Synth 8-3848] Net PIO_01 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_17 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_33 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_02 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_18 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_34 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_03 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_19 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_35 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_04 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_20 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_36 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_05 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_21 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_37 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_06 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_22 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_38 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_07 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_23 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_39 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_08 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_40 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_09 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_41 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_10 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_26 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_42 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_11 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_27 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_43 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_12 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_28 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_13 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_29 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_14 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_30 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_31 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:31]
WARNING: [Synth 8-3848] Net PIO_32 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:32]
WARNING: [Synth 8-3848] Net PMOD in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net RAM_ADDR in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (30#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.461 ; gain = 157.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 513.461 ; gain = 157.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 513.461 ; gain = 157.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 831.723 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mcu_wrapper/MCU_i/localmem/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.723 ; gain = 475.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.723 ; gain = 475.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mbcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_revhw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/concat_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 831.723 ; gain = 475.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 831.723 ; gain = 475.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GEN40KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.723 ; gain = 475.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Clk_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Update_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK10' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK100' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 836.371 ; gain = 480.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 855.777 ; gain = 499.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |MCU_xbar_0               |         1|
|2     |MCU_m00_data_fifo_0      |         1|
|3     |MCU_m01_data_fifo_0      |         1|
|4     |MCU_clk_wiz_1_0          |         1|
|5     |MCU_xlconcat_0_0         |         1|
|6     |MCU_axi_gpio_0_0         |         1|
|7     |MCU_axi_gpio_0_1         |         1|
|8     |MCU_axi_intc_0_0         |         1|
|9     |MCU_microblaze_0_0       |         1|
|10    |MCU_mdm_1_0              |         1|
|11    |MCU_rst_clk_wiz_1_100M_0 |         1|
|12    |MCU_axi_timer_0_0        |         1|
|13    |MCU_axi_uartlite_0_0     |         1|
|14    |MCU_dlmb_bram_if_cntlr_0 |         1|
|15    |MCU_dlmb_v10_0           |         1|
|16    |MCU_ilmb_bram_if_cntlr_0 |         1|
|17    |MCU_ilmb_v10_0           |         1|
|18    |MCU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |MCU_axi_gpio_0_0         |     1|
|2     |MCU_axi_gpio_0_1         |     1|
|3     |MCU_axi_intc_0_0         |     1|
|4     |MCU_axi_timer_0_0        |     1|
|5     |MCU_axi_uartlite_0_0     |     1|
|6     |MCU_clk_wiz_1_0          |     1|
|7     |MCU_dlmb_bram_if_cntlr_0 |     1|
|8     |MCU_dlmb_v10_0           |     1|
|9     |MCU_ilmb_bram_if_cntlr_0 |     1|
|10    |MCU_ilmb_v10_0           |     1|
|11    |MCU_lmb_bram_0           |     1|
|12    |MCU_m00_data_fifo_0      |     1|
|13    |MCU_m01_data_fifo_0      |     1|
|14    |MCU_mdm_1_0              |     1|
|15    |MCU_microblaze_0_0       |     1|
|16    |MCU_rst_clk_wiz_1_100M_0 |     1|
|17    |MCU_xbar_0               |     1|
|18    |MCU_xlconcat_0_0         |     1|
|19    |LUT1                     |     1|
|20    |LUT2                     |     3|
|21    |LUT3                     |     2|
|22    |LUT4                     |     2|
|23    |LUT5                     |     2|
|24    |LUT6                     |     5|
|25    |FDRE                     |    10|
|26    |FDSE                     |     1|
|27    |IBUF                     |     2|
|28    |OBUF                     |    14|
|29    |OBUFT                    |    66|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1864|
|2     |  gen40kHz           |GEN40KHZ                 |    26|
|3     |  mcu_wrapper        |MCU_wrapper              |  1756|
|4     |    MCU_i            |MCU                      |  1756|
|5     |      conn           |MCU_axi_interconnect_0_0 |   798|
|6     |        m00_couplers |m00_couplers_imp_14S6N82 |   106|
|7     |        m01_couplers |m01_couplers_imp_M1DAC7  |    96|
|8     |      localmem       |localmem_imp_1K21ZZS     |   496|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 856.543 ; gain = 182.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.543 ; gain = 500.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.625 ; gain = 509.324
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 858.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 13:22:33 2020...

*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.770 ; gain = 103.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
INFO: [Synth 8-6157] synthesizing module 'GEN40KHZ' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
	Parameter DIV_MAX bound to: 8'b11111001 
	Parameter DIV_RISE bound to: 8'b11111001 
	Parameter DIV_FALL bound to: 8'b01111100 
INFO: [Synth 8-6155] done synthesizing module 'GEN40KHZ' (1#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
INFO: [Synth 8-6157] synthesizing module 'MCU_wrapper' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6157] synthesizing module 'MCU_clk_wiz_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MCU_clk_wiz_1_0' (2#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MCU_xlconcat_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xlconcat_0_0' (3#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_interconnect_0_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14S6N82' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'MCU_m00_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m00_data_fifo_0' (4#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_data_fifo' of module 'MCU_m00_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1800]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14S6N82' (5#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1641]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M1DAC7' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'MCU_m01_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m01_data_fifo_0' (6#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_data_fifo' of module 'MCU_m01_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M1DAC7' (7#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1841]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VBSOK9' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VBSOK9' (8#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2041]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_D3ELLO' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_D3ELLO' (9#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2173]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_MTO9Z8' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_MTO9Z8' (10#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GMHCMG' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GMHCMG' (11#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2437]
INFO: [Synth 8-6157] synthesizing module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xbar_0' (12#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1368]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1372]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_interconnect_0_0' (13#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:563]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_0' (14#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_1' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_1' (15#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_intc_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_intc_0_0' (16#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'localmem_imp_1K21ZZS' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_bram_if_cntlr_0' (17#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_v10_0' (18#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MCU_dlmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1553]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_bram_if_cntlr_0' (19#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_v10_0' (20#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MCU_ilmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1599]
INFO: [Synth 8-6157] synthesizing module 'MCU_lmb_bram_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_lmb_bram_0' (21#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MCU_lmb_bram_0' requires 16 connections, but only 14 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1624]
INFO: [Synth 8-6155] done synthesizing module 'localmem_imp_1K21ZZS' (22#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1407]
INFO: [Synth 8-6157] synthesizing module 'MCU_microblaze_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_microblaze_0_0' (23#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mbcore' of module 'MCU_microblaze_0_0' requires 52 connections, but only 51 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:437]
INFO: [Synth 8-6157] synthesizing module 'MCU_mdm_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_mdm_1_0' (24#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_rst_clk_wiz_1_100M_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_rst_clk_wiz_1_100M_0' (25#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_timer_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_timer_0_0' (26#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_uartlite_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_uartlite_0_0' (27#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-14240-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (28#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MCU_wrapper' (29#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
WARNING: [Synth 8-3848] Net PIO_01 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_17 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_33 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_02 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_18 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_34 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_03 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_19 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_35 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_04 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_20 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_36 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_05 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_21 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_37 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_06 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_22 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_38 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_07 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_23 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_39 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_08 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_40 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_09 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_41 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_10 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_26 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_42 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_11 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_27 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_43 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_12 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_28 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_13 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_29 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_14 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_30 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_31 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:31]
WARNING: [Synth 8-3848] Net PIO_32 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:32]
WARNING: [Synth 8-3848] Net PMOD in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net RAM_ADDR in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (30#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 515.246 ; gain = 158.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 515.246 ; gain = 158.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 515.246 ; gain = 158.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 833.332 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mcu_wrapper/MCU_i/localmem/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 833.332 ; gain = 476.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 833.332 ; gain = 476.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mbcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_revhw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/concat_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 833.332 ; gain = 476.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 833.332 ; gain = 476.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GEN40KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 833.332 ; gain = 476.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Clk_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Update_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK10' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK100' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 839.863 ; gain = 483.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 859.352 ; gain = 502.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |MCU_xbar_0               |         1|
|2     |MCU_m00_data_fifo_0      |         1|
|3     |MCU_m01_data_fifo_0      |         1|
|4     |MCU_clk_wiz_1_0          |         1|
|5     |MCU_xlconcat_0_0         |         1|
|6     |MCU_axi_gpio_0_0         |         1|
|7     |MCU_axi_gpio_0_1         |         1|
|8     |MCU_axi_intc_0_0         |         1|
|9     |MCU_microblaze_0_0       |         1|
|10    |MCU_mdm_1_0              |         1|
|11    |MCU_rst_clk_wiz_1_100M_0 |         1|
|12    |MCU_axi_timer_0_0        |         1|
|13    |MCU_axi_uartlite_0_0     |         1|
|14    |MCU_dlmb_bram_if_cntlr_0 |         1|
|15    |MCU_dlmb_v10_0           |         1|
|16    |MCU_ilmb_bram_if_cntlr_0 |         1|
|17    |MCU_ilmb_v10_0           |         1|
|18    |MCU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |MCU_axi_gpio_0_0         |     1|
|2     |MCU_axi_gpio_0_1         |     1|
|3     |MCU_axi_intc_0_0         |     1|
|4     |MCU_axi_timer_0_0        |     1|
|5     |MCU_axi_uartlite_0_0     |     1|
|6     |MCU_clk_wiz_1_0          |     1|
|7     |MCU_dlmb_bram_if_cntlr_0 |     1|
|8     |MCU_dlmb_v10_0           |     1|
|9     |MCU_ilmb_bram_if_cntlr_0 |     1|
|10    |MCU_ilmb_v10_0           |     1|
|11    |MCU_lmb_bram_0           |     1|
|12    |MCU_m00_data_fifo_0      |     1|
|13    |MCU_m01_data_fifo_0      |     1|
|14    |MCU_mdm_1_0              |     1|
|15    |MCU_microblaze_0_0       |     1|
|16    |MCU_rst_clk_wiz_1_100M_0 |     1|
|17    |MCU_xbar_0               |     1|
|18    |MCU_xlconcat_0_0         |     1|
|19    |LUT1                     |     1|
|20    |LUT2                     |     3|
|21    |LUT3                     |     2|
|22    |LUT4                     |     2|
|23    |LUT5                     |     2|
|24    |LUT6                     |     5|
|25    |FDRE                     |    10|
|26    |FDSE                     |     1|
|27    |IBUF                     |     2|
|28    |OBUF                     |    14|
|29    |OBUFT                    |    66|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1864|
|2     |  gen40kHz           |GEN40KHZ                 |    26|
|3     |  mcu_wrapper        |MCU_wrapper              |  1756|
|4     |    MCU_i            |MCU                      |  1756|
|5     |      conn           |MCU_axi_interconnect_0_0 |   798|
|6     |        m00_couplers |m00_couplers_imp_14S6N82 |   106|
|7     |        m01_couplers |m01_couplers_imp_M1DAC7  |    96|
|8     |      localmem       |localmem_imp_1K21ZZS     |   496|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 860.133 ; gain = 185.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 860.133 ; gain = 503.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.105 ; gain = 513.398
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 863.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 13:32:31 2020...

*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.289 ; gain = 103.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
INFO: [Synth 8-6157] synthesizing module 'GEN40KHZ' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
	Parameter DIV_MAX bound to: 8'b11111001 
	Parameter DIV_RISE bound to: 8'b11111001 
	Parameter DIV_FALL bound to: 8'b01111100 
INFO: [Synth 8-6155] done synthesizing module 'GEN40KHZ' (1#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
INFO: [Synth 8-6157] synthesizing module 'MCU_wrapper' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6157] synthesizing module 'MCU_clk_wiz_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MCU_clk_wiz_1_0' (2#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MCU_xlconcat_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xlconcat_0_0' (3#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_interconnect_0_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:573]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14S6N82' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1651]
INFO: [Synth 8-6157] synthesizing module 'MCU_m00_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m00_data_fifo_0' (4#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_data_fifo' of module 'MCU_m00_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1810]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14S6N82' (5#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1651]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M1DAC7' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1851]
INFO: [Synth 8-6157] synthesizing module 'MCU_m01_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m01_data_fifo_0' (6#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_data_fifo' of module 'MCU_m01_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2010]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M1DAC7' (7#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1851]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VBSOK9' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2051]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VBSOK9' (8#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2051]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_D3ELLO' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2183]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_D3ELLO' (9#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2183]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_MTO9Z8' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2315]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_MTO9Z8' (10#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2315]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GMHCMG' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2447]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GMHCMG' (11#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2447]
INFO: [Synth 8-6157] synthesizing module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xbar_0' (12#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1378]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1382]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_interconnect_0_0' (13#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:573]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_0' (14#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_1' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_1' (15#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_intc_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_intc_0_0' (16#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'localmem_imp_1K21ZZS' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1417]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_bram_if_cntlr_0' (17#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_v10_0' (18#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MCU_dlmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1563]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_bram_if_cntlr_0' (19#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_v10_0' (20#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MCU_ilmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1609]
INFO: [Synth 8-6157] synthesizing module 'MCU_lmb_bram_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_lmb_bram_0' (21#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MCU_lmb_bram_0' requires 16 connections, but only 14 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1634]
INFO: [Synth 8-6155] done synthesizing module 'localmem_imp_1K21ZZS' (22#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1417]
INFO: [Synth 8-6157] synthesizing module 'MCU_microblaze_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_microblaze_0_0' (23#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mbcore' of module 'MCU_microblaze_0_0' requires 52 connections, but only 51 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:447]
INFO: [Synth 8-6157] synthesizing module 'MCU_mdm_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_mdm_1_0' (24#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_rst_clk_wiz_1_100M_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_rst_clk_wiz_1_100M_0' (25#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_timer_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_timer_0_0' (26#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_uartlite_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_uartlite_0_0' (27#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-19300-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (28#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MCU_wrapper' (29#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
WARNING: [Synth 8-3848] Net PIO_01 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_17 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_33 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_02 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_18 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_34 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_03 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_19 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_35 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_04 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_20 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_36 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_05 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_21 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_37 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_06 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_22 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_38 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_07 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_23 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_39 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_08 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_40 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_09 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_41 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_10 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_26 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_42 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_11 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_27 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_43 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_12 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_28 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_13 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_29 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_14 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_30 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_31 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:31]
WARNING: [Synth 8-3848] Net PIO_32 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:32]
WARNING: [Synth 8-3848] Net PMOD in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net RAM_ADDR in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (30#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.973 ; gain = 157.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.973 ; gain = 157.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.973 ; gain = 157.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_led'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 831.828 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mcu_wrapper/MCU_i/localmem/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 831.828 ; gain = 475.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 831.828 ; gain = 475.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mbcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_revhw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/concat_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 831.828 ; gain = 475.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 831.828 ; gain = 475.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GEN40KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 831.828 ; gain = 475.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Clk_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Update_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK10' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK100' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 837.723 ; gain = 481.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 856.938 ; gain = 500.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |MCU_xbar_0               |         1|
|2     |MCU_m00_data_fifo_0      |         1|
|3     |MCU_m01_data_fifo_0      |         1|
|4     |MCU_clk_wiz_1_0          |         1|
|5     |MCU_xlconcat_0_0         |         1|
|6     |MCU_axi_gpio_0_0         |         1|
|7     |MCU_axi_gpio_0_1         |         1|
|8     |MCU_axi_intc_0_0         |         1|
|9     |MCU_microblaze_0_0       |         1|
|10    |MCU_mdm_1_0              |         1|
|11    |MCU_rst_clk_wiz_1_100M_0 |         1|
|12    |MCU_axi_timer_0_0        |         1|
|13    |MCU_axi_uartlite_0_0     |         1|
|14    |MCU_dlmb_bram_if_cntlr_0 |         1|
|15    |MCU_dlmb_v10_0           |         1|
|16    |MCU_ilmb_bram_if_cntlr_0 |         1|
|17    |MCU_ilmb_v10_0           |         1|
|18    |MCU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |MCU_axi_gpio_0_0         |     1|
|2     |MCU_axi_gpio_0_1         |     1|
|3     |MCU_axi_intc_0_0         |     1|
|4     |MCU_axi_timer_0_0        |     1|
|5     |MCU_axi_uartlite_0_0     |     1|
|6     |MCU_clk_wiz_1_0          |     1|
|7     |MCU_dlmb_bram_if_cntlr_0 |     1|
|8     |MCU_dlmb_v10_0           |     1|
|9     |MCU_ilmb_bram_if_cntlr_0 |     1|
|10    |MCU_ilmb_v10_0           |     1|
|11    |MCU_lmb_bram_0           |     1|
|12    |MCU_m00_data_fifo_0      |     1|
|13    |MCU_m01_data_fifo_0      |     1|
|14    |MCU_mdm_1_0              |     1|
|15    |MCU_microblaze_0_0       |     1|
|16    |MCU_rst_clk_wiz_1_100M_0 |     1|
|17    |MCU_xbar_0               |     1|
|18    |MCU_xlconcat_0_0         |     1|
|19    |LUT1                     |     1|
|20    |LUT2                     |     3|
|21    |LUT3                     |     2|
|22    |LUT4                     |     2|
|23    |LUT5                     |     2|
|24    |LUT6                     |     5|
|25    |FDRE                     |    10|
|26    |FDSE                     |     1|
|27    |IBUF                     |     3|
|28    |OBUF                     |    14|
|29    |OBUFT                    |    66|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1867|
|2     |  gen40kHz           |GEN40KHZ                 |    26|
|3     |  mcu_wrapper        |MCU_wrapper              |  1758|
|4     |    MCU_i            |MCU                      |  1758|
|5     |      conn           |MCU_axi_interconnect_0_0 |   798|
|6     |        m00_couplers |m00_couplers_imp_14S6N82 |   106|
|7     |        m01_couplers |m01_couplers_imp_M1DAC7  |    96|
|8     |      localmem       |localmem_imp_1K21ZZS     |   496|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 857.762 ; gain = 183.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 857.762 ; gain = 501.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 857.762 ; gain = 508.438
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 857.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 13:42:37 2020...

*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 349.559 ; gain = 63.496
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 458.828 ; gain = 102.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
INFO: [Synth 8-6157] synthesizing module 'GEN40KHZ' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
	Parameter DIV_MAX bound to: 8'b11111001 
	Parameter DIV_RISE bound to: 8'b11111001 
	Parameter DIV_FALL bound to: 8'b01111100 
INFO: [Synth 8-6155] done synthesizing module 'GEN40KHZ' (1#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/GEN40KHZ.sv:10]
INFO: [Synth 8-6157] synthesizing module 'MCU_wrapper' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6157] synthesizing module 'MCU_clk_wiz_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MCU_clk_wiz_1_0' (2#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MCU_xlconcat_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xlconcat_0_0' (3#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_interconnect_0_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:576]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14S6N82' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1654]
INFO: [Synth 8-6157] synthesizing module 'MCU_m00_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m00_data_fifo_0' (4#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_m00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_data_fifo' of module 'MCU_m00_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1813]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14S6N82' (5#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1654]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M1DAC7' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1854]
INFO: [Synth 8-6157] synthesizing module 'MCU_m01_data_fifo_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_m01_data_fifo_0' (6#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_m01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_data_fifo' of module 'MCU_m01_data_fifo_0' requires 40 connections, but only 38 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M1DAC7' (7#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1854]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VBSOK9' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2054]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VBSOK9' (8#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2054]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_D3ELLO' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_D3ELLO' (9#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2186]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_MTO9Z8' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2318]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_MTO9Z8' (10#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2318]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_GMHCMG' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2450]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_GMHCMG' (11#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:2450]
INFO: [Synth 8-6157] synthesizing module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_xbar_0' (12#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1381]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'MCU_xbar_0' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1385]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_interconnect_0_0' (13#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:576]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_0' (14#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_gpio_0_1' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_gpio_0_1' (15#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_intc_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_intc_0_0' (16#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'localmem_imp_1K21ZZS' [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1420]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_bram_if_cntlr_0' (17#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_dlmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_dlmb_v10_0' (18#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MCU_dlmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1566]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_bram_if_cntlr_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_bram_if_cntlr_0' (19#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_ilmb_v10_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_ilmb_v10_0' (20#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MCU_ilmb_v10_0' requires 25 connections, but only 24 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1612]
INFO: [Synth 8-6157] synthesizing module 'MCU_lmb_bram_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_lmb_bram_0' (21#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MCU_lmb_bram_0' requires 16 connections, but only 14 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1637]
INFO: [Synth 8-6155] done synthesizing module 'localmem_imp_1K21ZZS' (22#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:1420]
INFO: [Synth 8-6157] synthesizing module 'MCU_microblaze_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_microblaze_0_0' (23#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mbcore' of module 'MCU_microblaze_0_0' requires 52 connections, but only 51 given [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:450]
INFO: [Synth 8-6157] synthesizing module 'MCU_mdm_1_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_mdm_1_0' (24#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_rst_clk_wiz_1_100M_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_rst_clk_wiz_1_100M_0' (25#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_timer_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_timer_0_0' (26#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MCU_axi_uartlite_0_0' [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU_axi_uartlite_0_0' (27#1) [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/.Xil/Vivado-27476-Parasha/realtime/MCU_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (28#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/synth/MCU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MCU_wrapper' (29#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v:12]
WARNING: [Synth 8-3848] Net PIO_01 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_17 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_33 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:17]
WARNING: [Synth 8-3848] Net PIO_02 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_18 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_34 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:18]
WARNING: [Synth 8-3848] Net PIO_03 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_19 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_35 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:19]
WARNING: [Synth 8-3848] Net PIO_04 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_20 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_36 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:20]
WARNING: [Synth 8-3848] Net PIO_05 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_21 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_37 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:21]
WARNING: [Synth 8-3848] Net PIO_06 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_22 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_38 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:22]
WARNING: [Synth 8-3848] Net PIO_07 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_23 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_39 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:23]
WARNING: [Synth 8-3848] Net PIO_08 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_40 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:24]
WARNING: [Synth 8-3848] Net PIO_09 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_41 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:25]
WARNING: [Synth 8-3848] Net PIO_10 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_26 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_42 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:26]
WARNING: [Synth 8-3848] Net PIO_11 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_27 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_43 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:27]
WARNING: [Synth 8-3848] Net PIO_12 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_28 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:28]
WARNING: [Synth 8-3848] Net PIO_13 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_29 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:29]
WARNING: [Synth 8-3848] Net PIO_14 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_30 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:30]
WARNING: [Synth 8-3848] Net PIO_31 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:31]
WARNING: [Synth 8-3848] Net PIO_32 in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:32]
WARNING: [Synth 8-3848] Net PMOD in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net RAM_ADDR in module/entity FPGA_TOP does not have driver. [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (30#1) [C:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/FPGA_TOP.sv:13]
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GMHCMG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_MTO9Z8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_D3ELLO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VBSOK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_M1DAC7 has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_14S6N82 has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 514.191 ; gain = 157.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 514.191 ; gain = 157.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 514.191 ; gain = 157.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_microblaze_0_0/MCU_microblaze_0_0/MCU_microblaze_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mbcore'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_mdm_1_0/MCU_mdm_1_0/MCU_mdm_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/mdm'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/clkgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0/MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/rstgen'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_v10_0/MCU_dlmb_v10_0/MCU_dlmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_v10_0/MCU_ilmb_v10_0/MCU_ilmb_v10_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_v10'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0/MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0/MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_lmb_bram_0/MCU_lmb_bram_0/MCU_lmb_bram_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/localmem/lmb_bram'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0/MCU_axi_uartlite_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/uart'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_intc_0_0/MCU_axi_intc_0_0/MCU_axi_intc_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xbar_0/MCU_xbar_0/MCU_xbar_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/xbar'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_ledsw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0/MCU_axi_gpio_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_ledsw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1/MCU_axi_gpio_0_1_in_context.xdc] for cell 'mcu_wrapper/MCU_i/gpio_revhw'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_axi_timer_0_0/MCU_axi_timer_0_0/MCU_axi_timer_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/timer'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_xlconcat_0_0/MCU_xlconcat_0_0/MCU_xlconcat_0_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/concat_intr'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0/MCU_m01_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo'
Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0/MCU_m00_data_fifo_0_in_context.xdc] for cell 'mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo'
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/proj_sasaoka/Display3D/Display3D.srcs/constrs_1/Cmod-A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 830.828 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mcu_wrapper/MCU_i/localmem/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 830.828 ; gain = 474.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 830.828 ; gain = 474.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ISYSCLK. (constraint file  c:/proj_sasaoka/Display3D/Display3D.srcs/sources_1/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mbcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/localmem/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_ledsw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/gpio_revhw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/concat_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mcu_wrapper/MCU_i/conn/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 830.828 ; gain = 474.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 830.828 ; gain = 474.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GEN40KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XOE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XWE driven by constant 1
WARNING: [Synth 8-3917] design FPGA_TOP has port RAM_XCE driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 830.828 ; gain = 474.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Clk_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/mdm/Dbg_Update_0' to pin 'mcu_wrapper/MCU_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK10' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/clkgen/OCLK100' to pin 'mcu_wrapper/MCU_i/clkgen/bbstub_OCLK100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 837.410 ; gain = 480.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 856.828 ; gain = 500.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |MCU_xbar_0               |         1|
|2     |MCU_m00_data_fifo_0      |         1|
|3     |MCU_m01_data_fifo_0      |         1|
|4     |MCU_clk_wiz_1_0          |         1|
|5     |MCU_xlconcat_0_0         |         1|
|6     |MCU_axi_gpio_0_0         |         1|
|7     |MCU_axi_gpio_0_1         |         1|
|8     |MCU_axi_intc_0_0         |         1|
|9     |MCU_microblaze_0_0       |         1|
|10    |MCU_mdm_1_0              |         1|
|11    |MCU_rst_clk_wiz_1_100M_0 |         1|
|12    |MCU_axi_timer_0_0        |         1|
|13    |MCU_axi_uartlite_0_0     |         1|
|14    |MCU_dlmb_bram_if_cntlr_0 |         1|
|15    |MCU_dlmb_v10_0           |         1|
|16    |MCU_ilmb_bram_if_cntlr_0 |         1|
|17    |MCU_ilmb_v10_0           |         1|
|18    |MCU_lmb_bram_0           |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |MCU_axi_gpio_0_0         |     1|
|2     |MCU_axi_gpio_0_1         |     1|
|3     |MCU_axi_intc_0_0         |     1|
|4     |MCU_axi_timer_0_0        |     1|
|5     |MCU_axi_uartlite_0_0     |     1|
|6     |MCU_clk_wiz_1_0          |     1|
|7     |MCU_dlmb_bram_if_cntlr_0 |     1|
|8     |MCU_dlmb_v10_0           |     1|
|9     |MCU_ilmb_bram_if_cntlr_0 |     1|
|10    |MCU_ilmb_v10_0           |     1|
|11    |MCU_lmb_bram_0           |     1|
|12    |MCU_m00_data_fifo_0      |     1|
|13    |MCU_m01_data_fifo_0      |     1|
|14    |MCU_mdm_1_0              |     1|
|15    |MCU_microblaze_0_0       |     1|
|16    |MCU_rst_clk_wiz_1_100M_0 |     1|
|17    |MCU_xbar_0               |     1|
|18    |MCU_xlconcat_0_0         |     1|
|19    |LUT1                     |     1|
|20    |LUT2                     |     3|
|21    |LUT3                     |     2|
|22    |LUT4                     |     2|
|23    |LUT5                     |     2|
|24    |LUT6                     |     5|
|25    |FDRE                     |    10|
|26    |FDSE                     |     1|
|27    |IBUF                     |     3|
|28    |OBUF                     |    14|
|29    |OBUFT                    |    66|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1871|
|2     |  gen40kHz           |GEN40KHZ                 |    26|
|3     |  mcu_wrapper        |MCU_wrapper              |  1762|
|4     |    MCU_i            |MCU                      |  1762|
|5     |      conn           |MCU_axi_interconnect_0_0 |   798|
|6     |        m00_couplers |m00_couplers_imp_14S6N82 |   106|
|7     |        m01_couplers |m01_couplers_imp_M1DAC7  |    96|
|8     |      localmem       |localmem_imp_1K21ZZS     |   496|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 857.621 ; gain = 184.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.621 ; gain = 501.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 857.621 ; gain = 508.062
INFO: [Common 17-1381] The checkpoint 'C:/proj_sasaoka/Display3D/Display3D.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 857.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 15:58:19 2020...
