============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Fri Jul  8 23:44:36 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/jichuang/SDRV4_2_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1251 feed throughs used by 872 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/jichuang/SDRV4_2_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  12.317463s wall, 12.078125s user + 0.406250s system = 12.484375s CPU (101.4%)

RUN-1004 : used memory is 850 MB, reserved memory is 846 MB, peak memory is 902 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.694448s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (103.3%)

RUN-1004 : used memory is 936 MB, reserved memory is 921 MB, peak memory is 936 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  3.139349s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (103.0%)

RUN-1004 : used memory is 890 MB, reserved memory is 888 MB, peak memory is 1012 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.786744s wall, 0.203125s user + 0.250000s system = 0.453125s CPU (6.7%)

RUN-1004 : used memory is 913 MB, reserved memory is 919 MB, peak memory is 1012 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.108273s wall, 0.312500s user + 0.281250s system = 0.593750s CPU (8.4%)

RUN-1004 : used memory is 913 MB, reserved memory is 919 MB, peak memory is 1012 MB
GUI-1001 : Download success!
