# 5-stage-riscv
Implements a 5 state pipelined processor, using risc-v architecture.
