$date
  Wed Apr 13 08:21:12 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mychip_tb $end
$var reg 1 ! a4 $end
$var reg 1 " a3 $end
$var reg 1 # a2 $end
$var reg 1 $ a1 $end
$var reg 1 % a0 $end
$var reg 1 & p $end
$var reg 1 ' d2 $end
$var reg 1 ( d3 $end
$scope module uut $end
$var reg 1 ) a4 $end
$var reg 1 * a3 $end
$var reg 1 + a2 $end
$var reg 1 , a1 $end
$var reg 1 - a0 $end
$var reg 1 . p $end
$var reg 1 / d2 $end
$var reg 1 0 d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
U(
U)
U*
U+
U,
U-
U.
U/
U0
#10000000
1!
0"
1#
0$
0%
0&
1'
0(
1)
0*
1+
0,
0-
0.
1/
00
#20000000
0!
0#
1%
0'
0)
0+
1-
0/
#30000000
1!
1#
1$
0%
1'
1)
1+
1,
0-
1/
#40000000
0!
0#
1%
1&
0'
1(
0)
0+
1-
1.
0/
10
#50000000
1!
1"
0$
0%
0&
1'
0(
1)
1*
0,
0-
0.
1/
00
#60000000
0!
1%
0'
1(
0)
1-
0/
10
#70000000
1!
1#
1$
0%
1'
1)
1+
1,
0-
1/
#80000000
0!
0#
1%
1&
0'
0(
0)
0+
1-
1.
0/
00
#90000000
