.\" Man page generated from reStructuredText.
.
.TH "MEM_TG" "8" "Nov 22, 2023" "2.10.0" "OPAE"
.SH NAME
mem_tg \- FPGA Memory traffic generator
.
.nr rst2man-indent-level 0
.
.de1 rstReportMargin
\\$1 \\n[an-margin]
level \\n[rst2man-indent-level]
level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
-
\\n[rst2man-indent0]
\\n[rst2man-indent1]
\\n[rst2man-indent2]
..
.de1 INDENT
.\" .rstReportMargin pre:
. RS \\$1
. nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
. nr rst2man-indent-level +1
.\" .rstReportMargin post:
..
.de UNINDENT
. RE
.\" indent \\n[an-margin]
.\" old: \\n[rst2man-indent\\n[rst2man-indent-level]]
.nr rst2man-indent-level -1
.\" new: \\n[rst2man-indent\\n[rst2man-indent-level]]
.in \\n[rst2man-indent\\n[rst2man-indent-level]]u
..
.SH SYNOPSIS
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Usage: mem_tg [OPTIONS] SUBCOMMAND

Options:
  \-h,\-\-help                   Print this help message and exit
  \-g,\-\-guid TEXT=4DADEA34\-2C78\-48CB\-A3DC\-5B831F5CECBB
                              GUID
  \-p,\-\-pci\-address TEXT       [<domain>:]<bus>:<device>.<function>
  \-l,\-\-log\-level TEXT:{trace,debug,info,warning,error,critical,off}=info
                              stdout logging level
  \-s,\-\-shared                 open in shared mode, default is off
  \-t,\-\-timeout UINT=60000     test timeout (msec)
  \-m,\-\-mem\-channel UINT=0     Target memory bank for test to run on (0 indexed)
  \-\-loops UINT=1              Number of read/write loops to be run
  \-w,\-\-writes UINT=1          Number of unique write transactions per loop
  \-r,\-\-reads UINT=1           Number of unique read transactions per loop
  \-b,\-\-bls UINT=1             Burst length of each request
  \-\-stride UINT=1             Address stride for each sequential transaction
  \-\-data UINT:value in {fixed\->0,prbs15\->2,prbs31\->3,prbs7\->1,rot1\->3} OR {0,2,3,1,3}=fixed
                              Memory traffic data pattern: fixed, prbs7, prbs15, prbs31, rot1
  \-f,\-\-mem\-frequency UINT=0   Memory traffic clock frequency in MHz

Subcommands:
  tg_test                     configure & run mem traffic generator test

.ft P
.fi
.UNINDENT
.UNINDENT
.SH DESCRIPTION
.sp
The memory traffic generator (TG) used to exercise and test available memory channels
with a configurable traffic pattern.
.sp
Execution of this application requires the user to bind the specific VF endpoint containing the mem_tg AFU id to vfio\-pci
.sp
In the TG, read responses are checked against a specified pattern. If the application is configured to perform a read only test on a region of memory that has not previously been initialized to contain that pattern it will flag a test failure.
.SH OPTIONAL ARGUMENTS
.sp
\fB\-\-help, \-h\fP
.sp
Prints help information and exit.
.SH COMMON ARGUMENTS / OPTIONS
.sp
The following arguments are common to all commands and are optional.
.sp
\fB \-p,\-\-pci\-address\fP
.sp
PCIe domain, bus, device, function number of fpga resource.
.sp
\fB\-l,\-\-log\-level\fP
.sp
set application log level, trace, debug, info, warning, error, critical, off
.sp
\fB\-s,\-\-shared \fP
.sp
open FPGA PCIe resource in shared mode
.sp
\fB\-t,\-\-timeout\fP
.sp
mem_tg application time out, by default time out 60000
.sp
\fB\-m,\-\-mem\-channel\fP
.sp
Target memory banks for test to run on (0 indexed). Multiple banks seperated by ‘, ‘\&. ‘\-m all’ will use every channel enumerated in MEM_TG_CTRL
Example: to run on channels 1 and 2:            \-m 0, 1
Example: to run on all available channels:      \-m all
.sp
default: 0
.sp
\fB\-\-loops\fP
.sp
Number of read/write loops to be run
default: 1
.sp
\fB\-w,\-\-writes\fP
.sp
Number of unique write transactions per loop.
default: 1
.sp
\fB\-r,\-\-reads\fP
.sp
Number of unique read transactions per loop
default: 1
.sp
\fB\-b,\-\-bls\fP
.sp
AXI4 burst length of each request.  Supports 1\-256 transfers beginning from 0.
default: 0
.sp
\fB\-\-stride\fP
.sp
Address stride for each sequential transaction (>= burst length)
default: 1
.sp
\fB\-\-data\fP
.sp
Memory traffic data pattern.
0 = fixed {0xFF, 0x00}
1 = prbs7
2 = prbs15
3 = prbs31
4 = rot1
.sp
default: fixed
.sp
\fB\-f, \-\-mem\-frequency\fP
.sp
Memory traffic clock frequency in MHz
default: 300 MHz
.SH EXAMPLES
.sp
This command will run a basic read/write test on the channel 0 traffic generator:
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
mem_tg tg_test
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
This command will run the application for an afu on pcie 000:b1:00.7:
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
mem_tg \-\-pci\-address 000:b1:00.7 tg_test
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
This command will test channel 2 write bandwidth:
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
mem_tg \-loops 1000 \-w 1000 \-r 0 \-m 2 tg_test
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
This command will perform a read bandwidth test with a burst of 16 on channel 1 and perform a data comparison with the prbs7 pattern:
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
mem_tg \-loops 1000 \-w 0 \-r 1000 \-b 0xF \-\-data prbs7 \-m 1 tg_test
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
This command will perform a read/write test with 1 MB strided access to channel 0 memory:
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
mem_tg \-loops 10000 \-\-stride 0x100000 tg_test
.ft P
.fi
.UNINDENT
.UNINDENT
.SH REVISION HISTORY
.sp
| Document Version |  Intel Acceleration Stack Version  | Changes  |
| —————\- |————————————|———\-|
| 2022.07.21 | 2.0.11  (Supported with Intel Quartus Prime Pro Edition 22.1.) | Added description of the \fBmem_tg\fP command |
.SH AUTHOR
Intel DCG FPT SW
.SH COPYRIGHT
2017 Intel Corporation
.\" Generated by docutils manpage writer.
.
