# Xcelerium Training â€“ Digital Design Tasks

This repository contains the work completed during **Xcelerium Training**, focusing on **digital design using SystemVerilog**.  
The repository is organized into multiple task folders, where each task demonstrates the implementation and verification of different digital hardware modules.

The designs include **combinational and sequential circuits**, along with **layered testbenches** to validate functionality through simulation.

---

## ğŸ“ Repository Structure

xcelerium_training/
â”‚
â”œâ”€â”€ Task_1/
â”‚ â”œâ”€â”€ 32_Bit_Adder/
â”‚ â”œâ”€â”€ Barrel_Shifter/
â”‚ â””â”€â”€ Priority_Encoder/
â”‚
â”œâ”€â”€ Task_2/
â”‚ â”œâ”€â”€ Adder_Tree_Multiplier/
â”‚ â”œâ”€â”€ Array_Multiplier/
â”‚ â”œâ”€â”€ Counter/
â”‚ â”œâ”€â”€ Register/
â”‚ â””â”€â”€ Shift_Register/

---

## ğŸ“Œ Task Overview

### ğŸ”¹ Task 1 â€“ Combinational Logic Designs
This task focuses on **basic combinational digital circuits**.  
Each module is implemented using SystemVerilog and verified using a self-checking testbench.

Modules include:
- 32-bit Adder
- Barrel Shifter
- Priority Encoder

---

### ğŸ”¹ Task 2 â€“ Arithmetic & Sequential Circuits
This task extends to **more complex arithmetic circuits** and **sequential designs**, including registered implementations.
Each design is verified using a system verilog based layered testbench.

Modules include:
- Multipliers (Adder Tree Multiplier & Array Multiplier)
- Counter
- Register
- Shift Register

---

## ğŸ›  Tools & Technologies
- **Language:** SystemVerilog  
- **Simulation:** QuestaSim/EDA Playground   

---

## Notes
- Each task folder contains its own `README.md` explaining the internal structure and functionality.
- Testbench files (`*_tb.sv`) are included to verify correctness via simulation.
- The repository is structured for clarity, modularity, and ease of understanding.

---

## Author
**Muhammad Muzammil Ahmed**  
Electronic Engineering Student  
