<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32l1/include/stm32l1xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_47dfb6a83550221192b29f122e7f4a30.html">stm32l1</a></li><li class="navelem"><a class="el" href="dir_a3f157a81785012b6a0af6517f61960e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l1xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef STM32L1XX_H</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define STM32L1XX_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Uncomment the line below according to the target STM32L device used in your</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">   application</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#if !defined (STM32L1XX_MD) &amp;&amp; !defined (STM32L1XX_MDP) &amp;&amp; !defined (STM32L1XX_HD) &amp;&amp; !defined (STM32L1XX_XL)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* #define STM32L1XX_MD  */</span>   </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* #define STM32L1XX_MDP */</span>   </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* #define STM32L1XX_HD */</span>     </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* #define STM32L1XX_XL */</span>     </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga7110dfdb0aa5f9a704358602833e254e">   88</a></span>&#160;<span class="preprocessor">#define STM32L1XX_XL (1U)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#if !defined (STM32L1XX_MD) &amp;&amp; !defined (STM32L1XX_MDP) &amp;&amp; !defined (STM32L1XX_HD) &amp;&amp; !defined (STM32L1XX_XL)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"> #error &quot;Please select first the target STM32L1xx device used in your application (in stm32l1xx.h file)&quot;</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">  110</a></span>&#160;<span class="preprocessor">#define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  118</a></span>&#160;<span class="preprocessor">#define HSE_STARTUP_TIMEOUT   ((uint16_t)0x5000) </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#if !defined  (HSI_STARTUP_TIMEOUT)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga83f109da654b670743786c6a45284b96">  126</a></span>&#160;<span class="preprocessor">#define HSI_STARTUP_TIMEOUT   ((uint16_t)0x5000) </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  130</a></span>&#160;<span class="preprocessor">#define HSI_VALUE  ((uint32_t)16000000) </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define LSI_VALUE  ((uint32_t)37000)    </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LSE_VALUE  ((uint32_t)32768)    </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_MAIN   (0x01) </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_SUB1   (0x03) </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_SUB2   (0x02) </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_RC     (0x00) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga960637daccd901a9725144cbf60b72a8">  152</a></span>&#160;<span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION       ( (__STM32L1XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#gafdc6317be85b75e56a284dc3d9eb2eb9">  153</a></span>&#160;<span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga0c6790058c040671530172ceab0539ae">  154</a></span>&#160;<span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#ga9b820cf9de6dad3c37f67f2bc1d04509">  155</a></span>&#160;<span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_RC))</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__cpu__specific___library__configuration__section.html#gaba82d95996b33d5842ee6a157e64c2cc">  156</a></span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define __CM3_REV                 0x200 </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1     </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4     </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0     </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">  175</a></span>&#160;<span class="preprocessor">typedef enum IRQn</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">  176</a></span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ******************************************************/</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">  179</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  182</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  183</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  184</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  185</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  187</a></span>&#160;<span class="comment">/******  STM32L specific Interrupt Numbers ***********************************************************/</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  188</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  189</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a>           = 2,      </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  192</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">  193</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd">  194</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">  195</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  196</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  197</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">  198</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">  199</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">  200</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">  201</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">  202</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">  203</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">  204</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">  205</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">  206</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 18,     </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">  207</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a>                 = 19,     </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">  208</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a>                 = 20,     </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">  209</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a>                    = 21,     </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  210</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>                   = 22,     </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76">  211</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec">  212</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                    = 24,     </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">  213</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a>                   = 25,     </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">  214</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a>                  = 26,     </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">  215</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a>                  = 27,     </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">  216</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">  217</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">  218</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">  219</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">  220</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">  221</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">  222</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">  223</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">  224</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">  225</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">  226</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  227</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  228</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">  229</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">  230</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">  231</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 43,     </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">  233</a></span>&#160;<span class="preprocessor">#ifdef STM32L1XX_MD</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4">  234</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44      </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">  235</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1XX_MD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#ifdef STM32L1XX_MDP</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a>                    = 55,     </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1XX_MDP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#ifdef STM32L1XX_HD</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 45,     </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 48,     </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 49,     </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a>                    = 55,     </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1XX_HD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#ifdef STM32L1XX_XL</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 48,     </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">  271</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 49,     </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">  272</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">  273</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">  274</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">  275</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">  276</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">  277</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a>                    = 55,     </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">  278</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">  279</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1XX_XL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">  280</a></span>&#160;} <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">  281</a></span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&quot;</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// #include &quot;system_stm32l1xx.h&quot;</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="group__cpu__specific___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="group__cpu__specific___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="group__cpu__specific___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">  298</a></span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__cpu__specific___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code" href="group__cpu__specific___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code" href="group__cpu__specific___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code" href="group__cpu__specific___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">  300</a></span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* ARM Compiler</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">   ------------</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">   RAM functions are defined using the toolchain options.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">   Functions that are executed in RAM should reside in a separate source module.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">   Using the &#39;Options for File&#39; dialog you can simply change the &#39;Code / Const&#39;</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">   area of a module to a memory space in physical RAM.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">   Available memory areas are declared in the &#39;Target&#39; tab of the &#39;Options for Target&#39;</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">   dialog.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"> #define __RAM_FUNC FLASH_Status</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* ICCARM Compiler</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">   ---------------</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">   RAM functions are defined using a specific toolchain keyword &quot;__ramfunc&quot;.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"> #define __RAM_FUNC __ramfunc FLASH_Status</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#elif defined   (  __GNUC__  )</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* GNU Compiler</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">   ------------</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">   RAM functions are defined using a specific toolchain attribute</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">   &quot;__attribute__((section(&quot;.RamFunc&quot;)))&quot;.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"> #define __RAM_FUNC FLASH_Status __attribute__((section(&quot;.RamFunc&quot;)))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#elif defined   (  __TASKING__  )</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* TASKING Compiler</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">   ----------------</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">   RAM functions are defined using a specific toolchain pragma. This pragma is</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">   defined in the stm32l1xx_flash_ramfunc.c</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"> #define __RAM_FUNC  FLASH_Status</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;          </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;          </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;        </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;        </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR3;        </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;        </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;        </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;        </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2f5723075568727a68e0209fd9192c52">  364</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;        </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;          </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;          </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;         </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;         </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;         </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4;         </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR5;         </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;         </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;         </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;         </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a43b1de52fa6496e876244807c587bc0a">  375</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;         </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;         </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR0;        </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a566e3b34f1b876385d26687fbcbede81">  382</a></span>&#160;{</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;          </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DINR;         </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOUTR;        </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  398</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR0;        </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  399</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR1;        </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">  400</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR2;        </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a727638bfa712935b7bb81674486d6458">  401</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR3;        </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a540a2334c5f7b36d267cd204ebe73863">  402</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IVR0;         </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a381c81d7df10a15903b09ddddfdda154">  403</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IVR1;         </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a74329f3ed3d4cd96916a562b8c0fbfb6">  404</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IVR2;         </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#acc956c181c904baaa08f4de7e62bc647">  405</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IVR3;         </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a6f1a00c7ee672e33574cf2798d10b4fb">  406</a></span>&#160;} <a class="code" href="struct_a_e_s___type_def.html">AES_TypeDef</a>;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_a_e_s___type_def.html#a3d3462f0fc544ffe52d4f7d0103a6f59">  407</a></span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;          </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;} <a class="code" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;          </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  uint8_t   RESERVED0;        </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  uint16_t  RESERVED1;        </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;{</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;      </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;      </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;      </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;       </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;      </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;      </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;       </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;      </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;      </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;       </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;         </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;         </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;       </div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;       </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;       </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;        </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;         </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;         </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;          </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;         </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;          </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;          </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;         </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;         </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;        </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;          </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;         </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDKEYR;       </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PEKEYR;       </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRGKEYR;      </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">  507</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;      </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">  508</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;          </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">  510</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;         </div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  uint32_t   RESERVED[23];    </div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR1;        </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR2;        </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDP;               </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USER;              </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP01;             </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP23;             </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">  526</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP45;             </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">  527</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP67;             </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">  528</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP89;             </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">  529</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP1011;           </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">  530</a></span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#acd1d61077175643cd1ff1f77d8c90b9d">  531</a></span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;          </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTR;          </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPOTR;        </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;} <a class="code" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];      </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];      </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;{</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;        </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OTYPER;       </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  uint16_t RESERVED0;         </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;      </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;        </div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a0ad53b5e0aed285ca2b058bcf593a511">  572</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t IDR;          </div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a149feba01f9c4a49570c6d88619f504f">  573</a></span>&#160;  uint16_t RESERVED1;         </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a>;          </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  uint16_t RESERVED2;         </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abb18224108d0fb0a00ff2b752f98a5d5">  576</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRL;        </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a8249a3955aace28d92109b391311eb30">  577</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BSRRH;        </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ae4773d0eb0f49bb29ad0187b01426519">  578</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;         </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a5573848497a716a9947fd87487709feb">  579</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#if defined (STM32L1XX_HD) || defined (STM32L1XX_XL)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR;          </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  uint16_t RESERVED3;         </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">  585</a></span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;       </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69">PMC</a>;          </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;          </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  uint16_t  RESERVED0;        </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;          </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  uint16_t  RESERVED1;        </div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">  607</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR1;         </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">  608</a></span>&#160;  uint16_t  RESERVED2;        </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">  609</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR2;         </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">  610</a></span>&#160;  uint16_t  RESERVED3;        </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">  611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;           </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">  612</a></span>&#160;  uint16_t  RESERVED4;        </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">  613</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR1;          </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">  614</a></span>&#160;  uint16_t  RESERVED5;        </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">  615</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR2;          </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">  616</a></span>&#160;  uint16_t  RESERVED6;        </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">  617</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR;          </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">  618</a></span>&#160;  uint16_t  RESERVED7;        </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">  619</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TRISE;        </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">  620</a></span>&#160;  uint16_t  RESERVED8;        </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">  621</a></span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">  622</a></span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;           </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;          </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;        </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018">FCR</a>;       </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html">  644</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;        </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLR;       </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  646</a></span>&#160;  uint32_t RESERVED;       </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">  647</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[16];   </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  648</a></span>&#160;} <a class="code" href="struct_l_c_d___type_def.html">LCD_TypeDef</a>;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">  649</a></span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSCR;         </div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;           </div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR;       </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">  671</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;      </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;      </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;        </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;       </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;       </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBLPENR;      </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR;     </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR;     </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;           </div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2d60bd9d230352343e126b6ef1b7e664">  680</a></span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;{</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;       </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASCR1;     </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html">  690</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASCR2;     </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR1;    </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  692</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR2;    </div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a9dd09d56537018fdb4c04bd09db3d079">  693</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR3;    </div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ae6c5b73b4f663584f9744bd1170c981d">  694</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR4;    </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ae21a0ddba70b8b57833768695db6f3d4">  695</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR1;     </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#aeb1e1d8277afcc62e077cb46ea97d71b">  696</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR1;      </div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a672dbc04776abba463915f035d0373de">  697</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR1;     </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a10800ff045b213c9c661a8fc8d6365d3">  698</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR2;     </div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a713ad4ccba500c9b1c6e7d12dfa77313">  699</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR2;      </div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a2ba143ed20d5cbc4c0942952f365240c">  700</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR2;     </div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ae9d08349b60ee63f31fb34a916139cd8">  701</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR3;     </div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#af136719b7ffc6c639cd51b6b7f0f0b1d">  702</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR3;      </div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a7546903a61e6582bd41f105f01e3bcf0">  703</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR3;     </div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a82a511664a34fcd72fab7f9a37bf4af6">  704</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR4;     </div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a4b1cb4b30456d477209862f6169a7143">  705</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR4;      </div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a68f1463193c830b77fa437a6fd5fbe3b">  706</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR4;     </div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a868a67509a2e21ddcaf5fa04a782ef45">  707</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR5;     </div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a2d0789ddd1dde19781b0c9d3b523b6aa">  708</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR5;      </div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a9b1babe24f11f8c7cb129890d59bef97">  709</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR5;     </div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a9ec91795469053c90cd8e53c76fa94e1">  710</a></span>&#160;} <a class="code" href="struct_r_i___type_def.html">RI_TypeDef</a>;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a7863a1d06b6408797c7587eb819ad0c0">  711</a></span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;         </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a>;        </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;       </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;       </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR;     </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;     </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;     </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;        </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;        </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;     </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;       </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;       </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;      </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;       </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;      </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;   </div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;   </div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  uint32_t RESERVED7;       </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;      </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;      </div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;      </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;      </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;      </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;      </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;      </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;      </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;      </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;      </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;     </div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;     </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;     </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;     </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;     </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;     </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;     </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;     </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;     </div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;     </div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP20R;     </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP21R;     </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP22R;     </div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP23R;     </div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6f7434fbcf5a01999d8a034fcff4e9">  762</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP24R;     </div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad631ab450114ab05d803ad516265e983">  763</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP25R;     </div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aad2aa3f597d129acdf3feb003ce3f71b">  764</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP26R;     </div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa9a52b4018522596dbe7fbe0c377e052">  765</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP27R;     </div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6e7cd4ca596e9f5e62fc5016c27b946a">  766</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP28R;     </div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a886cd2eade6499b8862eb0c5ac8e8af8">  767</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP29R;     </div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4c71682d0e053ba0b5aa49889e25a61d">  768</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP30R;     </div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad2b928fb6f78675d1d1475dfd0c5f957">  769</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP31R;     </div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#afd8a59dbc0af15cc3d2a8ffb378e58d8">  770</a></span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6e26e6e054d9cf1a6581db2d801ca2d9">  771</a></span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;          </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;          </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;            </div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;            </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESPCMD;        </div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP1;          </div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP2;          </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP3;          </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP4;          </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;         </div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;           </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;          </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  DCOUNT;         </div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  STA;            </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;            </div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;           </div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  uint32_t      RESERVED0[2];   </div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  FIFOCNT;        </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  uint32_t      RESERVED1[13];  </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO;           </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;        </div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  uint16_t      RESERVED0;  </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;        </div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  uint16_t      RESERVED1;  </div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">  810</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;         </div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f">  811</a></span>&#160;  uint16_t      RESERVED2;  </div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">  812</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;         </div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30">  813</a></span>&#160;  uint16_t      RESERVED3;  </div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">  814</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRCPR;      </div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb">  815</a></span>&#160;  uint16_t      RESERVED4;  </div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b">  816</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RXCRCR;     </div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">  817</a></span>&#160;  uint16_t      RESERVED5;  </div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19">  818</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TXCRCR;     </div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545">  819</a></span>&#160;  uint16_t      RESERVED6;  </div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9">  820</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SCFGR;    </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f">  821</a></span>&#160;  uint16_t      RESERVED7;  </div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f">  822</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SPR;      </div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">  823</a></span>&#160;  uint16_t      RESERVED8;  </div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8">  824</a></span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab">  825</a></span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;          </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  uint16_t      RESERVED0;    </div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;          </div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  uint16_t      RESERVED1;    </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">  836</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SMCR;         </div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f">  837</a></span>&#160;  uint16_t      RESERVED2;    </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">  838</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DIER;         </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30">  839</a></span>&#160;  uint16_t      RESERVED3;    </div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">  840</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;           </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb">  841</a></span>&#160;  uint16_t      RESERVED4;    </div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">  842</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EGR;          </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">  843</a></span>&#160;  uint16_t      RESERVED5;    </div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">  844</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR1;        </div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545">  845</a></span>&#160;  uint16_t      RESERVED6;    </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">  846</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR2;        </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f">  847</a></span>&#160;  uint16_t      RESERVED7;    </div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">  848</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCER;         </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">  849</a></span>&#160;  uint16_t      RESERVED8;    </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">  850</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;          </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab">  851</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PSC;          </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">  852</a></span>&#160;  uint16_t      RESERVED10;   </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">  853</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;          </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  uint32_t      RESERVED12;   </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">  855</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR[4];       </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">  856</a></span>&#160;  uint32_t      RESERVED17;   </div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DCR;          </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">  858</a></span>&#160;  uint16_t      RESERVED18;   </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMAR;         </div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">  860</a></span>&#160;  uint16_t      RESERVED19;   </div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">  861</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OR;           </div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07">  862</a></span>&#160;  uint16_t      RESERVED20;   </div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda">  863</a></span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">  864</a></span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;{</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;         </div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  uint16_t      RESERVED0;  </div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;         </div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  uint16_t      RESERVED1;  </div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">  875</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR;        </div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">  876</a></span>&#160;  uint16_t      RESERVED2;  </div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">  877</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;        </div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  uint16_t      RESERVED3;  </div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">  879</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;        </div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  uint16_t      RESERVED4;  </div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">  881</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR3;        </div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">  882</a></span>&#160;  uint16_t      RESERVED5;  </div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">  883</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GTPR;       </div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">  884</a></span>&#160;  uint16_t      RESERVED6;  </div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">  885</a></span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">  886</a></span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;{</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;   </div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  910</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  911</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">  917</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  920</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  921</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">  922</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  924</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  925</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">  926</a></span>&#160;<span class="preprocessor">#define LCD_BASE              (APB1PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">  927</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  928</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  929</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">  930</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  931</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  932</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  933</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  934</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">  935</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  936</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">  937</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">  938</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">  939</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  940</a></span>&#160;<span class="preprocessor">#define COMP_BASE             (APB1PERIPH_BASE + 0x7C00)</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  941</a></span>&#160;<span class="preprocessor">#define RI_BASE               (APB1PERIPH_BASE + 0x7C04)</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  942</a></span>&#160;<span class="preprocessor">#define OPAMP_BASE            (APB1PERIPH_BASE + 0x7C5C)</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  943</a></span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">  944</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">  945</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">  946</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  948</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  949</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">  950</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2700)</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">  951</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">  952</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  953</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">  954</a></span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">  955</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHBPERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  956</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHBPERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  957</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHBPERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHBPERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  959</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHBPERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  960</a></span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHBPERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  961</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHBPERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  962</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHBPERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">  963</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">  964</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">  965</a></span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">  966</a></span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  967</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x3C00) </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  968</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FF80000)    </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x6000)</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  971</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x0008)</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  972</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x001C)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x0030)</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  974</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x0044)</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  975</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x0058)</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  976</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x006C)</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  977</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x0080)</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  978</a></span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  979</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x6400)</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  980</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (DMA2_BASE + 0x0008)</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">  981</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (DMA2_BASE + 0x001C)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (DMA2_BASE + 0x0030)</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">  983</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (DMA2_BASE + 0x0044)</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">  984</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (DMA2_BASE + 0x0058)</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">  985</a></span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">  986</a></span>&#160;<span class="preprocessor">#define AES_BASE              ((uint32_t)0x50060000)</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">  987</a></span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">  988</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000) </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104) </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t)0xE0042000) </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 1005</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9"> 1006</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 1007</a></span>&#160;<span class="preprocessor">#define LCD                 ((LCD_TypeDef *) LCD_BASE)</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 1008</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 1009</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 1010</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733"> 1011</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 1012</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 1013</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 1014</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 1015</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 1016</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 1017</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225"> 1018</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800"> 1019</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 1020</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1021</a></span>&#160;<span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 1022</a></span>&#160;<span class="preprocessor">#define RI                  ((RI_TypeDef *) RI_BASE)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 1023</a></span>&#160;<span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 1024</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb"> 1025</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e"> 1026</a></span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6"> 1027</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 1028</a></span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 1029</a></span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 1031</a></span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea"> 1032</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331"> 1033</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e"> 1034</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 1035</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 1036</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 1037</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 1038</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 1039</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a"> 1040</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949"> 1041</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0"> 1042</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a"> 1043</a></span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff"> 1044</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8"> 1045</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3"> 1046</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 1048</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8"> 1049</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24"> 1050</a></span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb"> 1051</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12"> 1052</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750"> 1053</a></span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 1055</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 1056</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 1058</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1059</a></span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 1060</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 1061</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 1062</a></span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 1063</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d"> 1064</a></span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414"> 1065</a></span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define AES                 ((AES_TypeDef *) AES_BASE)</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 1067</a></span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3"> 1068</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga5412ac9ff64f4ab68c289a0da739eaef"> 1070</a></span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220"> 1072</a></span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 1099</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 1100</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVR                          ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 1101</a></span>&#160;<span class="preprocessor">#define  ADC_SR_ADONS                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 1102</a></span>&#160;<span class="preprocessor">#define  ADC_SR_RCNR                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 1103</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JCNR                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410"> 1105</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20"> 1106</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4"> 1107</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 1110</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 1111</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 1113</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 1114</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 1115</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 1117</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 1118</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 1119</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 1120</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 1122</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 1123</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 1124</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 1127</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_PDD                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 1128</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_PDI                         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433"> 1131</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 1134</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 1135</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 1137</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10"> 1139</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba"> 1141</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define  ADC_CR2_CFG                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 1144</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DELS                        ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 1145</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DELS_0                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a"> 1146</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DELS_1                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define  ADC_CR2_DELS_2                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e"> 1149</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c"> 1150</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd"> 1151</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 1154</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb"> 1155</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 1156</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 1158</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 1160</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 1161</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822"> 1162</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6"> 1164</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 1166</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 1168</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 1170</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 1172</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 1173</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9"> 1174</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234"> 1176</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 1178</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP20                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 1180</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP20_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP20_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP20_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5"> 1184</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP21                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675"> 1185</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP21_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774"> 1186</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP21_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP21_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410"> 1189</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP22                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae"> 1190</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP22_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba"> 1191</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP22_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP22_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4"> 1194</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP23                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382"> 1195</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP23_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"> 1196</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP23_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP23_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a"> 1199</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP24                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85"> 1200</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP24_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec"> 1201</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP24_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP24_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d"> 1204</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP25                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398"> 1205</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP25_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f"> 1206</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP25_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP25_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230"> 1209</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP26                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216"> 1210</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP26_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641"> 1211</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP26_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP26_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8"> 1214</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP27                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c"> 1215</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP27_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2"> 1216</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP27_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP27_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761"> 1219</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP28                     ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70"> 1220</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP28_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c"> 1221</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP28_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP28_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38"> 1224</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP29                     ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155"> 1225</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP29_0                   ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d"> 1226</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP29_1                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP29_2                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711"> 1229</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0"> 1230</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP10                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36"> 1231</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP10_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP10_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP10_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1235</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP11                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1236</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP11_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1237</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP11_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP11_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1240</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP12                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1241</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP12_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1242</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP12_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP12_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1245</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP13                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1246</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP13_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1247</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP13_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP13_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1250</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP14                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1251</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP14_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1252</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP14_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP14_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1255</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP15                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1256</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP15_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1257</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP15_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP15_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1260</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP16                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1261</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP16_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1262</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP16_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP16_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1265</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP17                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1266</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP17_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1267</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP17_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP17_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1270</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP18                     ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1271</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP18_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1272</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP18_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP18_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1275</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP19                     ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1276</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP19_0                   ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1277</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP19_1                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP19_2                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95"> 1280</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084"> 1281</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP0                      ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594"> 1282</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP0_2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85"> 1286</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP1                      ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f"> 1287</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP1_0                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd"> 1288</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP1_1                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP1_2                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881"> 1291</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP2                      ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389"> 1292</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP2_0                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d"> 1293</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP2_1                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP2_2                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed"> 1296</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP3                      ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43"> 1297</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP3_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f"> 1298</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP3_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP3_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea"> 1301</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP4                      ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c"> 1302</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP4_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b"> 1303</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP4_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP4_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943"> 1306</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP5                      ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22"> 1307</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP5_0                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d"> 1308</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP5_1                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP5_2                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d"> 1311</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP6                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef"> 1312</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP6_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7"> 1313</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP6_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP6_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771"> 1316</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP7                      ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269"> 1317</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP7_0                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57"> 1318</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP7_1                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP7_2                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9"> 1321</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP8                      ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730"> 1322</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP8_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4"> 1323</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP8_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP8_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4"> 1326</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP9                      ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c"> 1327</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP9_0                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89"> 1328</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP9_1                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP9_2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb"> 1331</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f"> 1332</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x00000FFF)         </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1351</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1354</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1356</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1357</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1358</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb"> 1360</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6"> 1361</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ28_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07"> 1363</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a"> 1364</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee"> 1365</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1"> 1367</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed"> 1368</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ27_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0"> 1370</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a"> 1371</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10"> 1372</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932"> 1374</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867"> 1375</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ26_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb"> 1377</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7"> 1378</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f"> 1379</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441"> 1381</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c"> 1382</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ25_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c"> 1384</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00"> 1385</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08"> 1386</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d"> 1389</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4"> 1390</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ19_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80"> 1392</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5"> 1393</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c"> 1394</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c"> 1396</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47"> 1397</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ20_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3"> 1399</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de"> 1400</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d"> 1401</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882"> 1403</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb"> 1404</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ21_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e"> 1406</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415"> 1407</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848"> 1408</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7"> 1410</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db"> 1411</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ22_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d"> 1413</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65"> 1414</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1"> 1415</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730"> 1417</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d"> 1418</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ23_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909"> 1420</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5"> 1421</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5"> 1422</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b"> 1424</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208"> 1425</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ24_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71"> 1427</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036"> 1428</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961"> 1429</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1432</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1433</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ13_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1435</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1436</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1437</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1439</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1440</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ14_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1442</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1443</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1444</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202"> 1446</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73"> 1447</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ15_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810"> 1449</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec"> 1450</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839"> 1451</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a"> 1453</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102"> 1454</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ16_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c"> 1456</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5"> 1457</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed"> 1458</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08"> 1460</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4"> 1461</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ17_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a"> 1463</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713"> 1464</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e"> 1465</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308"> 1467</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f"> 1468</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ18_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9"> 1470</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc"> 1471</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8"> 1472</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce"> 1475</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c"> 1476</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ7_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b"> 1478</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3"> 1479</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9"> 1480</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6"> 1482</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72"> 1483</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ8_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102"> 1485</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539"> 1486</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd"> 1487</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98"> 1489</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01"> 1490</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ9_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1"> 1492</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38"> 1493</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b"> 1494</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256"> 1496</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63"> 1497</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ10_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76"> 1499</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a"> 1500</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949"> 1501</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2"> 1503</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6"> 1504</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ11_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693"> 1506</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02"> 1507</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956"> 1508</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d"> 1510</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6"> 1511</a></span>&#160;<span class="preprocessor">#define  ADC_SQR4_SQ12_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b"> 1513</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa"> 1514</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df"> 1515</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815"> 1518</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de"> 1519</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ1_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597"> 1521</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba"> 1522</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141"> 1523</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f"> 1525</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc"> 1526</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ2_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a"> 1528</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9"> 1529</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec"> 1530</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf"> 1532</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e"> 1533</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ3_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1"> 1535</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867"> 1536</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053"> 1537</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d"> 1539</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f"> 1540</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ4_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d"> 1542</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844"> 1543</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501"> 1544</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883"> 1546</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d"> 1547</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ5_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327"> 1549</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7"> 1550</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a"> 1551</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a"> 1553</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1"> 1554</a></span>&#160;<span class="preprocessor">#define  ADC_SQR5_SQ6_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56"> 1557</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f"> 1558</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1562</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1563</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1565</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1566</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1567</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1569</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1570</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1572</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1573</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1574</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1576</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1577</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1579</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1580</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1581</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1583</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1584</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1586</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1587</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1588</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1590</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1591</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP30                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1607</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP30_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP30_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP30_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72df4df060b473f2429ebe00e7ad8cb8"> 1611</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP31                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga572b7fc4787169fd1e0c7fef4b18191f"> 1612</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP31_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa2568be2a152bb98295eaaaa340aabff"> 1613</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP31_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define  ADC_SMPR3_SMP31_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72e2f7e0c4128ab0989b2fb2e25d877c"> 1616</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad679afb6a16d000438f1b3eb5e0eb61a"> 1617</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b5e426058610c1f4b1b9e5872d7eb6d"> 1618</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1621</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1622</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1623</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_ADONS1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1625</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1626</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71"> 1627</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1631</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1632</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1633</a></span>&#160;<span class="comment">/*                       Advanced Encryption Standard (AES)                   */</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/*******************  Bit definition for AES_CR register  *********************/</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define  AES_CR_EN                           ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define  AES_CR_DATATYPE                     ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define  AES_CR_DATATYPE_0                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define  AES_CR_DATATYPE_1                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c80e8d81c50c097af9cf7de557df110"> 1642</a></span>&#160;<span class="preprocessor">#define  AES_CR_MODE                         ((uint32_t)0x00000018)        </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2764073cf0c876f608f91f8c14663e61"> 1643</a></span>&#160;<span class="preprocessor">#define  AES_CR_MODE_0                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga613f4a6783fc4eafef1ad142554ed74d"> 1644</a></span>&#160;<span class="preprocessor">#define  AES_CR_MODE_1                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa6d9390051e249621eb513c23d12cb8"> 1646</a></span>&#160;<span class="preprocessor">#define  AES_CR_CHMOD                        ((uint32_t)0x00000060)        </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa9dc6317e5abb4231933795c5a6462f"> 1647</a></span>&#160;<span class="preprocessor">#define  AES_CR_CHMOD_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d"> 1648</a></span>&#160;<span class="preprocessor">#define  AES_CR_CHMOD_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad0480c556742416e139d9323edabfb0f"> 1650</a></span>&#160;<span class="preprocessor">#define  AES_CR_CCFC                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabc6e7f7797482bf5033109516c6896db"> 1651</a></span>&#160;<span class="preprocessor">#define  AES_CR_ERRC                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac4b9147f8228e54a153df8d8c64bf028"> 1652</a></span>&#160;<span class="preprocessor">#define  AES_CR_CCIE                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define  AES_CR_ERRIE                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaba058729353aa9497c4373feb991c188"> 1654</a></span>&#160;<span class="preprocessor">#define  AES_CR_DMAINEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5"> 1655</a></span>&#160;<span class="preprocessor">#define  AES_CR_DMAOUTEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e2c884de8c44e1389d50a592c212ddb"> 1657</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_SR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga831cd81165de195754932cab9d09c98f"> 1658</a></span>&#160;<span class="preprocessor">#define  AES_SR_CCF                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac31e5c71bed1ead58994864562f62d1b"> 1659</a></span>&#160;<span class="preprocessor">#define  AES_SR_RDERR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define  AES_SR_WRERR                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2098ac19aa512efe6337d589236a92ff"> 1662</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_DINR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf00798a1b7171a2900332651f419cf45"> 1663</a></span>&#160;<span class="preprocessor">#define  AES_DINR                            ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_DOUTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define  AES_DOUTR                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define  AES_KEYR0                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define  AES_KEYR1                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define  AES_KEYR2                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define  AES_KEYR3                           ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define  AES_IVR0                            ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define  AES_IVR1                            ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define  AES_IVR2                            ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define  AES_IVR3                            ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9a4b4c613ced92f8c5c057d93704674"> 1694</a></span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">/******************  Bit definition for COMP_CSR register  ********************/</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define  COMP_CSR_10KPU                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define  COMP_CSR_400KPU                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define  COMP_CSR_10KPD                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define  COMP_CSR_400KPD                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50"> 1704</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_CMP1EN                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792"> 1705</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_SW1                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9"> 1706</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_CMP1OUT                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f"> 1708</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_SPEED                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa"> 1709</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_CMP2OUT                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define  COMP_CSR_VREFOUTEN                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc"> 1712</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_WNDWE                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define  COMP_CSR_INSEL                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e"> 1715</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_INSEL_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0"> 1716</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_INSEL_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define  COMP_CSR_INSEL_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74"> 1719</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_OUTSEL                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a"> 1720</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_OUTSEL_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281"> 1721</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_OUTSEL_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define  COMP_CSR_OUTSEL_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f"> 1724</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_FCH3                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6"> 1725</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_FCH8                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba"> 1726</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_RCH13                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834"> 1728</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_CAIE                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf"> 1729</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_CAIF                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb"> 1730</a></span>&#160;<span class="preprocessor">#define  COMP_CSR_TSUSP                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987"> 1732</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163"> 1733</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f"> 1734</a></span>&#160;<span class="comment">/*                         Operational Amplifier (OPAMP)                      */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">/*******************  Bit definition for OPAMP_CSR register  ******************/</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1PD                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL1                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e"> 1742</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL1                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef"> 1743</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_L                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a"> 1744</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_H                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9"> 1745</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1LPM                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b"> 1746</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2PD                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3"> 1747</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL2                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4"> 1748</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL2                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a"> 1749</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL2                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd"> 1750</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed"> 1751</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_L                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5"> 1752</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_H                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798"> 1753</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2LPM                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee"> 1754</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA3PD                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414"> 1755</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL3                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99"> 1756</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f"> 1757</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL3                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676"> 1758</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL3                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8"> 1759</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA3CAL_L                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d"> 1760</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA3CAL_H                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2"> 1761</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA3LPM                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d"> 1762</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL1                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc"> 1763</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL2                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78"> 1764</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL3                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd"> 1765</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S7SEL2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439"> 1766</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_AOP_RANGE                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7"> 1767</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CALOUT                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691"> 1768</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CALOUT                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a"> 1769</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA3CALOUT                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939"> 1771</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_OTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f"> 1772</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM        ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c"> 1773</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM        ((uint32_t)0x000FFC00)        </span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO3_OPT_OFFSET_TRIM        ((uint32_t)0x3FF00000)        </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define OPAMP_OTR_OT_USER                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb"> 1777</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_LPOTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca"> 1778</a></span>&#160;<span class="preprocessor">#define OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP  ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391"> 1779</a></span>&#160;<span class="preprocessor">#define OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP  ((uint32_t)0x000FFC00)        </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP  ((uint32_t)0x3FF00000)        </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e"> 1782</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6"> 1783</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94"> 1784</a></span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)               </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1799</a></span>&#160;<span class="comment">/*                    Digital to Analog Converter (DAC)                       */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1808</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1809</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1810</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1813</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1814</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1815</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 1817</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 1818</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1819</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1821</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 1823</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1824</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1825</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1827</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 1829</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 1830</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 1831</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 1834</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 1835</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 1836</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 1838</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 1839</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 1840</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 1842</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 1844</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 1845</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 1846</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 1848</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1851</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 1870</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1873</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 1874</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1877</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 1878</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1881</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 1888</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 1891</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 1892</a></span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 1901</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 1903</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 1904</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 1905</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 1906</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 1907</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 1908</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 1909</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 1910</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 1911</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 1912</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 1913</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 1914</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 1915</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 1917</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 1918</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 1919</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 1923</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 1924</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 1925</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 1927</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 1928</a></span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 1929</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP             ((uint32_t)0x00000001)   </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP             ((uint32_t)0x00000002)   </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP             ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP             ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 1933</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP             ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 1934</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP             ((uint32_t)0x00000020)   </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45"> 1935</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP              ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf"> 1936</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP             ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 1937</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP             ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 1938</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00200000)   </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 1939</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT    ((uint32_t)0x00400000)   </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 1941</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 1942</a></span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96"> 1943</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP             ((uint32_t)0x00000004)   </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP            ((uint32_t)0x00000008)   </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP            ((uint32_t)0x00000010)   </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127"> 1947</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb"> 1948</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4"> 1949</a></span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 1958</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 1959</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 1960</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1961</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 1962</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 1963</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 1964</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1965</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1966</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1967</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1968</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 1969</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1970</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1971</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1972</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1973</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1974</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1975</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1976</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1977</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 1978</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 1979</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 1980</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 1981</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 1983</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 1984</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 1985</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1988</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1989</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1990</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 1991</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1992</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 1993</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1994</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1995</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1996</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1997</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1998</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1999</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 2000</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 2001</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 2002</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 2003</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 2004</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 2005</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 2006</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 2007</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 2008</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 2009</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 2010</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 2011</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 2013</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 2014</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 2015</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define  DMA_CCR1_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define  DMA_CCR1_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9"> 2018</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c"> 2019</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9"> 2020</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262"> 2021</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53"> 2023</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995"> 2024</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882"> 2025</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768"> 2027</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06"> 2028</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707"> 2029</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f"> 2031</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc"> 2032</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb"> 2033</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358"> 2035</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375"> 2037</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define  DMA_CCR2_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8"> 2039</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define  DMA_CCR2_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define  DMA_CCR2_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47"> 2042</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17"> 2043</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1"> 2044</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005"> 2045</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043"> 2047</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34"> 2048</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb"> 2049</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487"> 2051</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5"> 2052</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4"> 2053</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a"> 2055</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930"> 2056</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984"> 2057</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87"> 2059</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116"> 2061</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define  DMA_CCR3_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8"> 2063</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define  DMA_CCR3_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define  DMA_CCR3_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f"> 2066</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c"> 2067</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b"> 2068</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d"> 2069</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499"> 2071</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64"> 2072</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708"> 2073</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855"> 2075</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee"> 2076</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9"> 2077</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635"> 2079</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203"> 2080</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca"> 2081</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f"> 2083</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define  DMA_CCR4_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8"> 2087</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define  DMA_CCR4_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define  DMA_CCR4_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271"> 2090</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a"> 2091</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67"> 2092</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b"> 2093</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb"> 2095</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b"> 2096</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b"> 2097</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992"> 2099</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1"> 2100</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d"> 2101</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9"> 2103</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51"> 2104</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7"> 2105</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0"> 2107</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b"> 2109</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define  DMA_CCR5_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011"> 2111</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define  DMA_CCR5_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define  DMA_CCR5_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037"> 2114</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344"> 2115</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f"> 2116</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb"> 2117</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595"> 2119</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16"> 2120</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d"> 2121</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519"> 2123</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c"> 2124</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d"> 2125</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669"> 2127</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7"> 2128</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7"> 2129</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14"> 2131</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c"> 2133</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define  DMA_CCR6_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4"> 2135</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define  DMA_CCR6_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define  DMA_CCR6_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62"> 2138</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152"> 2139</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863"> 2140</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"> 2141</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8"> 2143</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078"> 2144</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8"> 2145</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18"> 2147</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0"> 2148</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b"> 2149</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8"> 2151</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c"> 2152</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9"> 2153</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9"> 2155</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab"> 2157</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define  DMA_CCR7_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7"> 2159</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define  DMA_CCR7_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define  DMA_CCR7_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a"> 2162</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64"> 2163</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d"> 2164</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9"> 2165</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87"> 2167</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf"> 2168</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d"> 2169</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16"> 2171</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18"> 2172</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556"> 2173</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b"> 2175</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54"> 2176</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506"> 2177</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801"> 2179</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c"> 2181</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define  DMA_CPAR1_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define  DMA_CPAR2_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define  DMA_CPAR3_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245"> 2213</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR4_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define  DMA_CPAR5_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define  DMA_CPAR6_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee"> 2223</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR7_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define  DMA_CMAR1_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define  DMA_CMAR2_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define  DMA_CMAR3_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285"> 2236</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR4_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define  DMA_CMAR5_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define  DMA_CMAR6_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define  DMA_CMAR7_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a"> 2249</a></span>&#160;<span class="comment">/*                  External Interrupt/Event Controller (EXTI)                */</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 2258</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 2259</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 2260</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 2261</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 2262</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2263</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 2264</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 2265</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 2266</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 2267</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 2268</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 2269</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 2270</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 2271</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 2272</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 2273</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 2274</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 2275</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 2276</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 2277</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 2279</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 2280</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 2281</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 2284</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2285</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 2286</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 2287</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 2288</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 2289</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 2290</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 2291</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 2292</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 2293</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2294</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2295</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 2296</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2297</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2298</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2299</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 2300</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2301</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 2302</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 2303</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 2305</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 2306</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 2307</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2310</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2311</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2312</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2313</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2314</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2315</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2316</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2317</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2318</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2319</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2320</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2321</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2322</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2323</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2324</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2325</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2326</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2327</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2328</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2329</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2331</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2332</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 2333</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2336</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2337</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2338</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2339</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2340</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2341</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2342</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2343</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2344</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2345</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2346</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2347</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2348</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2349</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2350</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2351</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2352</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2353</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2354</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2355</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2357</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2358</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 2359</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2362</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2363</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2364</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2365</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2366</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2367</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2368</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2369</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2370</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2371</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2372</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2373</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2374</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2375</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2376</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2377</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2378</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER20                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2379</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER21                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2380</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER22                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2381</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2383</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2384</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 2385</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2388</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2389</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2390</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2391</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2392</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2393</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2394</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2395</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2396</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2397</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2398</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2399</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2400</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2401</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2402</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2403</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2404</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR20                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2405</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR21                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2406</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR22                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2407</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 2409</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 2410</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 2411</a></span>&#160;<span class="comment">/*                FLASH, DATA EEPROM and Option Bytes Registers               */</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/*                        (FLASH, DATA_EEPROM, OB)                            */</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTEN                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define  FLASH_ACR_ACC64                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define  FLASH_ACR_SLEEP_PD                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 2421</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_RUN_PD                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451"> 2423</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_PECR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 2424</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 2425</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128"> 2428</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a"> 2429</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FTDW                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b"> 2430</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b"> 2431</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130"> 2432</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051"> 2433</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e"> 2434</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383"> 2435</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2"> 2437</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PDKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1"> 2438</a></span>&#160;<span class="preprocessor">#define  FLASH_PDKEYR_PDKEYR                 ((uint32_t)0xFFFFFFFF)       </span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PEKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define  FLASH_PEKEYR_PEKEYR                 ((uint32_t)0xFFFFFFFF)       </span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PRGKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define  FLASH_PRGKEYR_PRGKEYR               ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OPTKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 2451</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_EOP                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define  FLASH_SR_ENHV                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define  FLASH_SR_READY                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 2455</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPERR                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a"> 2456</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_PGAERR                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f"> 2457</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_SIZERR                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define  FLASH_SR_OPTVERR                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 2459</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_OPTVERRUSR                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 2460</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_RDERR                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 2462</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7"> 2463</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint32_t)0x000000AA)        </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01"> 2464</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_SPRMOD                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define  FLASH_OBR_BOR_LEV                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 2467</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_IWDG_SW                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac71c68023d3a0f557ad7aabfa6d125c5"> 2468</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define  FLASH_OBR_BFB2                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 2472</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 2473</a></span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                      ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b"> 2475</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define  FLASH_WRPR1_WRP                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define  FLASH_WRPR2_WRP                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187"> 2486</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61"> 2495</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89"> 2496</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6"> 2499</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0"> 2500</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76"> 2502</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c"> 2503</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8"> 2504</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16"> 2506</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97"> 2507</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4"> 2508</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf"> 2510</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314"> 2511</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5"> 2512</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1"> 2514</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174"> 2515</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717"> 2518</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986"> 2519</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84"> 2522</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47"> 2523</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a"> 2525</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf"> 2526</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627"> 2527</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0"> 2529</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf"> 2530</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698"> 2531</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1"> 2533</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186"> 2534</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7"> 2535</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a"> 2537</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff"> 2538</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d"> 2541</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d"> 2542</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5"> 2545</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b"> 2546</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2"> 2548</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1"> 2549</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24"> 2550</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81"> 2552</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a"> 2553</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747"> 2554</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea"> 2556</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5"> 2557</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c"> 2558</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44"> 2560</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da"> 2561</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"> 2564</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b"> 2565</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e"> 2568</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183"> 2569</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274"> 2571</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329"> 2572</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970"> 2573</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30"> 2575</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4"> 2576</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d"> 2577</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258"> 2579</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee"> 2580</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8"> 2581</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed"> 2582</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8"> 2583</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29"> 2584</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a"> 2587</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3"> 2588</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45"> 2589</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0"> 2590</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d"> 2593</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0"> 2594</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc"> 2595</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929"> 2596</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389"> 2599</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b"> 2600</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545"> 2601</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee"> 2602</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac"> 2605</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454"> 2606</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784"> 2607</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6"> 2608</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5"> 2611</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f"> 2612</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62"> 2613</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990"> 2614</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b"> 2617</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159"> 2618</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1"> 2620</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123"> 2621</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c"> 2623</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80"> 2624</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558"> 2625</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5"> 2628</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3"> 2629</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591"> 2630</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d"> 2631</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c"> 2634</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27"> 2635</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef"> 2636</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7"> 2637</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58"> 2640</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd"> 2641</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88"> 2642</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836"> 2643</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0"> 2646</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3"> 2647</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57"> 2648</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c"> 2649</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503"> 2652</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70"> 2653</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4"> 2654</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a"> 2655</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5"> 2658</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5"> 2659</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9"> 2661</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add"> 2662</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043"> 2664</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3"> 2665</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0"> 2666</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89"> 2669</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600"> 2670</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f"> 2671</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88"> 2672</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3"> 2675</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca"> 2676</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3"> 2677</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92"> 2678</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10"> 2681</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1"> 2682</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f"> 2683</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a"> 2684</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4"> 2687</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34"> 2688</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e"> 2689</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459"> 2690</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703"> 2693</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964"> 2694</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1"> 2695</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b"> 2696</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd"> 2699</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02"> 2700</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360"> 2702</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28"> 2703</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd"> 2705</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2"> 2706</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"> 2707</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8"> 2710</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63"> 2711</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50"> 2712</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949"> 2713</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed"> 2716</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2"> 2717</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537"> 2718</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147"> 2719</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf"> 2722</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897"> 2723</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382"> 2724</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216"> 2725</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15"> 2728</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4"> 2729</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639"> 2730</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464"> 2731</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504"> 2734</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53"> 2735</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f"> 2736</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3"> 2737</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca"> 2740</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29"> 2741</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9"> 2743</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1"> 2744</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771"> 2746</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb"> 2747</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c"> 2748</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4"> 2751</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541"> 2752</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840"> 2753</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470"> 2754</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf"> 2757</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a"> 2758</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004"> 2759</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6"> 2760</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf"> 2763</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2"> 2764</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514"> 2765</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e"> 2766</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487"> 2769</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f"> 2770</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3"> 2771</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe"> 2772</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674"> 2775</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540"> 2776</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5"> 2778</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4"> 2779</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0"> 2781</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2"> 2782</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98"> 2783</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260"> 2786</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059"> 2787</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11"> 2788</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d"> 2789</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17"> 2792</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9"> 2793</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17"> 2794</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84"> 2795</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14"> 2798</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890"> 2799</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a"> 2800</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353"> 2801</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6"> 2804</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6"> 2805</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209"> 2806</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363"> 2807</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3"> 2810</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515"> 2811</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65"> 2813</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5"> 2814</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d"> 2816</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958"> 2817</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558"> 2818</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff"> 2821</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d"> 2822</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9"> 2823</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb"> 2824</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e"> 2827</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d"> 2828</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a"> 2829</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8"> 2830</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f"> 2833</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51"> 2834</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93"> 2835</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4"> 2836</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264"> 2839</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a"> 2840</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb"> 2841</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15"> 2842</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088"> 2845</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e"> 2846</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50"> 2848</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706"> 2849</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b"> 2851</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4"> 2852</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f"> 2853</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd"> 2856</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0"> 2857</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775"> 2858</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa"> 2859</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5"> 2862</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74"> 2863</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e"> 2864</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399"> 2865</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb"> 2868</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09"> 2869</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed"> 2870</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26"> 2871</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01"> 2874</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76"> 2875</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a"> 2876</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0"> 2877</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b"> 2880</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33"> 2881</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f"> 2883</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a"> 2884</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/*                      General Purpose IOs (GPIO)                            */</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9"> 2886</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c"> 2887</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9"> 2888</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0          ((uint32_t)0x00000003)</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1          ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 2896</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 2897</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 2898</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3          ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 2899</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 2900</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 2901</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4          ((uint32_t)0x00000300)</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 2902</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 2903</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 2904</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5          ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 2905</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 2906</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 2907</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6          ((uint32_t)0x00003000)</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 2908</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 2909</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 2910</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7          ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 2911</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 2912</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 2913</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8          ((uint32_t)0x00030000)</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 2914</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 2915</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 2916</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9          ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 2917</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 2918</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 2919</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10         ((uint32_t)0x00300000)</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 2920</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 2921</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 2922</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11         ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 2923</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 2924</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1       ((uint32_t)0x00800000)</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 2925</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12         ((uint32_t)0x03000000)</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 2926</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 2927</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 2928</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13         ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 2929</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 2930</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 2931</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14         ((uint32_t)0x30000000)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 2932</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0       ((uint32_t)0x10000000)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 2933</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1       ((uint32_t)0x20000000)</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 2934</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15         ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 2935</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0       ((uint32_t)0x40000000)</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 2936</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1       ((uint32_t)0x80000000)</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 2937</a></span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 2938</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_OTYPER register  ****************/</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 2939</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0           ((uint32_t)0x00000001)</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 2940</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1           ((uint32_t)0x00000002)</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 2941</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 2942</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3           ((uint32_t)0x00000008)</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 2943</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4           ((uint32_t)0x00000010)</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5           ((uint32_t)0x00000020)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 2946</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 2947</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8           ((uint32_t)0x00000100)</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 2948</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9           ((uint32_t)0x00000200)</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 2949</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 2950</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 2951</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 2952</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13          ((uint32_t)0x00002000)</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 2953</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14          ((uint32_t)0x00004000)</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 2954</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 2955</a></span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 2956</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 2957</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     ((uint32_t)0x00000003)</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 2958</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 2959</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 2960</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 2961</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   ((uint32_t)0x00000004)</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     ((uint32_t)0x00000030)</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 2964</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 2965</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   ((uint32_t)0x00000020)</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 2966</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 2967</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 2968</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   ((uint32_t)0x00000080)</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 2969</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     ((uint32_t)0x00000300)</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 2970</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   ((uint32_t)0x00000100)</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 2971</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   ((uint32_t)0x00000200)</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 2972</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 2973</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   ((uint32_t)0x00000400)</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 2974</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   ((uint32_t)0x00000800)</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 2975</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     ((uint32_t)0x00003000)</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 2976</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   ((uint32_t)0x00001000)</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 2977</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   ((uint32_t)0x00002000)</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 2978</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 2979</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   ((uint32_t)0x00004000)</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 2980</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   ((uint32_t)0x00008000)</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 2981</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     ((uint32_t)0x00030000)</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 2982</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   ((uint32_t)0x00010000)</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 2983</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   ((uint32_t)0x00020000)</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 2984</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 2985</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   ((uint32_t)0x00040000)</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 2986</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   ((uint32_t)0x00080000)</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 2987</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    ((uint32_t)0x00300000)</span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 2988</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  ((uint32_t)0x00100000)</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 2989</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 2990</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 2991</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 2992</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 2993</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    ((uint32_t)0x03000000)</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 2994</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 2995</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 2996</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 2997</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 2998</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  ((uint32_t)0x08000000)</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 2999</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 3000</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 3001</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 3002</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 3003</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 3004</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 3005</a></span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 3006</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register  *****************/</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 3007</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0          ((uint32_t)0x00000003)</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 3008</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 3009</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 3010</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1          ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 3011</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 3014</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 3015</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 3016</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3          ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 3017</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 3018</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 3019</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4          ((uint32_t)0x00000300)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 3020</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 3021</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 3022</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5          ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 3023</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 3024</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 3025</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6          ((uint32_t)0x00003000)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 3026</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 3027</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 3028</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7          ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 3029</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 3030</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 3031</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8          ((uint32_t)0x00030000)</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 3032</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 3033</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 3034</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9          ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 3035</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 3036</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 3037</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10         ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 3038</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 3039</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 3040</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11         ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 3041</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 3042</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1       ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 3043</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12         ((uint32_t)0x03000000)</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 3044</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 3045</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 3046</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13         ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 3047</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 3048</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 3049</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14         ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 3050</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0       ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 3051</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1       ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 3052</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15         ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 3053</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0       ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 3054</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1       ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 3055</a></span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 3056</a></span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 3057</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 3058</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 3059</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 3060</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 3061</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 3064</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 3065</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 3066</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 3067</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 3068</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 3069</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 3070</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 3071</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 3072</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 3073</a></span>&#160;<span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 3074</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 3075</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 3076</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 3077</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 3078</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 3079</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc"> 3081</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf13669e5ac3f49834766cd99be03a0d7"> 3082</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3"> 3083</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaba6136975598a69ca053a924534829f2"> 3084</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab4b22966bfccc5de30156b87a60db42a"> 3085</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga503034ab19d01c3c5535208dbdaa5160"> 3086</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6b972f5d1e519823d58098533346aa2"> 3087</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1360495ee0a8ee3f1a6e858744b76693"> 3088</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0999b31939326c4558ff7383fb1d45c3"> 3089</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86496faba77364680e3abb58b99636b3"> 3090</a></span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38f82a10903250be4e628771b0276761"> 3091</a></span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b3d81079aa482c4670efbe56da9c827"> 3092</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf53e6338143d8457b3db5c6846349910"> 3093</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5afdc7a368dcf575096f85deaea5ef01"> 3094</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234"> 3095</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd"> 3096</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 3099</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 3100</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 3101</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 3102</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 3103</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 3104</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 3105</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 3106</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 3107</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 3108</a></span>&#160;<span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 3109</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 3110</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 3111</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 3112</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 3113</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 3114</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29dbb08cef82cec8fac9a0044f80d31b"> 3116</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga94b10e532cafe20fe2c2e7afa91150b3"> 3117</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0d55284e587dfd6357e124fc8ab4014"> 3118</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00f7272497c2d79c2651812c716f5f00"> 3119</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e"> 3120</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8cd860ae29854fe80c9e410e7e6cc957"> 3121</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06"> 3122</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a6427032856cd00e7a0b87279cf8e85"> 3123</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f30b73464b5d452c0217349b5294fe2"> 3124</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297"> 3125</a></span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf471b28dec1fdf0916e7beaa87d902a4"> 3126</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ac73a7dd714babf1ab5894b4460dacc"> 3127</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabcfc202ec3ee578aee32375a092a23d"> 3128</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063"> 3129</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38b35b661a670ae2afd11258398b7fb1"> 3130</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga267734cd2559e9cbf5c4041720e16d1e"> 3131</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 3134</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 3135</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 3136</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 3137</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 3138</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 3139</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 3140</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 3141</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 3142</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 3143</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 3144</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 3145</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 3146</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 3147</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 3148</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5             ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 3149</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6             ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 3150</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7             ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 3151</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8             ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 3152</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9             ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 3153</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 3154</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11            ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 3155</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12            ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 3156</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 3157</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 3158</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15            ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 3159</a></span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 3160</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_LCKR register  ******************/</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 3161</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 3162</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 3163</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 3164</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 3165</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 3168</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 3169</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 3170</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 3171</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 3172</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 3173</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 3174</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 3175</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 3176</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 3177</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 3178</a></span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 3179</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_AFRL register  ******************/</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 3180</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 3181</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1            ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 3182</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 3183</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3            ((uint32_t)0x0000F000)</span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 3184</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6            ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d"> 3187</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7            ((uint32_t)0xF0000000)</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c"> 3188</a></span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a"> 3189</a></span>&#160;<span class="comment">/*******************  Bit definition for GPIO_AFRH register  ******************/</span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65"> 3190</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH8            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446"> 3191</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH9            ((uint32_t)0x000000F0)</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e"> 3192</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH10           ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e"> 3193</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH11           ((uint32_t)0x0000F000)</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8"> 3194</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH12           ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH13           ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH14           ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6888198fb99ec0f18ee808e166f630da"> 3197</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH15           ((uint32_t)0xF0000000)</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d569348a34ee28090031b8ba45e9b8c"> 3198</a></span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d16da35e0bfef60d147333e103ca406"> 3199</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5def5b1dabf13941103b4afd4d6894bf"> 3200</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5cbe0dd88b78edd0fc1551c5c28efb3"> 3201</a></span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2a1f6a41c5bdd6d0e7d2e7e81119376"> 3202</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b5da3946f08bb9044ec074df47b9ebd"> 3203</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga110d7b4dea2bfc6208c5a48afc558583"> 3204</a></span>&#160;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3213</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 3214</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 3215</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 3216</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 3217</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 3218</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3219</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 3221</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 3222</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 3223</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 3224</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 3225</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3226</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 3230</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 3231</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 3232</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 3233</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 3234</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 3237</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 3238</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 3240</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 3241</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 3244</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 3245</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 3247</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 3248</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 3249</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 3251</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 3253</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 3254</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 3255</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 3258</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 3261</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 3262</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 3265</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 3268</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 3269</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 3270</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 3271</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 3272</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 3273</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 3274</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 3276</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 3277</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 3278</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 3279</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 3280</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 3281</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 3284</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 3286</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 3287</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 3288</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 3289</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 3291</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 3294</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 3295</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 3296</a></span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 3299</a></span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3312</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3313</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3314</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3317</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">/*                          LCD Controller (LCD)                              */</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3320</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3321</a></span>&#160;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">/*******************  Bit definition for LCD_CR register  *********************/</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN               ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define LCD_CR_VSEL                ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define LCD_CR_DUTY                ((uint32_t)0x0000001C)     </span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_0              ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_1              ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_2              ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1"> 3331</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS                ((uint32_t)0x00000060)     </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_0              ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794"> 3333</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_1              ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba"> 3335</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG             ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_FCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5"> 3338</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD                 ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c"> 3339</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE              ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75"> 3340</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE              ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0"> 3342</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON                ((uint32_t)0x00000070)     </span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define LCD_FCR_PON_0              ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define LCD_FCR_PON_1              ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd"> 3345</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_2              ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d"> 3347</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD               ((uint32_t)0x00000380)     </span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_0             ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e"> 3349</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_1             ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116"> 3350</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_2             ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5"> 3352</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC                 ((uint32_t)0x00001C00)     </span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define LCD_FCR_CC_0               ((uint32_t)0x00000400)     </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61"> 3354</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_1               ((uint32_t)0x00000800)     </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38"> 3355</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_2               ((uint32_t)0x00001000)     </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8"> 3357</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF             ((uint32_t)0x0000E000)     </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_0           ((uint32_t)0x00002000)     </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109"> 3359</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_1           ((uint32_t)0x00004000)     </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e"> 3360</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_2           ((uint32_t)0x00008000)     </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837"> 3362</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK              ((uint32_t)0x00030000)     </span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_0            ((uint32_t)0x00010000)     </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502"> 3364</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_1            ((uint32_t)0x00020000)     </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e"> 3366</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV                ((uint32_t)0x003C0000)     </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391"> 3367</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS                 ((uint32_t)0x03C00000)     </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9"> 3369</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_SR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f"> 3370</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS                 ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de"> 3371</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF                 ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define LCD_SR_UDR                 ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064"> 3373</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD                 ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f"> 3374</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY                 ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR               ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7"> 3377</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_CLR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e"> 3378</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC               ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317"> 3379</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC               ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9"> 3381</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_RAM register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90"> 3382</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA       ((uint32_t)0xFFFFFFFF)     </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90"> 3385</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"> 3386</a></span>&#160;<span class="comment">/*                          Power Control (PWR)                               */</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca"> 3389</a></span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define  PWR_CR_LPSDSR                       ((uint16_t)0x0001)     </span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint16_t)0x0004)     </span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint16_t)0x0008)     </span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint16_t)0x0010)     </span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint16_t)0x00E0)     </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79"> 3398</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint16_t)0x0020)     </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 3399</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint16_t)0x0040)     </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3400</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint16_t)0x0080)     </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint16_t)0x0000)     </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 3404</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint16_t)0x0020)     </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 3405</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint16_t)0x0040)     </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 3406</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint16_t)0x0060)     </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 3407</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint16_t)0x0080)     </span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint16_t)0x00A0)     </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint16_t)0x00C0)     </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 3410</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint16_t)0x00E0)     </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 3412</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint16_t)0x0100)     </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 3413</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ULP                          ((uint16_t)0x0200)     </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 3414</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FWU                          ((uint16_t)0x0400)     </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 3416</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS                          ((uint16_t)0x1800)     </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 3417</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint16_t)0x0800)     </span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint16_t)0x1000)     </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3419</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPRUN                        ((uint16_t)0x4000)     </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8"> 3421</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint16_t)0x0001)     </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 3423</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 3424</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint16_t)0x0004)     </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 3425</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VREFINTRDYF                 ((uint16_t)0x0008)     </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad"> 3426</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VOSF                        ((uint16_t)0x0010)     </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define  PWR_CSR_REGLPF                      ((uint16_t)0x0020)     </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3429</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP1                       ((uint16_t)0x0100)     </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3430</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP2                       ((uint16_t)0x0200)     </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 3431</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP3                       ((uint16_t)0x0400)     </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1"> 3433</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7"> 3434</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">/*                      Reset and Clock Control (RCC)                         */</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 3436</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 3437</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 3438</a></span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define  RCC_CR_MSION                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define  RCC_CR_MSIRDY                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 3446</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 3447</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795"> 3449</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 3450</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 3453</a></span>&#160;<span class="preprocessor">#define  RCC_CR_RTCPRE                       ((uint32_t)0x60000000)        </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 3454</a></span>&#160;<span class="preprocessor">#define  RCC_CR_RTCPRE_0                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define  RCC_CR_RTCPRE_1                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 3457</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_ICSCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 3458</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_HSICAL                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define  RCC_ICSCR_HSITRIM                   ((uint32_t)0x00001F00)        </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff"> 3461</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE                  ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829"> 3462</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_0                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_1                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_2                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 3465</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_3                ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 3466</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_4                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_5                ((uint32_t)0x0000A000)        </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232"> 3468</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_6                ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93"> 3469</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSICAL                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8"> 3470</a></span>&#160;<span class="preprocessor">#define  RCC_ICSCR_MSITRIM                   ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920"> 3472</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7"> 3473</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786"> 3474</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea"> 3475</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_MSI                     ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3480</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3481</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb"> 3485</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 3488</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_MSI                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3490</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 3491</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5"> 3495</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3496</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3497</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 3500</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 3501</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 3502</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 3503</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 3504</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 3507</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 3508</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 3510</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 3511</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 3512</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 3513</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 3517</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 3518</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 3519</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 3520</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 3523</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 3524</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 3525</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 3529</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 3530</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 3531</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 3532</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 3535</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 3537</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 3538</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL                     ((uint32_t)0x003C0000)        </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 3542</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b"> 3544</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4"> 3545</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL_3                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 3548</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL3                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 3549</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL4                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 3550</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL6                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 3551</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL8                    ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 3552</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL12                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL16                   ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL24                   ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 3555</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL32                   ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 3556</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMUL48                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 3559</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV                     ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 3560</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV_0                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675"> 3561</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV_1                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV1                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede"> 3566</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV2                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a"> 3567</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV3                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b"> 3568</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLDIV4                    ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOSEL                     ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5"> 3572</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOSEL_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0"> 3573</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOSEL_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32"> 3574</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOSEL_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 3578</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 3579</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 3580</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_MSI                    ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 3581</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSI                    ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 3584</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSE                    ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 3586</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE                     ((uint32_t)0x70000000)        </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"> 3587</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_0                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 3588</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_1                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 3589</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCOPRE_2                   ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV1                   ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 3593</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV2                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 3594</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV4                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 3595</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV8                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 3596</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV16                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6"> 3599</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e"> 3600</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8"> 3601</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a"> 3602</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c"> 3603</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define  RCC_CIR_MSIRDYF                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSECSS                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 3606</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 3608</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 3609</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 3610</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663"> 3611</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd"> 3612</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 3613</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_MSIRDYIE                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSECSSIE                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 3616</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 3617</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 3618</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 3619</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3"> 3620</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d"> 3621</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_MSIRDYC                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define  RCC_CIR_LSECSSC                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 3623</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 3626</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_AHBRSTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 3627</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOARST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58"> 3628</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOBRST                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e"> 3629</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOCRST                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 3630</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIODRST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOERST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOHRST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOFRST                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 3634</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOGRST                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 3635</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_CRCRST                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 3636</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_FLITFRST                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 3637</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_DMA1RST                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611"> 3638</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_DMA2RST                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c"> 3639</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_AESRST                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 3640</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_FSMCRST                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde"> 3642</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8"> 3643</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c"> 3644</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7"> 3645</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc"> 3646</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e"> 3647</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 3650</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42"> 3652</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 3653</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 3654</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d"> 3655</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 3656</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 3657</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_LCDRST                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 3660</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 3661</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 3662</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 3663</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 3664</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 3665</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede"> 3666</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 3667</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 3668</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 3669</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USBRST                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 3670</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 3671</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 3672</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_COMPRST                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 3674</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 3675</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOAEN                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 3676</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOBEN                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 3677</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOCEN                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 3678</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIODEN                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7"> 3679</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOEEN                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOHEN                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOFEN                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 3682</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOGEN                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 3683</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 3684</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7"> 3686</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843"> 3687</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA2EN                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 3688</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_AESEN                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c"> 3689</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FSMCEN                   ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00000001)         </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 3694</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00000004)         </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984"> 3695</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00000008)         </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33"> 3696</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00000010)         </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea"> 3697</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)         </span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800)         </span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055"> 3703</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 3704</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 3705</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8"> 3706</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 3707</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 3708</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_LCDEN                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 3712</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 3713</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 3714</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 3715</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 3716</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 3717</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12"> 3718</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 3719</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 3720</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USBEN                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 3721</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 3722</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 3723</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_COMPEN                  ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 3725</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBLPENR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 3726</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOALPEN              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 3727</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOBLPEN              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 3728</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOCLPEN              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 3729</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIODLPEN              ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 3730</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOELPEN              ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed"> 3731</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOHLPEN              ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOFLPEN              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_GPIOGLPEN              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a"> 3734</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_CRCLPEN                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea"> 3735</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_FLITFLPEN              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169"> 3738</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_SRAMLPEN               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42"> 3739</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_DMA1LPEN               ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06"> 3740</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_DMA2LPEN               ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63"> 3741</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_AESLPEN                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48"> 3742</a></span>&#160;<span class="preprocessor">#define  RCC_AHBLPENR_FSMCLPEN               ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2LPENR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00000001)         </span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00000004)         </span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00000008)         </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8"> 3748</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00000010)         </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1"> 3749</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000200)         </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1"> 3750</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800)         </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4"> 3751</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa"> 3752</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1LPENR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 3755</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 3756</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 3757</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 3758</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 3759</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 3760</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 3761</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_LCDLPEN               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 3762</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 3765</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 3766</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 3767</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 3768</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89"> 3769</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f"> 3770</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716"> 3771</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USBLPEN               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 3772</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 3773</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472"> 3774</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_COMPLPEN              ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052"> 3776</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 3777</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 3778</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637"> 3780</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSEON                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e"> 3781</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSERDY                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 3782</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSEBYP                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4"> 3783</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSECSSON                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63"> 3784</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSECSSD                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL                     ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 3787</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 3788</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c"> 3791</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b"> 3792</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_LSE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7"> 3793</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_LSI                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951"> 3794</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCSEL_HSE                 ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42"> 3796</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493"> 3797</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RTCRST                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define  RCC_CSR_OBLRSTF                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446"> 3801</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PINRSTF                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c"> 3802</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41"> 3803</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da"> 3804</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_IWDGRSTF                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                   ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9"> 3806</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                   ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 3809</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 3810</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 3811</a></span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 3812</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 3813</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 3814</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 3815</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 3816</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 3825</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 3826</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 3827</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 3828</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 3829</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 3830</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 3831</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 3832</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 3833</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 3834</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 3835</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 3836</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 3837</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 3838</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 3839</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 3840</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 3841</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 3842</a></span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 3843</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 3844</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 3845</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 3846</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 3847</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 3848</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 3849</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 3850</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 3851</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 3854</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 3855</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 3856</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 3857</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 3858</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 3859</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 3860</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 3861</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 3862</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 3863</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 3864</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 3865</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 3866</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 3867</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 3868</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 3869</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 3870</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 3871</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 3872</a></span>&#160;</div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 3873</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 3874</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 3875</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 3876</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 3877</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 3878</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 3879</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 3880</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 3881</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 3884</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 3885</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 3886</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 3887</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 3888</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 3889</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 3890</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 3891</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 3892</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 3893</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 3894</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 3895</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 3896</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 3897</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 3898</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 3899</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 3900</a></span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 3901</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 3902</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 3903</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 3904</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 3905</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 3906</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 3907</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 3908</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 3909</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 3912</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b"> 3913</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 3914</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 3915</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 3916</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 3917</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 3918</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 3919</a></span>&#160;</div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 3920</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 3921</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 3922</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 3923</a></span>&#160;</div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 3924</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 3925</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 3926</a></span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 3927</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 3928</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001F)</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 3931</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 3932</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 3935</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 3938</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 3939</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 3942</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 3943</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 3944</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 3945</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 3946</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 3947</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 3948</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 3949</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 3950</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 3951</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 3952</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 3953</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 3954</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 3955</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 3956</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 3957</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 3958</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 3959</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 3960</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 3961</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 3962</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 3963</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 3964</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 3965</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 3966</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 3967</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 3968</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 3969</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 3970</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 3971</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 3972</a></span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 3973</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 3974</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 3975</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 3976</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 3977</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 3978</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 3979</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 3980</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 3981</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 3984</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 3985</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 3986</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 3987</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 3988</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 3989</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 3990</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 3991</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 3992</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 3993</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 3994</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 3995</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 3996</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 3997</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 3998</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 3999</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 4000</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 4001</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 4002</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 4003</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 4004</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 4005</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 4006</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 4007</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 4008</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 4009</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 4010</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 4011</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 4012</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 4013</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 4014</a></span>&#160;</div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 4015</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 4016</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 4017</a></span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 4018</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 4019</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 4020</a></span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 4021</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 4022</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 4023</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 4026</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 4029</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 4032</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 4033</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 4036</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 4037</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 4038</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 4039</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 4040</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 4041</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 4042</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 4043</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 4044</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 4045</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 4046</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 4047</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 4048</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 4049</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 4050</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 4051</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 4052</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 4053</a></span>&#160;</div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 4054</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 4055</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 4056</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 4057</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 4058</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 4059</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 4060</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 4061</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 4062</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 4065</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 4066</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 4067</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 4068</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 4069</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 4070</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 4071</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 4072</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 4073</a></span>&#160;</div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 4074</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 4075</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 4076</a></span>&#160;</div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 4077</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 4078</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 4079</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 4080</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 4081</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 4082</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 4085</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 4088</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 4089</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 4090</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 4091</a></span>&#160;</div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 4092</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 4093</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 4094</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 4095</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 4096</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 4097</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 4098</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 4099</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 4100</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070"> 4103</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72"> 4104</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222"> 4105</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 4106</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG                   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 4107</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E                     ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67"> 4108</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 4109</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 4110</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1"> 4111</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 4112</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 4113</a></span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 4114</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49"> 4115</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2"> 4116</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e"> 4117</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d"> 4118</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c"> 4119</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085"> 4120</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33"> 4121</a></span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852"> 4122</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 4125</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 4126</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 4127</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 4128</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 4129</a></span>&#160;</div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 4130</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;</div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 4133</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 4134</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 4135</a></span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 4136</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 4137</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 4138</a></span>&#160;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 4141</a></span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 4144</a></span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 4147</a></span>&#160;</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 4150</a></span>&#160;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 4153</a></span>&#160;</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c"> 4156</a></span>&#160;</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b"> 4159</a></span>&#160;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731"> 4162</a></span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82"> 4165</a></span>&#160;</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"> 4168</a></span>&#160;</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0"> 4171</a></span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7"> 4174</a></span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b"> 4177</a></span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d"> 4180</a></span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0"> 4183</a></span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863"> 4186</a></span>&#160;</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e"> 4189</a></span>&#160;</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP20R register  ***************/</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define RTC_BKP20R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282"> 4192</a></span>&#160;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP21R register  ***************/</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define RTC_BKP21R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e"> 4195</a></span>&#160;</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP22R register  ***************/</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define RTC_BKP22R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f"> 4198</a></span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP23R register  ***************/</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define RTC_BKP23R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga557a1b70122ed12292c1f816028f2d83"> 4201</a></span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP24R register  ***************/</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define RTC_BKP24R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60ae069ac90beeb733c4620b17f45fe8"> 4204</a></span>&#160;</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP25R register  ***************/</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define RTC_BKP25R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga568e2225a3b5c5666a729a17189648a3"> 4207</a></span>&#160;</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP26R register  ***************/</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define RTC_BKP26R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42e40cb790b7431f723d5caec93d3cfc"> 4210</a></span>&#160;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP27R register  ***************/</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define RTC_BKP27R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1e457275021edcaba95f52d7566ee16"> 4213</a></span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP28R register  ***************/</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define RTC_BKP28R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8257964f1f6451fd00400415480bf89c"> 4216</a></span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP29R register  ***************/</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define RTC_BKP29R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35d06ba20491492c8f98d1bee11144c9"> 4219</a></span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP30R register  ***************/</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define RTC_BKP30R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0f341f31bf0ae28240b71994c2752766"> 4222</a></span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP31R register  ***************/</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define RTC_BKP31R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e8c2a2e55941ecf3e1571969310993a"> 4225</a></span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7c9d5556c654f13b2eefba1f1b556d0"> 4228</a></span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99266fb92cace8daf6cdc0271ec0471c"> 4231</a></span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e4a6af93f8286429d9f388dab8de1ad"> 4234</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 4243</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 4244</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 4245</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 4248</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 4250</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 4251</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 4253</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 4254</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 4257</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 4258</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 4261</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 4264</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 4266</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 4268</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 4271</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 4272</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 4274</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 4275</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 4294</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 4300</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 4304</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 4305</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 4306</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 4309</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 4310</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 4312</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 4314</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 4315</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 4316</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 4317</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 4320</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 4323</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 4324</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 4325</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 4326</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 4327</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 4328</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 4329</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 4330</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 4331</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 4332</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 4333</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 4334</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 4335</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 4336</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 4338</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 4339</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 4340</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 4341</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 4342</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 4343</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 4344</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 4345</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 4346</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 4349</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 4350</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 4351</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 4353</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 4354</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 4355</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 4356</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 4357</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 4358</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 4359</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 4360</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 4361</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 4364</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 4365</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 4366</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 4367</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 4368</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 4369</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 4370</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 4371</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 4372</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 4373</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 4374</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 4375</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 4376</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 4377</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 4379</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 4380</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 4382</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 4383</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 4385</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 4386</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 4387</a></span>&#160;<span class="comment">/*                     Serial Peripheral Interface (SPI)                      */</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 4390</a></span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 4393</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 4402</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 4403</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 4404</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 4406</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 4407</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 4408</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 4409</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 4412</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 4413</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 4414</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 4415</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 4416</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRF                         ((uint8_t)0x08)               </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 4417</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 4418</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 4419</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 4423</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 4424</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 4425</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 4426</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 4427</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 4428</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 4429</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 4432</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 4434</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 4435</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 4437</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 4438</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 4448</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 4454</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 4456</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 4458</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 4460</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 4462</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 4463</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 4466</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 4468</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 4470</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 4472</a></span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                        */</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 4473</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_MEMRMP register  ****************/</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 4476</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000003) </span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 4477</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 4478</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE         ((uint32_t)0x00000300) </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_0       ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_1       ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_PMC register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_USB_PU               ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 4486</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 4487</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 4488</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b"> 4489</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2"> 4490</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 4497</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 4498</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 4499</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 4500</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint16_t)0x0005) </span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0006) </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint16_t)0x0007) </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 4507</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 4508</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 4509</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 4510</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4"> 4511</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094"> 4512</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint16_t)0x0050) </span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0060) </span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint16_t)0x0070) </span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 4519</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 4520</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 4521</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 4522</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b"> 4523</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint16_t)0x0400) </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d"> 4524</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint16_t)0x0500) </span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint16_t)0x0600) </span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint16_t)0x0700) </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 4531</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 4532</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 4533</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 4534</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint16_t)0x3000) </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252"> 4535</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint16_t)0x4000) </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05"> 4536</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint16_t)0x3000) </span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint16_t)0x4000) </span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 4541</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 4542</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 4543</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 4550</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 4551</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 4552</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 4553</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0006) </span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint16_t)0x0007) </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 4559</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 4560</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 4561</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 4562</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 4563</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b"> 4564</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0060) </span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint16_t)0x0070) </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 4570</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 4571</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 4572</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 4573</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint16_t)0x0300) </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 4574</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint16_t)0x0400) </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8"> 4575</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0600) </span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint16_t)0x0700) </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 4581</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 4582</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 4583</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 4584</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint16_t)0x3000) </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6"> 4585</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint16_t)0x4000) </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5"> 4586</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x6000) </span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint16_t)0x7000) </span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 4591</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 4592</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 4593</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 4600</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 4601</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 4602</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 4603</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint16_t)0x0006) </span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint16_t)0x0007) </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 4609</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 4610</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 4611</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 4612</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81"> 4613</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d"> 4614</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint16_t)0x0060) </span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint16_t)0x0070) </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 4620</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 4621</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 4622</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 4623</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint16_t)0x0300) </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311"> 4624</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint16_t)0x0400) </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c"> 4625</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint16_t)0x0600) </span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint16_t)0x0700) </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 4631</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 4632</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 4633</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 4634</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint16_t)0x3000) </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99"> 4635</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint16_t)0x4000) </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc"> 4636</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint16_t)0x6000) </span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint16_t)0x7000) </span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 4641</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 4642</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 4643</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 4650</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 4651</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint16_t)0x0003) </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 4652</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint16_t)0x0004) </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 4653</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint16_t)0x0006) </span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint16_t)0x0007) </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 4659</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 4660</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 4661</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 4662</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint16_t)0x0030) </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837"> 4663</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint16_t)0x0040) </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c"> 4664</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint16_t)0x0060) </span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint16_t)0x0070) </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 4670</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 4671</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 4672</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 4673</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint16_t)0x0300) </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627"> 4674</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint16_t)0x0400) </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155"> 4675</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint16_t)0x0600) </span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint16_t)0x0700) </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 4681</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 4682</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 4683</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 4684</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint16_t)0x3000) </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9"> 4685</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint16_t)0x4000) </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a"> 4686</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint16_t)0x6000) </span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint16_t)0x7000) </span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 4691</a></span>&#160;<span class="comment">/*                       Routing Interface (RI)                               */</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 4692</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 4693</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 4694</a></span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 4695</a></span>&#160;<span class="comment">/********************  Bit definition for RI_ICR register  ********************/</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 4696</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC1Z                    ((uint32_t)0x0000000F) </span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b"> 4697</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC1Z_0                  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define  RI_ICR_IC1Z_1                  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define  RI_ICR_IC1Z_2                  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define  RI_ICR_IC1Z_3                  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define  RI_ICR_IC2Z                    ((uint32_t)0x000000F0) </span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define  RI_ICR_IC2Z_0                  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define  RI_ICR_IC2Z_1                  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define  RI_ICR_IC2Z_2                  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7"> 4706</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC2Z_3                  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b"> 4708</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC3Z                    ((uint32_t)0x00000F00) </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f"> 4709</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC3Z_0                  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b"> 4710</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC3Z_1                  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define  RI_ICR_IC3Z_2                  ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f"> 4712</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC3Z_3                  ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2"> 4714</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC4Z                    ((uint32_t)0x0000F000) </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8"> 4715</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC4Z_0                  ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695"> 4716</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC4Z_1                  ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define  RI_ICR_IC4Z_2                  ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8"> 4718</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC4Z_3                  ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832"> 4720</a></span>&#160;<span class="preprocessor">#define  RI_ICR_TIM                     ((uint32_t)0x00030000) </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887"> 4721</a></span>&#160;<span class="preprocessor">#define  RI_ICR_TIM_0                   ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc"> 4722</a></span>&#160;<span class="preprocessor">#define  RI_ICR_TIM_1                   ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb"> 4724</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC1                     ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7"> 4725</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC2                     ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352"> 4726</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC3                     ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4"> 4727</a></span>&#160;<span class="preprocessor">#define  RI_ICR_IC4                     ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa"> 4730</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH                    ((uint32_t)0x03FCFFFF) </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca"> 4731</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_0                  ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74"> 4732</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_1                  ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_2                  ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e"> 4734</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_3                  ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968"> 4735</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_4                  ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e"> 4736</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_5                  ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883"> 4737</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_6                  ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_7                  ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_8                  ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6"> 4740</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_9                  ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf"> 4741</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_10                 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84"> 4742</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_11                 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6"> 4743</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_12                 ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a"> 4744</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_13                 ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659"> 4745</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_14                 ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16"> 4746</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_15                 ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0"> 4747</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_31                 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2"> 4748</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_18                 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc"> 4749</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_19                 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d"> 4750</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_20                 ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d"> 4751</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_21                 ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842"> 4752</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_22                 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11"> 4753</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_23                 ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1"> 4754</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_24                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9"> 4755</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_25                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275"> 4756</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_VCOMP                 ((uint32_t)0x04000000) </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2"> 4757</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_27                 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d"> 4758</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_28                 ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e"> 4759</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_29                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534"> 4760</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_CH_30                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d"> 4761</a></span>&#160;<span class="preprocessor">#define  RI_ASCR1_SCM                   ((uint32_t)0x80000000) </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d"> 4763</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8"> 4764</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR10_1                ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308"> 4765</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR10_2                ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7"> 4766</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR10_3                ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03"> 4767</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR10_4                ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7"> 4768</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR6_1                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711"> 4769</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR6_2                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599"> 4770</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR5_1                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236"> 4771</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR5_2                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR5_3                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR4_1                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640"> 4774</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR4_2                 ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51"> 4775</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR4_3                 ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22"> 4776</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR4_4                 ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3"> 4777</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH0b                  ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82"> 4778</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH1b                  ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631"> 4779</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH2b                  ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99"> 4780</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH3b                  ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6"> 4781</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH6b                  ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3"> 4782</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH7b                  ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541"> 4783</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH8b                  ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47"> 4784</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH9b                  ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b"> 4785</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH10b                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6"> 4786</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH11b                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15"> 4787</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_CH12b                 ((uint32_t)0x04000000) </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9"> 4788</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR6_3                 ((uint32_t)0x08000000) </span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce"> 4789</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR6_4                 ((uint32_t)0x10000000) </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d"> 4790</a></span>&#160;<span class="preprocessor">#define  RI_ASCR2_GR5_4                 ((uint32_t)0x20000000) </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f"> 4792</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0"> 4793</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842"> 4794</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a"> 4795</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0"> 4796</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9"> 4797</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e"> 4798</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f"> 4799</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f"> 4800</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c"> 4803</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6"> 4804</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432"> 4805</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73"> 4806</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1"> 4807</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4"> 4808</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826"> 4809</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PA_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed"> 4811</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB                   ((uint32_t)0xFFFF0000) </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031"> 4812</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_0                 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d"> 4813</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_1                 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf"> 4814</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_2                 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c"> 4815</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_3                 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175"> 4816</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_4                 ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf"> 4817</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_5                 ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5"> 4818</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_6                 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00"> 4819</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_7                 ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_8                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00"> 4821</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_9                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410"> 4822</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_10                ((uint32_t)0x04000000) </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e"> 4823</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_11                ((uint32_t)0x08000000) </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6"> 4824</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_12                ((uint32_t)0x10000000) </span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e"> 4825</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_13                ((uint32_t)0x20000000) </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e"> 4826</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_14                ((uint32_t)0x40000000) </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8"> 4827</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR1_PB_15                ((uint32_t)0x80000000) </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d"> 4829</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6"> 4830</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a"> 4831</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2"> 4832</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628"> 4833</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca"> 4834</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb"> 4835</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768"> 4836</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a"> 4837</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db"> 4840</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74"> 4841</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a"> 4842</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461"> 4843</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c"> 4844</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1"> 4845</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28"> 4846</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PC_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c"> 4848</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD                   ((uint32_t)0xFFFF0000) </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1"> 4849</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_0                 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a"> 4850</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_1                 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6"> 4851</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_2                 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed"> 4852</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_3                 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00"> 4853</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_4                 ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f"> 4854</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_5                 ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f"> 4855</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_6                 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20"> 4856</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_7                 ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_8                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035"> 4858</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_9                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01"> 4859</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_10                ((uint32_t)0x04000000) </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b"> 4860</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_11                ((uint32_t)0x08000000) </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5"> 4861</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_12                ((uint32_t)0x10000000) </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562"> 4862</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_13                ((uint32_t)0x20000000) </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b"> 4863</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_14                ((uint32_t)0x40000000) </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80"> 4864</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PD_15                ((uint32_t)0x80000000) </span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa"> 4866</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a"> 4867</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21"> 4868</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce"> 4869</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005"> 4870</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c"> 4871</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359"> 4872</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a"> 4873</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4"> 4874</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718"> 4877</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99"> 4878</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7"> 4879</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534"> 4880</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d"> 4881</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae"> 4882</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df"> 4883</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR2_PE_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8"> 4885</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF                   ((uint32_t)0xFFFF0000) </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7"> 4886</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_0                 ((uint32_t)0x00010000) </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856"> 4887</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_1                 ((uint32_t)0x00020000) </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc"> 4888</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_2                 ((uint32_t)0x00040000) </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4"> 4889</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_3                 ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189"> 4890</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_4                 ((uint32_t)0x00100000) </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56"> 4891</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_5                 ((uint32_t)0x00200000) </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6"> 4892</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_6                 ((uint32_t)0x00400000) </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c"> 4893</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_7                 ((uint32_t)0x00800000) </span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_8                 ((uint32_t)0x01000000) </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c"> 4895</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_9                 ((uint32_t)0x02000000) </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1"> 4896</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_10                ((uint32_t)0x04000000) </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df"> 4897</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_11                ((uint32_t)0x08000000) </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1"> 4898</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_12                ((uint32_t)0x10000000) </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c"> 4899</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_13                ((uint32_t)0x20000000) </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d"> 4900</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_14                ((uint32_t)0x40000000) </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332"> 4901</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR3_PF_15                ((uint32_t)0x80000000) </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861"> 4903</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3"> 4904</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09"> 4905</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd"> 4906</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b"> 4907</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c"> 4908</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9"> 4909</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb"> 4910</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12"> 4911</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02"> 4914</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d"> 4915</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1"> 4916</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12"> 4917</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b"> 4918</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330"> 4919</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e"> 4920</a></span>&#160;<span class="preprocessor">#define  RI_HYSCR4_PG_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94"> 4922</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395"> 4923</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a"> 4924</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b"> 4925</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af"> 4926</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2"> 4927</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5"> 4928</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0"> 4929</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd"> 4930</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga02557d6fd0910a46638149552695545a"> 4933</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6accbecd3c1ed047d1af51b68a5a505"> 4934</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c334371832fcb99b1494f16b0f796d0"> 4935</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3295456dcecf4ee4315be5214958d3c1"> 4936</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab79d6a50056c0a59ab69c5bd27b56af2"> 4937</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga874b524a2178d90a95ee6d95b3dda6b5"> 4938</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19f0dbc107bf95f2f75624742b4ec007"> 4939</a></span>&#160;<span class="preprocessor">#define  RI_ASMR1_PA_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2102a2774d778bd477e69f03e1897905"> 4941</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98a9c006415fa68ef833b0fda5a1f618"> 4942</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga834014979bdf0825440f8d27b6fee9c2"> 4943</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab241f84f2343f171cc9b3a9fd9edf768"> 4944</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga163eacbfa2792eef2cf8996d1c1024cb"> 4945</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6b355f28d7a24ffedffa2869174b301a"> 4946</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafef20aa266dafb4993b5709558865024"> 4947</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57418d3248777d71fff006ffc70e300c"> 4948</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1cc126d8cf3674a879de3ce15f98ed6"> 4949</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e2fed5e59c08dfa75e6e81a50ce873a"> 4952</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d0ae308cbe454e8d770097a3fe25029"> 4953</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga641fe406d681b26ba23eb68683a975f8"> 4954</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23046210e35eb4749e980a348fb51f05"> 4955</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf459a7a032bb0d0dd271d3fbd4909453"> 4956</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga410fd56b5db7c1b2b5c755ed997a8aa7"> 4957</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1e3a6cafb616f2a3003382cc5bb98bde"> 4958</a></span>&#160;<span class="preprocessor">#define  RI_CMR1_PA_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25dd0b8da020b2fb8550f59a8d68f7c6"> 4960</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc00631ad432dc623d848eb408516a1d"> 4961</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f8247da91e3994305d87918e544c5ba"> 4962</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga153f062e17d0f1c608088fa1b072cae7"> 4963</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga868f38dc6b7ad3b089f08eb70289744e"> 4964</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadb1b78081abcf611216b0b6f6f197ec6"> 4965</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c121b065d0cf221b14b1e6142a24f5a"> 4966</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaffa432694d5e1d847a7105ec2ee331ac"> 4967</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf786bfb8395974ed8f913f527e08db87"> 4968</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga166f7dfb96068246086e8a3790d6a469"> 4971</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15a5d715667487417536e881abbaab6e"> 4972</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1cadee2fbb5f0780052597e2ea4f4697"> 4973</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96b40c94adcfae8a995057cbf193dec2"> 4974</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae53687bcf53b6efd1ba3da8500daba4e"> 4975</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30d02633aaa494507b284cf12e15245c"> 4976</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ff0924a42aa7c082668f67989f900c3"> 4977</a></span>&#160;<span class="preprocessor">#define  RI_CICR1_PA_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1f5d864ccbf3dc8fa7ad70f6a0a3f6c"> 4979</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b3786147b9739d2869db5d1233a05ed"> 4980</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4aa035ee78ba86b5d6dd689d3569aefe"> 4981</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8227abfa33e52cdb4c8900c3130f0b96"> 4982</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac0e017bfb3f6c0badc84c25b1d9215dc"> 4983</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab819f51653845cdf77139b09a2990a55"> 4984</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef0e4e35f9d03daa46140a5ab51ca040"> 4985</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga59dd1165e2ff465275e57412a0043712"> 4986</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d3ee48fefcfe76b129362d1167af23d"> 4987</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a72680ef0dc557ecbfbffb98e10d477"> 4990</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad4d404537f7c94ffcd3f23b4bbeca976"> 4991</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40d4da8431bb17f26a5a8f1b9809a6f4"> 4992</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga320123e958bf7bc9a4bd087fa51e38c8"> 4993</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15d0b436772ea961c5d3765018402844"> 4994</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac2423e2c7c5d0c5982f3c679f4e4c1a4"> 4995</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga18bc895525c2d1ab8f352df576780c43"> 4996</a></span>&#160;<span class="preprocessor">#define  RI_ASMR2_PB_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga830936e8d8a10eae779bb024d6d877bf"> 4998</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad0e75788d4d7a41b82af90cbbeefa1c5"> 4999</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad8e9c4e0fc5c3f166c535e0ff63c2dec"> 5000</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c0a640dcddd79b3ead8ad1336c6abfb"> 5001</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6408cc11eed7a7f24cc60dbd4ec5417"> 5002</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf181f171db4d4fab716f59aa67559b8e"> 5003</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa8c32548376b33de536a69169bbd03e2"> 5004</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad822ea222d14499903fc5a7e7f169d22"> 5005</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac2fdfbae06cac47282e0b6c6eb313a1c"> 5006</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga033783f547eaf3a01d3d871f11095618"> 5009</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43a4415de53d2f38044162c25a7856fd"> 5010</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45df06b54c3af240004781c958c241d1"> 5011</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaafa1795d6c0fe8ca97cca86771f0444c"> 5012</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5124e5ac7c50f202c1a81252c03d68a6"> 5013</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5536bffd46897b2b444997c5c7834e3e"> 5014</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f4728f06f169d5ed8a0456a525a99f7"> 5015</a></span>&#160;<span class="preprocessor">#define  RI_CMR2_PB_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0f6a6225c35981a62565b7d21ae47786"> 5017</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f69ec253c38e825cec20560d08a63e6"> 5018</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac076eef0a2da3d454f33ee8e7b494da2"> 5019</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b1a09561e94c2ef3513282886e7174b"> 5020</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga083e71eca117d2c892f64a10515aaec0"> 5021</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19d8dd9868a818a6e4433e3603a79840"> 5022</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a7d933f42584f9c5038b473fcddecf4"> 5023</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4e48f37b5da4658af72015fe695beae"> 5024</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08926da93fa6a92d49ccf2b05efbc44f"> 5025</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35b64a185d0995d7ef09b337ce305bc1"> 5028</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a8ccbff6d9b9e06eab4b9a6e940b69e"> 5029</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8850f6b66f4c420b10696a9b00e1ed67"> 5030</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf474b8a649d91a6d2fe3bb465b65995d"> 5031</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga82f46fa632451c4d66f1a99ca7dad1e8"> 5032</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e0d1222eb02bcc9dd0b0f2052eb01ce"> 5033</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaed9d4e85463eced529c5351089b444cf"> 5034</a></span>&#160;<span class="preprocessor">#define  RI_CICR2_PB_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9531583b8d307239f90cdd834dc53bd3"> 5036</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93288b0214d15ec5c6a9bafe60e414aa"> 5037</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7935fc13e448155b0277812cc6fab59"> 5038</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bb84317b33a232f04bb41b89c389ebf"> 5039</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga884dc9ca65d8adbe3444980784512e13"> 5040</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae22ca4f9deb7b90e11e3392a47485f81"> 5041</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d8185f2bcec4b8df1dbecf5da50051a"> 5042</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5bb73e0069c41b592640ab6379c02b7"> 5043</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac21034063a65171e19fd9e8fe5a7d031"> 5044</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga764ba2f27ff8ce082ceb171672f88c64"> 5047</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8c6a7fc955e8bc5ee095ef61ef1793c"> 5048</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ee395b02898ca36bd4718505d7066e6"> 5049</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff026fc0609ed219afef7a2b7d17fd22"> 5050</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8e0cc2c1a7c2bdc6e493bfce88ced29b"> 5051</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1d30c53ac2db12f3b429ee32eff522be"> 5052</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad16358507868f9355b252da388af2263"> 5053</a></span>&#160;<span class="preprocessor">#define  RI_ASMR3_PC_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc1e34aecb3d43a50548f750d301199f"> 5055</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga175c1b5bb7499a29ad4b6cee7c6af448"> 5056</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab61c72fb8df9fb9cba00ee01acafdc0a"> 5057</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabb68eadc0819d395681642e1b432252"> 5058</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc8fd79a1d008778e27c56a8d24dc61a"> 5059</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga074d223475dc20d5f4003388540d4a9c"> 5060</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga85c50eeff832802f7ede1da219d13e7a"> 5061</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79799aba835497b1a6173c9ebf1d89ad"> 5062</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9d93c73b3ffcad58c305db44a381be7"> 5063</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa70657b87328a15e28046e5900db6553"> 5066</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2cdb7aa39c65b62971f4c12e9570561"> 5067</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3936d5866564fdd3b3459914ac2fee5c"> 5068</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab61bd9ed73f6ebf53e3e220b72d9b1aa"> 5069</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e6db995bfa043097c4a30bc8f60a25f"> 5070</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f588a791a39f071a91e556af0c0e810"> 5071</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40e7e1101a1d954e4cb68a14d6fc379d"> 5072</a></span>&#160;<span class="preprocessor">#define  RI_CMR3_PC_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga915ba6e2000de16d9a8f5cdf90cb59b7"> 5074</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad08ce2a0d7b6513ff2ad743da2f9535"> 5075</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaafd01694e5a3072cc1805f79289eb6bc"> 5076</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45d5140e32315a02bc55620488976dcf"> 5077</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9472304d7d47f376dbb322ffb2ea098"> 5078</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f27045026da6392a344af477a62c79c"> 5079</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9ac1f71ce60bd0bea18cc5c84d082f6e"> 5080</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga85f57d02146fd74c8a23f9a7b710fb11"> 5081</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga68ebf1ef92ed91920c1c34ccb9670564"> 5082</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga48b42aa0613f69be2fbf70f9ab656b32"> 5085</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9940bd78382fc5f64093c7477d86209"> 5086</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga27049b7354eb400de337cc8902c462da"> 5087</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff3878f3e422c87378d47f7c24ec53aa"> 5088</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d2ee9eae2eff3e79f047569521595ed"> 5089</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ab1a983847f209821704545489c427e"> 5090</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga50bad7e13751269bb498af82cbf76818"> 5091</a></span>&#160;<span class="preprocessor">#define  RI_CICR3_PC_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11da331528392898203d2470f6d53fea"> 5093</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7862c449be220f99e3dbb731757527f"> 5094</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e68a3ced09ce8da9f9d898d74bf3dda"> 5095</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaf39f3d72f391a28721040f071b96ff"> 5096</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9af03f4071e300476900ac0d959018b"> 5097</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b0d08622d3602b399da9add9891c542"> 5098</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29facbf5db64535b298acbdd268ed8f7"> 5099</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f9bc54aa7bae75133f28c1e270d25bd"> 5100</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga12918241f25396405ee257a084dd731e"> 5101</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaea055d99207ffe5d6bb8146298b86dfc"> 5104</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga75178d33027f3b550c3830c8674dd221"> 5105</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf021cf0b3549bf053d6039dcf1f5c56"> 5106</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0a783ff1fe097312dac0cbcf42c572b3"> 5107</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e5612a7fb952f3aa2c167325d69c866"> 5108</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadff1ac8daa34568aa8111f3bfeefa3bd"> 5109</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23231dad85252e9237af5f1a9896abfc"> 5110</a></span>&#160;<span class="preprocessor">#define  RI_ASMR4_PF_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97a185946af21875fdd3693500d135d9"> 5112</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab819fcabdff26554e02bf48b4c29b93b"> 5113</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78dac4dc32926851d65b19edab12cea0"> 5114</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab99c3b33563d622f6b6ffad3b53092cd"> 5115</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga35516586b68d557621f0dcf65a29e40a"> 5116</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac033660fdf9f3601f25b61238921f7e8"> 5117</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7be1a7b73390e4a1113eb6a4f92ac464"> 5118</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa51b06f7473dd386414113b185a40a69"> 5119</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1a4d9d214d9eb549c810c8798eb5092"> 5120</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7c48415d24d7a25edd15681d2335775"> 5123</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga32e6ed21f2398fb879cd4bee7d3c1a20"> 5124</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad5791af4d78464929d993db390c8fb12"> 5125</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0738f6ad5b9601502b20dbb3fb3f8cc"> 5126</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3d41eed85b56e83f49eecb70426a060b"> 5127</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f735045ac8f1f463865bbdf7087babe"> 5128</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8ab0f459666d320b688fca500927ba00"> 5129</a></span>&#160;<span class="preprocessor">#define  RI_CMR4_PF_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab47051fbc01ab867d023ff55cbe48fae"> 5131</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25704b990b69b161441beb679cbf4a59"> 5132</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e45c342356252d4151b545c45a3919d"> 5133</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39de8b57445c2f2d7ad83e4df833b794"> 5134</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0986893ae3cf989e9540c4fbe693126a"> 5135</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga373de968deb15318bb44d2c7ef709a1b"> 5136</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab5aafc68669543714602e56e70b2fc5b"> 5137</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0001490ec4b0302c4595c6b4e86b4181"> 5138</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa481cd65d887f3fe94bcfb9c32fc740c"> 5139</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57c32d1b6c72010a85adabef51baf0c7"> 5142</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga339099779c7bf5a65c3ef68976366a11"> 5143</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3254c652bafc9123fb18144332ec8be9"> 5144</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga249af341f266d2bb25b099ac4fff5655"> 5145</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab90cd2191cdf9453ce88a60b6eed0b62"> 5146</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac70e42757cf5bc32a297c91b03c5f0a5"> 5147</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f171fed5c0103997b443655dfc99b33"> 5148</a></span>&#160;<span class="preprocessor">#define  RI_CICR4_PF_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5340bd7ee37dc458749cc2444a651ab"> 5150</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab08b6474956c9a331cd3ccab30b29278"> 5151</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6becaace9ccf52ad93e4e016bd343f58"> 5152</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf66146518e686a80751d30a0e9646322"> 5153</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3677404cf05376f7c9d89faa8a0d0df0"> 5154</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga716406e022af8a7af67e52b3fba4f871"> 5155</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe32c0bc4066a60225a2925d3cacbe27"> 5156</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadba266c6f023e114f06ce40e707eb551"> 5157</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64119c398f7b78c007b6646757aa45e8"> 5158</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4427bade45bf73c5810d06cd56c37e16"> 5161</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa78c7bd29fed7cd36d9810344a0cad82"> 5162</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0155e2c9547c706bee237205a2ff6566"> 5163</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57096179bf181a30ac760c7f8b017eb2"> 5164</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9690d8418a04e51b1b7965c36fe98227"> 5165</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga348ab53f4b36d4babb1010601391c860"> 5166</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f37c5b28dadef6b2e626a48f6b57b2c"> 5167</a></span>&#160;<span class="preprocessor">#define  RI_ASMR5_PG_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b55972393b0e23a90d98134ad94ecce"> 5169</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b637d93f2a70beffe0ac0fe2de0ea75"> 5170</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2df9f93cf35e27381b77514e5170b813"> 5171</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72fa3fae252da60f6062a3c2a043cc34"> 5172</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga326f643717b1cdb0037e6d18b35b0601"> 5173</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac3d54fcb3d241e7ad9a619a1c75bbc73"> 5174</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae11c3a25805cbc009441178652967d63"> 5175</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0eb69bb025e358c3b276365c0e6d69f5"> 5176</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5eaa4c72343c5378a04feca00f184926"> 5177</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadd85820768c091f2c6e2fbe60b3d5f33"> 5180</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7decb6291a3ea3943e5bc0760dee38b2"> 5181</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3a6bafe817e86ac58c79defd96323ec8"> 5182</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86cff505129ccb2b1064177c503e9f6b"> 5183</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2e595b943efc4a5b2146f7c976163f3"> 5184</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga385251bdde73c6a880c4af33fd2217b7"> 5185</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7aeb5642152db22b1121101fce9e55c9"> 5186</a></span>&#160;<span class="preprocessor">#define  RI_CMR5_PG_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d9199c7340b9ed81da85f536b117271"> 5188</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f1d110de23c94b77bb095e3b1276400"> 5189</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG                   ((uint32_t)0x0000FFFF) </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6817556c5b5fc74c511994338c57ef11"> 5190</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_0                 ((uint32_t)0x00000001) </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga24034f256fef6233ff42a351975008f1"> 5191</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_1                 ((uint32_t)0x00000002) </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga637246b804cc322d555aedf9b409bc40"> 5192</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_2                 ((uint32_t)0x00000004) </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab2aeca03e3d77f2a8e5b25179baee86e"> 5193</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_3                 ((uint32_t)0x00000008) </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8a970173c5d90515f9c8ed44754a21c5"> 5194</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_4                 ((uint32_t)0x00000010) </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87164afc48694dd449d35c15847877f3"> 5195</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_5                 ((uint32_t)0x00000020) </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga586fb27c3607998d55ead51f565fe93d"> 5196</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_6                 ((uint32_t)0x00000040) </span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_7                 ((uint32_t)0x00000080) </span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_8                 ((uint32_t)0x00000100) </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e20ef310b198494972b9e9ead57bcbc"> 5199</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_9                 ((uint32_t)0x00000200) </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2328c625b32ab02ead81f7e0ea0e3f9"> 5200</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_10                ((uint32_t)0x00000400) </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab52b936df12cbaab3ff2f1eb0504d115"> 5201</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_11                ((uint32_t)0x00000800) </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga297faa8a889d7e5abf0a02a7a87a50bb"> 5202</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_12                ((uint32_t)0x00001000) </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab782bc984ac4f33e0e509019b20d6ec7"> 5203</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_13                ((uint32_t)0x00002000) </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga400a33dd2bf85ecaf631a3ee47776f4a"> 5204</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_14                ((uint32_t)0x00004000) </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b0adf1e485360802fd4c7c9d9dd4a04"> 5205</a></span>&#160;<span class="preprocessor">#define  RI_CICR5_PG_15                ((uint32_t)0x00008000) </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga112b8cb80bd9af946184807d75596def"> 5207</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga790efcf8a2beb5321ac20c31694273f0"> 5208</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga06adf1b077d39b0f8aae40e9fa9bed0c"> 5209</a></span>&#160;<span class="comment">/*                               Timers (TIM)                                 */</span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga99b5177a3c5a7b06b0f67dcca3f26494"> 5210</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab2922f33c8c154eecb96c4ecc92b743f"> 5211</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga000a7f4259770fd083772c9524acaad8"> 5212</a></span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b8b506861b520598aa6de8c92a8ab00"> 5213</a></span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga492123ce792bdf0d03007cdc203a48f1"> 5214</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a141d4bff788d7de83472505990df89"> 5215</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5224</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 5226</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 5227</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 5228</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 5230</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 5231</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 5234</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 5236</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 5238</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 5241</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 5243</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 5244</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 5246</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_OCCS                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 5248</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 5251</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 5253</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 5256</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 5258</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 5259</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 5261</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 5263</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 5265</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 5266</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 5268</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 5269</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 5271</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 5272</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 5273</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 5275</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 5276</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 5279</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 5280</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 5282</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 5283</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 5284</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 5285</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 5286</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 5287</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 5288</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 5289</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 5290</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 5294</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 5295</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 5296</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 5297</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 5298</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 5299</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 5300</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 5302</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 5305</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 5307</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 5308</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 5310</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 5313</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 5315</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 5317</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 5318</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 5321</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 5322</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 5325</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 5327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 5329</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 5331</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 5332</a></span>&#160;</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 5334</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 5335</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 5337</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 5339</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 5343</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 5344</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 5345</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 5347</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 5348</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 5349</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 5350</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 5351</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 5353</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 5354</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 5355</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 5358</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 5359</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 5361</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 5364</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 5366</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 5368</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 5369</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 5372</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 5373</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 5376</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 5378</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 5380</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 5382</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 5383</a></span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 5385</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 5386</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 5388</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 5390</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 5394</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 5395</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 5396</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 5398</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 5399</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 5400</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 5401</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 5402</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 5404</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 5405</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 5406</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 5408</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 5409</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 5410</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 5411</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 5412</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 5415</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 5416</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 5418</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 5419</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 5421</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 5422</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 5424</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 5425</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 5441</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 5444</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 5447</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 5450</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 5451</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 5452</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 5454</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 5455</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 5457</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 5458</a></span>&#160;<span class="preprocessor">#define  TIM_OR_TI1RMP                       ((uint16_t)0x0003)            </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 5459</a></span>&#160;<span class="preprocessor">#define  TIM_OR_TI1RMP_0                     ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 5460</a></span>&#160;<span class="preprocessor">#define  TIM_OR_TI1RMP_1                     ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 5462</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 5465</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;</div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44"> 5468</a></span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1"> 5469</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb"> 5470</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 5480</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 5481</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 5483</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 5484</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_FRACTION              ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 5485</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_MANTISSA              ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 5487</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 5488</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 5491</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 5494</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 5495</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 5498</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 5499</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 5500</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 5501</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 5502</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 5504</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 5505</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 5506</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 5507</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 5508</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 5509</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 5510</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 5511</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 5515</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 5517</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 5519</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 5520</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 5521</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 5523</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 5524</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 5525</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 5527</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 5530</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 5531</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 5533</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 5534</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 5535</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 5536</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 5537</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 5538</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 5539</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 5540</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 5541</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 5544</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 5546</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 5547</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 5548</a></span>&#160;<span class="comment">/*                     Universal Serial Bus (USB)                             */</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 5549</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 5550</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 5551</a></span>&#160;</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 5554</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223"> 5564</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57"> 5566</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12"> 5568</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092"> 5570</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460"> 5571</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440"> 5572</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6"> 5574</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4"> 5575</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e"> 5578</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14"> 5580</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08"> 5581</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690"> 5582</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c"> 5584</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f"> 5585</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b"> 5588</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72"> 5590</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c"> 5592</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977"> 5594</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c"> 5595</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3"> 5596</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b"> 5598</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816"> 5599</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716"> 5602</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8"> 5604</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b"> 5605</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2"> 5606</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf"> 5608</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f"> 5609</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12"> 5612</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919"> 5614</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272"> 5616</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938"> 5618</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135"> 5619</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec"> 5620</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b"> 5622</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367"> 5623</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f"> 5626</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8"> 5628</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414"> 5629</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973"> 5630</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8"> 5632</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e"> 5633</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d"> 5636</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202"> 5638</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9"> 5640</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153"> 5642</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6"> 5643</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2"> 5644</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280"> 5646</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3"> 5647</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68"> 5650</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19"> 5652</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2"> 5653</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801"> 5654</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac"> 5656</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675"> 5657</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668"> 5660</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b"> 5662</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549"> 5664</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27"> 5666</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca"> 5667</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9"> 5668</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702"> 5670</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2"> 5671</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615"> 5674</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597"> 5676</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731"> 5677</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846"> 5678</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf"> 5680</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7"> 5681</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40"> 5684</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6"> 5686</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a"> 5688</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49"> 5690</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24"> 5691</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d"> 5692</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297"> 5694</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6"> 5695</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e"> 5698</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d"> 5700</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0"> 5701</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02"> 5702</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4"> 5704</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25"> 5705</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18"> 5708</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f"> 5710</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2"> 5712</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c"> 5714</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae"> 5715</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364"> 5716</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034"> 5718</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744"> 5719</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a"> 5722</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543"> 5724</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356"> 5725</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333"> 5726</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a"> 5728</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9"> 5729</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2"> 5732</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f"> 5734</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439"> 5736</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e"> 5738</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1"> 5739</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a"> 5740</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92"> 5742</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac"> 5743</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40"> 5746</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define  USB_CNTR_FRES                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf"> 5748</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PDWN                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf"> 5749</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e"> 5750</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FSUSP                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define  USB_CNTR_RESUME                     ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b"> 5752</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ESOFM                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500"> 5753</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_SOFM                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define  USB_CNTR_RESETM                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define  USB_CNTR_SUSPM                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define  USB_CNTR_WKUPM                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 5757</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ERRM                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 5758</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a"> 5759</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_CTRM                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 5761</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 5762</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_EP_ID                      ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 5763</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 5764</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ESOF                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 5765</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SOF                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 5766</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_RESET                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 5767</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SUSP                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 5768</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_WKUP                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 5769</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ERR                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define  USB_ISTR_CTR                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 5773</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 5774</a></span>&#160;<span class="preprocessor">#define  USB_FNR_FN                          ((uint16_t)0x07FF)            </span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 5775</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LSOF                        ((uint16_t)0x1800)            </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 5776</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LCK                         ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 5777</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDM                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 5778</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDP                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 5780</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 5781</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD                       ((uint8_t)0x7F)               </span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD0                      ((uint8_t)0x01)               </span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD1                      ((uint8_t)0x02)               </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 5784</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD2                      ((uint8_t)0x04)               </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 5785</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD3                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 5786</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD4                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 5787</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD5                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 5788</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD6                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define  USB_DADDR_EF                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7"> 5792</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda"> 5793</a></span>&#160;<span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((uint16_t)0xFFF8)            </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6"> 5796</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e"> 5797</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 5800</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829"> 5803</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129"> 5822</a></span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7"> 5825</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904"> 5828</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e"> 5848</a></span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208"> 5851</a></span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4"> 5854</a></span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint16_t)0x000003FF)        </span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint16_t)0x03FF0000)        </span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;</div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba"> 5898</a></span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de"> 5901</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128"> 5904</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85"> 5924</a></span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6"> 5927</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006"> 5930</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb"> 5937</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0"> 5939</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505"> 5940</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c"> 5941</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443"> 5942</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90"> 5944</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217"> 5949</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d"> 5951</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c"> 5952</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351"> 5953</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85"> 5954</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925"> 5956</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000"> 5961</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141"> 5963</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866"> 5964</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc"> 5965</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6"> 5966</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295"> 5968</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7"> 5973</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227"> 5975</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231"> 5976</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d"> 5977</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241"> 5978</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2"> 5980</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384"> 5985</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d"> 5987</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6"> 5988</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba"> 5989</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d"> 5990</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61"> 5992</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689"> 5997</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8"> 5999</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99"> 6000</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340"> 6001</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2"> 6002</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285"> 6004</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac"> 6009</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb"> 6011</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a"> 6012</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f"> 6013</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6"> 6014</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94"> 6016</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 6021</a></span>&#160;</div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21"> 6022</a></span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4"> 6023</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52"> 6025</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf"> 6026</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61"> 6028</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd"> 6035</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4"> 6037</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555"> 6038</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219"> 6039</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689"> 6040</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e"> 6042</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed"> 6047</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d"> 6049</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab"> 6050</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2"> 6051</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9"> 6052</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94"> 6054</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49"> 6059</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9"> 6061</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3"> 6062</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7"> 6063</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d"> 6064</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39"> 6066</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e"> 6071</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36"> 6073</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80"> 6074</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387"> 6075</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb"> 6076</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65"> 6078</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd"> 6083</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34"> 6085</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c"> 6086</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa"> 6087</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f"> 6088</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82"> 6090</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2"> 6095</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e"> 6097</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2"> 6098</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d"> 6099</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716"> 6100</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510"> 6102</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a"> 6107</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f"> 6109</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2"> 6110</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb"> 6111</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04"> 6112</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f"> 6114</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7"> 6119</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9"> 6121</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0"> 6122</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359"> 6123</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254"> 6124</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031"> 6126</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7"> 6131</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b"> 6133</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1"> 6134</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b"> 6135</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9"> 6136</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424"> 6138</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e"> 6143</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f"> 6145</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64"> 6146</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e"> 6147</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853"> 6148</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d"> 6150</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204"> 6155</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94"> 6157</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f"> 6158</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219"> 6159</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5"> 6160</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e"> 6162</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03"> 6167</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55"> 6169</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861"> 6170</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2"> 6171</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7"> 6172</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce"> 6174</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4"> 6179</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad"> 6181</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1"> 6182</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e"> 6183</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa"> 6184</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c"> 6186</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81"> 6191</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225"> 6193</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14"> 6194</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc"> 6195</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6"> 6196</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82"> 6198</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99"> 6203</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f"> 6205</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79"> 6206</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd"> 6207</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b"> 6208</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be"> 6210</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9"> 6215</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07"> 6216</a></span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97"> 6217</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094"> 6218</a></span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3"> 6219</a></span>&#160;</div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a"> 6220</a></span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff"> 6222</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 6232</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 6233</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 6234</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 6235</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 6236</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 6237</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 6238</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 6240</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 6243</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 6244</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 6246</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 6248</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 6249</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 6252</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 6253</a></span>&#160;<span class="comment">/*                        SystemTick (SysTick)                                */</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 6254</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 6256</a></span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 6259</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a"> 6269</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d"> 6270</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7"> 6271</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5"> 6274</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">/*               Nested Vectored Interrupt Controller (NVIC)                  */</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2"> 6277</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;</div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2"> 6280</a></span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58"> 6281</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d"> 6282</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2"> 6291</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb"> 6292</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a"> 6293</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8"> 6294</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039"> 6295</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204"> 6296</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2"> 6297</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc"> 6298</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1"> 6299</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9"> 6300</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5"> 6301</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2"> 6302</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48"> 6303</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd"> 6304</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a"> 6305</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45"> 6306</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e"> 6307</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a"> 6308</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e"> 6309</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6"> 6310</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b"> 6311</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4"> 6312</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd"> 6313</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8"> 6315</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a"> 6316</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94"> 6317</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"> 6318</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2"> 6319</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96"> 6320</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a"> 6321</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f"> 6322</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b"> 6323</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d"> 6326</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d"> 6327</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c"> 6328</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75"> 6329</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560"> 6330</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b"> 6331</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60"> 6332</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526"> 6333</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c"> 6334</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0"> 6335</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd"> 6336</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7"> 6337</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb"> 6338</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115"> 6339</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc"> 6340</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0"> 6341</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb"> 6342</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0"> 6343</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97"> 6344</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b"> 6345</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b"> 6346</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020"> 6347</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e"> 6348</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7"> 6350</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6"> 6351</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b"> 6352</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9"> 6353</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc"> 6354</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509"> 6355</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582"> 6356</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d"> 6357</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f"> 6358</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de"> 6361</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2"> 6362</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2"> 6363</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d"> 6364</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797"> 6365</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e"> 6366</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8"> 6367</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9"> 6368</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244"> 6369</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2"> 6370</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae"> 6371</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789"> 6372</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f"> 6373</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50"> 6374</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620"> 6375</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9"> 6376</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"> 6377</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd"> 6378</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b"> 6379</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699"> 6380</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648"> 6381</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0"> 6382</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b"> 6383</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d"> 6385</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035"> 6386</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05"> 6387</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f"> 6388</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b"> 6389</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2"> 6390</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a"> 6391</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6"> 6392</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081"> 6393</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0"> 6396</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3"> 6397</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100"> 6398</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf"> 6399</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42"> 6400</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456"> 6401</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350"> 6402</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0"> 6403</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9"> 6404</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126"> 6405</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df"> 6406</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc"> 6407</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73"> 6408</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2"> 6409</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139"> 6410</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb"> 6411</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e"> 6412</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed"> 6413</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf"> 6414</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae"> 6415</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c"> 6416</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951"> 6417</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f"> 6418</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800"> 6420</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287"> 6421</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99"> 6422</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6"> 6423</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1"> 6424</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af"> 6425</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2"> 6426</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59"> 6427</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee"> 6428</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b"> 6431</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c"> 6432</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77"> 6433</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc"> 6434</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4"> 6435</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc"> 6436</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5"> 6437</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209"> 6438</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a"> 6439</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95"> 6440</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd"> 6441</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a"> 6442</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9"> 6443</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1"> 6444</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26"> 6445</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe"> 6446</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4"> 6447</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729"> 6448</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464"> 6449</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a"> 6450</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77"> 6451</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724"> 6452</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566"> 6453</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9"> 6455</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0"> 6456</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7"> 6457</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702"> 6458</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004"> 6459</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10"> 6461</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33"> 6462</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a"> 6463</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb"> 6467</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446"> 6468</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145"> 6469</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2"> 6473</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41"> 6474</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d"> 6475</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2"> 6479</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041"> 6480</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1"> 6481</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496"> 6485</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c"> 6486</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094"> 6487</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784"> 6491</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05"> 6492</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8"> 6493</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506"> 6497</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200"> 6498</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13"> 6499</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3"> 6503</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa"> 6504</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152"> 6505</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define  SCB_CPUID_Constant                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9"> 6508</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443"> 6510</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe"> 6511</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)        </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)        </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3"> 6514</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c"> 6515</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914"> 6516</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac"> 6517</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9"> 6518</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c"> 6522</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af"> 6523</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)        </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2"> 6524</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898"> 6527</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1"> 6528</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35"> 6529</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef"> 6533</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c"> 6534</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor"></span><span class="comment">/* prority group configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280"> 6537</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3"> 6538</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8"> 6539</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457"> 6541</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2"> 6542</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd"> 6543</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e"> 6544</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d"> 6547</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780"> 6549</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1"> 6550</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5"> 6551</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((uint8_t)0x04)               </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268"> 6552</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((uint8_t)0x10)               </span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c"> 6554</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d"> 6556</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d"> 6557</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015"> 6560</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5"> 6562</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307"> 6565</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786"> 6566</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4"> 6568</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d"> 6569</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9"> 6570</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae"> 6573</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8"> 6574</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc"> 6575</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a"> 6576</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1"> 6579</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598"> 6580</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990"> 6581</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d"> 6582</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017"> 6584</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb"> 6585</a></span>&#160;</div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0"> 6586</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d"> 6587</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c"> 6588</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73"> 6589</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0"> 6590</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a"> 6592</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242"> 6596</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_STKERR                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d"> 6597</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb"> 6599</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214"> 6600</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVPC                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50"> 6602</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_NOCP                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803"> 6603</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3"> 6604</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7"> 6606</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9"> 6607</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define  SCB_HFSR_FORCED                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92"> 6609</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b"> 6611</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d"> 6612</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_HALTED                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10"> 6613</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_BKPT                       ((uint8_t)0x02)               </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84"> 6614</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((uint8_t)0x04)               </span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((uint8_t)0x08)               </span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((uint8_t)0x10)               </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93"> 6618</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156"> 6619</a></span>&#160;<span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f"> 6622</a></span>&#160;<span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1"> 6624</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a"> 6625</a></span>&#160;<span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d"> 6635</a></span>&#160;<span class="preprocessor">  #include &quot;stm32l1xx_conf.h&quot;</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;</div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;</div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;</div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a"> 6652</a></span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;</div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de"> 6654</a></span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;</div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57"> 6660</a></span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;}</div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__macro.html#gae7f188a4d26c9e713a48414783421071"> 6662</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;</div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group__cpu__specific___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247"> 6664</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1XX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;</div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00226">stm32l1xx.h:226</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00271">stm32l1xx.h:271</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00271">stm32f030x8.h:271</a></div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00372">stm32f030x8.h:372</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00209">stm32l1xx.h:209</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00235">stm32l1xx.h:235</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00222">stm32l1xx.h:222</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00443">stm32f103xe.h:443</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00194">stm32l1xx.h:194</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00300">stm32l1xx.h:300</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00233">stm32l1xx.h:233</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00183">stm32l1xx.h:183</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00234">stm32l1xx.h:234</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00276">stm32l1xx.h:276</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00279">stm32l1xx.h:279</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00275">stm32l1xx.h:275</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00193">stm32l1xx.h:193</a></div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00210">stm32f030x8.h:210</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00229">stm32l1xx.h:229</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00217">stm32l1xx.h:217</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00303">stm32l1xx.h:303</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00192">stm32f030x8.h:192</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00198">stm32l1xx.h:198</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00219">stm32l1xx.h:219</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00223">stm32l1xx.h:223</a></div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00239">stm32f030x8.h:239</a></div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00164">stm32f030x8.h:164</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00281">stm32l1xx.h:281</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00228">stm32l1xx.h:228</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00300">stm32l1xx.h:300</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="struct_a_e_s___type_def_html"><div class="ttname"><a href="struct_a_e_s___type_def.html">AES_TypeDef</a></div><div class="ttdoc">AES hardware accelerator. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__aes_8h_source.html#l00042">ezr32wg_aes.h:42</a></div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dma_8h_source.html#l00042">ezr32wg_dma.h:42</a></div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00433">stm32f030x8.h:433</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00230">stm32l1xx.h:230</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00203">stm32l1xx.h:203</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00210">stm32l1xx.h:210</a></div></div>
<div class="ttc" id="group___p_m_c___peripheral___access___layer_html_ga979c6d379c67bc2f3e8eb6efcb509f69"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69">PMC</a></div><div class="ttdeci">#define PMC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10041">MK60D10.h:10041</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00187">stm32l1xx.h:187</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00204">stm32l1xx.h:204</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00273">stm32l1xx.h:273</a></div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group__cpu__specific___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00303">stm32l1xx.h:303</a></div></div>
<div class="ttc" id="struct_r_i___type_def_html"><div class="ttname"><a href="struct_r_i___type_def.html">RI_TypeDef</a></div><div class="ttdoc">Routing Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00690">stm32l1xx.h:690</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00185">stm32l1xx.h:185</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__gpio_8h_source.html#l00042">ezr32wg_gpio.h:42</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00231">stm32l1xx.h:231</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00208">stm32l1xx.h:208</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00277">stm32l1xx.h:277</a></div></div>
<div class="ttc" id="tests_2driver__lis3dh_2main_8c_html_a72366fc02d79d6eaf8e65bfe4a8b560d"><div class="ttname"><a href="tests_2driver__lis3dh_2main_8c.html#a72366fc02d79d6eaf8e65bfe4a8b560d">ODR</a></div><div class="ttdeci">#define ODR</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__lis3dh_2main_8c_source.html#l00061">main.c:61</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00186">stm32l1xx.h:186</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00184">stm32l1xx.h:184</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00213">stm32l1xx.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00188">stm32l1xx.h:188</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00196">stm32l1xx.h:196</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__adc_8h_source.html#l00042">ezr32wg_adc.h:42</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00211">stm32l1xx.h:211</a></div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP) </div><div class="ttdef"><b>Definition:</b> <a href="stm32f303x8_8h_source.html#l00426">stm32f303x8.h:426</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00303">stm32l1xx.h:303</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00205">stm32l1xx.h:205</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00278">stm32l1xx.h:278</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__usart_8h_source.html#l00042">ezr32wg_usart.h:42</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00150">stm32f103xe.h:150</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00387">stm32f030x8.h:387</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__dac_8h_source.html#l00042">ezr32wg_dac.h:42</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00223">stm32f030x8.h:223</a></div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00315">stm32f030x8.h:315</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00214">stm32l1xx.h:214</a></div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00302">stm32f030x8.h:302</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00206">stm32l1xx.h:206</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00200">stm32l1xx.h:200</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00300">stm32l1xx.h:300</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00282">stm32l1xx.h:282</a></div></div>
<div class="ttc" id="struct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f051x8_8h_source.html#l00183">stm32f051x8.h:183</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00202">stm32l1xx.h:202</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00195">stm32l1xx.h:195</a></div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00155">stm32f030x8.h:155</a></div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00325">stm32f030x8.h:325</a></div></div>
<div class="ttc" id="group__cpu__msp430__common_html_ga7b95d35c813eaa3d8a27cd007c692a49"><div class="ttname"><a href="group__cpu__msp430__common.html#ga7b95d35c813eaa3d8a27cd007c692a49">ISR</a></div><div class="ttdeci">#define ISR(a, b)</div><div class="ttdoc">Macro for defining interrupt service routines. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2cpu_8h_source.html#l00046">cpu.h:46</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00280">stm32l1xx.h:280</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00227">stm32l1xx.h:227</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00224">stm32l1xx.h:224</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00220">stm32l1xx.h:220</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00197">stm32l1xx.h:197</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00199">stm32l1xx.h:199</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00201">stm32l1xx.h:201</a></div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__rtc_8h_source.html#l00042">ezr32wg_rtc.h:42</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00274">stm32l1xx.h:274</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00192">stm32l1xx.h:192</a></div></div>
<div class="ttc" id="struct_f_s_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xe_8h_source.html#l00452">stm32f103xe.h:452</a></div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg__i2c_8h_source.html#l00042">ezr32wg_i2c.h:42</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00218">stm32l1xx.h:218</a></div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00180">stm32f030x8.h:180</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00272">stm32l1xx.h:272</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00215">stm32l1xx.h:215</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00232">stm32l1xx.h:232</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00221">stm32l1xx.h:221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00207">stm32l1xx.h:207</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00225">stm32l1xx.h:225</a></div></div>
<div class="ttc" id="struct_l_c_d___type_def_html"><div class="ttname"><a href="struct_l_c_d___type_def.html">LCD_TypeDef</a></div><div class="ttdoc">LCD. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00644">stm32l1xx.h:644</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018">FCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00100">x86_uart.h:100</a></div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00476">stm32f103xb.h:476</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00216">stm32l1xx.h:216</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00212">stm32l1xx.h:212</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00182">stm32l1xx.h:182</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00189">stm32l1xx.h:189</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:05 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
