





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » MMX » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-345906.html">
    <link rel="next" href="x86-347892.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-345906.html">Previous</a></li>


          

<li><a href="x86-318646.html">Up</a></li>


          

<li><a href="x86-347892.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">PMADDWD         Packed Multiply and Add</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">PMADDWD</span> destination, source                          CPU: MMX</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span></span><br /><span class="line">        mm(31..0)  &lt;- mm(15..0) *mm/m64(15..0)  + mm(31..16)*mm/m64(31..16)</span><br /><span class="line">        mm(63..32) &lt;- mm(47..32)*mm/m64(47..32) + mm(63..48)*mm/m64(63..48)</span><br /><span class="line"></span><br /><span class="line">    The PMADDWD instruction multiplies the four signed words of the</span><br /><span class="line">    destination operand by the four signed words of the source operand.</span><br /><span class="line">    The result is two 32-bit doublewords. The two high-order words are</span><br /><span class="line">    summed and stored in the upper doubleword of the destination operand.</span><br /><span class="line">    The two low-order words are summed and stored in the lower doubleword</span><br /><span class="line">    of the destination operand. This result is written to the destination</span><br /><span class="line">    operand. </span><br /><span class="line"></span><br /><span class="line">    The destination operand is an MMX register. The source operand can</span><br /><span class="line">    either be an MMX register or a 64-bit memory operand.</span><br /><span class="line"></span><br /><span class="line">    The PMADDWD instruction wraps around to 80000000h only when all four</span><br /><span class="line">    words of both the source and destination operands are 8000h.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F F5 /r    PMADDWD mm, mm/m64</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

