
Thermostat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08005c70  08005c70  00015c70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005db0  08005db0  00015db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005db4  08005db4  00015db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08005db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000cb0  20000070  08005e24  00020070  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20000d20  08005e24  00020d20  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006bf6  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015ec  00000000  00000000  00026c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000438  00000000  00000000  00028278  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000368  00000000  00000000  000286b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002375  00000000  00000000  00028a18  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000014b8  00000000  00000000  0002ad8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002c245  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000011ac  00000000  00000000  0002c2c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002d470  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c54 	.word	0x08005c54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005c54 	.word	0x08005c54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f001 fc09 	bl	8001a48 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f001 fb63 	bl	800190c <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 fbfb 	bl	8001a48 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 fbf1 	bl	8001a48 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 fb83 	bl	8001980 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 fb79 	bl	8001980 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_f2uiz>:
 800029c:	219e      	movs	r1, #158	; 0x9e
 800029e:	b510      	push	{r4, lr}
 80002a0:	05c9      	lsls	r1, r1, #23
 80002a2:	1c04      	adds	r4, r0, #0
 80002a4:	f002 fb18 	bl	80028d8 <__aeabi_fcmpge>
 80002a8:	2800      	cmp	r0, #0
 80002aa:	d103      	bne.n	80002b4 <__aeabi_f2uiz+0x18>
 80002ac:	1c20      	adds	r0, r4, #0
 80002ae:	f000 fc79 	bl	8000ba4 <__aeabi_f2iz>
 80002b2:	bd10      	pop	{r4, pc}
 80002b4:	219e      	movs	r1, #158	; 0x9e
 80002b6:	1c20      	adds	r0, r4, #0
 80002b8:	05c9      	lsls	r1, r1, #23
 80002ba:	f000 fad7 	bl	800086c <__aeabi_fsub>
 80002be:	f000 fc71 	bl	8000ba4 <__aeabi_f2iz>
 80002c2:	2380      	movs	r3, #128	; 0x80
 80002c4:	061b      	lsls	r3, r3, #24
 80002c6:	469c      	mov	ip, r3
 80002c8:	4460      	add	r0, ip
 80002ca:	e7f2      	b.n	80002b2 <__aeabi_f2uiz+0x16>

080002cc <__aeabi_d2uiz>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2200      	movs	r2, #0
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <__aeabi_d2uiz+0x38>)
 80002d2:	0004      	movs	r4, r0
 80002d4:	000d      	movs	r5, r1
 80002d6:	f7ff ffd7 	bl	8000288 <__aeabi_dcmpge>
 80002da:	2800      	cmp	r0, #0
 80002dc:	d104      	bne.n	80002e8 <__aeabi_d2uiz+0x1c>
 80002de:	0020      	movs	r0, r4
 80002e0:	0029      	movs	r1, r5
 80002e2:	f002 f9c9 	bl	8002678 <__aeabi_d2iz>
 80002e6:	bd70      	pop	{r4, r5, r6, pc}
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <__aeabi_d2uiz+0x38>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	0020      	movs	r0, r4
 80002ee:	0029      	movs	r1, r5
 80002f0:	f001 fe8c 	bl	800200c <__aeabi_dsub>
 80002f4:	f002 f9c0 	bl	8002678 <__aeabi_d2iz>
 80002f8:	2380      	movs	r3, #128	; 0x80
 80002fa:	061b      	lsls	r3, r3, #24
 80002fc:	469c      	mov	ip, r3
 80002fe:	4460      	add	r0, ip
 8000300:	e7f1      	b.n	80002e6 <__aeabi_d2uiz+0x1a>
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	41e00000 	.word	0x41e00000

08000308 <__aeabi_fadd>:
 8000308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800030a:	46c6      	mov	lr, r8
 800030c:	024e      	lsls	r6, r1, #9
 800030e:	0247      	lsls	r7, r0, #9
 8000310:	0a76      	lsrs	r6, r6, #9
 8000312:	0a7b      	lsrs	r3, r7, #9
 8000314:	0044      	lsls	r4, r0, #1
 8000316:	0fc5      	lsrs	r5, r0, #31
 8000318:	00f7      	lsls	r7, r6, #3
 800031a:	0048      	lsls	r0, r1, #1
 800031c:	4698      	mov	r8, r3
 800031e:	b500      	push	{lr}
 8000320:	0e24      	lsrs	r4, r4, #24
 8000322:	002a      	movs	r2, r5
 8000324:	00db      	lsls	r3, r3, #3
 8000326:	0e00      	lsrs	r0, r0, #24
 8000328:	0fc9      	lsrs	r1, r1, #31
 800032a:	46bc      	mov	ip, r7
 800032c:	428d      	cmp	r5, r1
 800032e:	d067      	beq.n	8000400 <__aeabi_fadd+0xf8>
 8000330:	1a22      	subs	r2, r4, r0
 8000332:	2a00      	cmp	r2, #0
 8000334:	dc00      	bgt.n	8000338 <__aeabi_fadd+0x30>
 8000336:	e0a5      	b.n	8000484 <__aeabi_fadd+0x17c>
 8000338:	2800      	cmp	r0, #0
 800033a:	d13a      	bne.n	80003b2 <__aeabi_fadd+0xaa>
 800033c:	2f00      	cmp	r7, #0
 800033e:	d100      	bne.n	8000342 <__aeabi_fadd+0x3a>
 8000340:	e093      	b.n	800046a <__aeabi_fadd+0x162>
 8000342:	1e51      	subs	r1, r2, #1
 8000344:	2900      	cmp	r1, #0
 8000346:	d000      	beq.n	800034a <__aeabi_fadd+0x42>
 8000348:	e0bc      	b.n	80004c4 <__aeabi_fadd+0x1bc>
 800034a:	2401      	movs	r4, #1
 800034c:	1bdb      	subs	r3, r3, r7
 800034e:	015a      	lsls	r2, r3, #5
 8000350:	d546      	bpl.n	80003e0 <__aeabi_fadd+0xd8>
 8000352:	019b      	lsls	r3, r3, #6
 8000354:	099e      	lsrs	r6, r3, #6
 8000356:	0030      	movs	r0, r6
 8000358:	f002 fac8 	bl	80028ec <__clzsi2>
 800035c:	3805      	subs	r0, #5
 800035e:	4086      	lsls	r6, r0
 8000360:	4284      	cmp	r4, r0
 8000362:	dd00      	ble.n	8000366 <__aeabi_fadd+0x5e>
 8000364:	e09d      	b.n	80004a2 <__aeabi_fadd+0x19a>
 8000366:	1b04      	subs	r4, r0, r4
 8000368:	0032      	movs	r2, r6
 800036a:	2020      	movs	r0, #32
 800036c:	3401      	adds	r4, #1
 800036e:	40e2      	lsrs	r2, r4
 8000370:	1b04      	subs	r4, r0, r4
 8000372:	40a6      	lsls	r6, r4
 8000374:	0033      	movs	r3, r6
 8000376:	1e5e      	subs	r6, r3, #1
 8000378:	41b3      	sbcs	r3, r6
 800037a:	2400      	movs	r4, #0
 800037c:	4313      	orrs	r3, r2
 800037e:	075a      	lsls	r2, r3, #29
 8000380:	d004      	beq.n	800038c <__aeabi_fadd+0x84>
 8000382:	220f      	movs	r2, #15
 8000384:	401a      	ands	r2, r3
 8000386:	2a04      	cmp	r2, #4
 8000388:	d000      	beq.n	800038c <__aeabi_fadd+0x84>
 800038a:	3304      	adds	r3, #4
 800038c:	015a      	lsls	r2, r3, #5
 800038e:	d529      	bpl.n	80003e4 <__aeabi_fadd+0xdc>
 8000390:	3401      	adds	r4, #1
 8000392:	2cff      	cmp	r4, #255	; 0xff
 8000394:	d100      	bne.n	8000398 <__aeabi_fadd+0x90>
 8000396:	e081      	b.n	800049c <__aeabi_fadd+0x194>
 8000398:	002a      	movs	r2, r5
 800039a:	019b      	lsls	r3, r3, #6
 800039c:	0a5b      	lsrs	r3, r3, #9
 800039e:	b2e4      	uxtb	r4, r4
 80003a0:	025b      	lsls	r3, r3, #9
 80003a2:	05e4      	lsls	r4, r4, #23
 80003a4:	0a58      	lsrs	r0, r3, #9
 80003a6:	07d2      	lsls	r2, r2, #31
 80003a8:	4320      	orrs	r0, r4
 80003aa:	4310      	orrs	r0, r2
 80003ac:	bc04      	pop	{r2}
 80003ae:	4690      	mov	r8, r2
 80003b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b2:	2cff      	cmp	r4, #255	; 0xff
 80003b4:	d0e3      	beq.n	800037e <__aeabi_fadd+0x76>
 80003b6:	2180      	movs	r1, #128	; 0x80
 80003b8:	0038      	movs	r0, r7
 80003ba:	04c9      	lsls	r1, r1, #19
 80003bc:	4308      	orrs	r0, r1
 80003be:	4684      	mov	ip, r0
 80003c0:	2a1b      	cmp	r2, #27
 80003c2:	dd00      	ble.n	80003c6 <__aeabi_fadd+0xbe>
 80003c4:	e082      	b.n	80004cc <__aeabi_fadd+0x1c4>
 80003c6:	2020      	movs	r0, #32
 80003c8:	4661      	mov	r1, ip
 80003ca:	40d1      	lsrs	r1, r2
 80003cc:	1a82      	subs	r2, r0, r2
 80003ce:	4660      	mov	r0, ip
 80003d0:	4090      	lsls	r0, r2
 80003d2:	0002      	movs	r2, r0
 80003d4:	1e50      	subs	r0, r2, #1
 80003d6:	4182      	sbcs	r2, r0
 80003d8:	430a      	orrs	r2, r1
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	015a      	lsls	r2, r3, #5
 80003de:	d4b8      	bmi.n	8000352 <__aeabi_fadd+0x4a>
 80003e0:	075a      	lsls	r2, r3, #29
 80003e2:	d1ce      	bne.n	8000382 <__aeabi_fadd+0x7a>
 80003e4:	08de      	lsrs	r6, r3, #3
 80003e6:	002a      	movs	r2, r5
 80003e8:	2cff      	cmp	r4, #255	; 0xff
 80003ea:	d13a      	bne.n	8000462 <__aeabi_fadd+0x15a>
 80003ec:	2e00      	cmp	r6, #0
 80003ee:	d100      	bne.n	80003f2 <__aeabi_fadd+0xea>
 80003f0:	e0ae      	b.n	8000550 <__aeabi_fadd+0x248>
 80003f2:	2380      	movs	r3, #128	; 0x80
 80003f4:	03db      	lsls	r3, r3, #15
 80003f6:	4333      	orrs	r3, r6
 80003f8:	025b      	lsls	r3, r3, #9
 80003fa:	0a5b      	lsrs	r3, r3, #9
 80003fc:	24ff      	movs	r4, #255	; 0xff
 80003fe:	e7cf      	b.n	80003a0 <__aeabi_fadd+0x98>
 8000400:	1a21      	subs	r1, r4, r0
 8000402:	2900      	cmp	r1, #0
 8000404:	dd52      	ble.n	80004ac <__aeabi_fadd+0x1a4>
 8000406:	2800      	cmp	r0, #0
 8000408:	d031      	beq.n	800046e <__aeabi_fadd+0x166>
 800040a:	2cff      	cmp	r4, #255	; 0xff
 800040c:	d0b7      	beq.n	800037e <__aeabi_fadd+0x76>
 800040e:	2080      	movs	r0, #128	; 0x80
 8000410:	003e      	movs	r6, r7
 8000412:	04c0      	lsls	r0, r0, #19
 8000414:	4306      	orrs	r6, r0
 8000416:	46b4      	mov	ip, r6
 8000418:	291b      	cmp	r1, #27
 800041a:	dd00      	ble.n	800041e <__aeabi_fadd+0x116>
 800041c:	e0aa      	b.n	8000574 <__aeabi_fadd+0x26c>
 800041e:	2620      	movs	r6, #32
 8000420:	4660      	mov	r0, ip
 8000422:	40c8      	lsrs	r0, r1
 8000424:	1a71      	subs	r1, r6, r1
 8000426:	4666      	mov	r6, ip
 8000428:	408e      	lsls	r6, r1
 800042a:	0031      	movs	r1, r6
 800042c:	1e4e      	subs	r6, r1, #1
 800042e:	41b1      	sbcs	r1, r6
 8000430:	4301      	orrs	r1, r0
 8000432:	185b      	adds	r3, r3, r1
 8000434:	0159      	lsls	r1, r3, #5
 8000436:	d5d3      	bpl.n	80003e0 <__aeabi_fadd+0xd8>
 8000438:	3401      	adds	r4, #1
 800043a:	2cff      	cmp	r4, #255	; 0xff
 800043c:	d100      	bne.n	8000440 <__aeabi_fadd+0x138>
 800043e:	e087      	b.n	8000550 <__aeabi_fadd+0x248>
 8000440:	2201      	movs	r2, #1
 8000442:	4978      	ldr	r1, [pc, #480]	; (8000624 <__aeabi_fadd+0x31c>)
 8000444:	401a      	ands	r2, r3
 8000446:	085b      	lsrs	r3, r3, #1
 8000448:	400b      	ands	r3, r1
 800044a:	4313      	orrs	r3, r2
 800044c:	e797      	b.n	800037e <__aeabi_fadd+0x76>
 800044e:	2c00      	cmp	r4, #0
 8000450:	d000      	beq.n	8000454 <__aeabi_fadd+0x14c>
 8000452:	e0a7      	b.n	80005a4 <__aeabi_fadd+0x29c>
 8000454:	2b00      	cmp	r3, #0
 8000456:	d000      	beq.n	800045a <__aeabi_fadd+0x152>
 8000458:	e0b6      	b.n	80005c8 <__aeabi_fadd+0x2c0>
 800045a:	1e3b      	subs	r3, r7, #0
 800045c:	d162      	bne.n	8000524 <__aeabi_fadd+0x21c>
 800045e:	2600      	movs	r6, #0
 8000460:	2200      	movs	r2, #0
 8000462:	0273      	lsls	r3, r6, #9
 8000464:	0a5b      	lsrs	r3, r3, #9
 8000466:	b2e4      	uxtb	r4, r4
 8000468:	e79a      	b.n	80003a0 <__aeabi_fadd+0x98>
 800046a:	0014      	movs	r4, r2
 800046c:	e787      	b.n	800037e <__aeabi_fadd+0x76>
 800046e:	2f00      	cmp	r7, #0
 8000470:	d04d      	beq.n	800050e <__aeabi_fadd+0x206>
 8000472:	1e48      	subs	r0, r1, #1
 8000474:	2800      	cmp	r0, #0
 8000476:	d157      	bne.n	8000528 <__aeabi_fadd+0x220>
 8000478:	4463      	add	r3, ip
 800047a:	2401      	movs	r4, #1
 800047c:	015a      	lsls	r2, r3, #5
 800047e:	d5af      	bpl.n	80003e0 <__aeabi_fadd+0xd8>
 8000480:	2402      	movs	r4, #2
 8000482:	e7dd      	b.n	8000440 <__aeabi_fadd+0x138>
 8000484:	2a00      	cmp	r2, #0
 8000486:	d124      	bne.n	80004d2 <__aeabi_fadd+0x1ca>
 8000488:	1c62      	adds	r2, r4, #1
 800048a:	b2d2      	uxtb	r2, r2
 800048c:	2a01      	cmp	r2, #1
 800048e:	ddde      	ble.n	800044e <__aeabi_fadd+0x146>
 8000490:	1bde      	subs	r6, r3, r7
 8000492:	0172      	lsls	r2, r6, #5
 8000494:	d535      	bpl.n	8000502 <__aeabi_fadd+0x1fa>
 8000496:	1afe      	subs	r6, r7, r3
 8000498:	000d      	movs	r5, r1
 800049a:	e75c      	b.n	8000356 <__aeabi_fadd+0x4e>
 800049c:	002a      	movs	r2, r5
 800049e:	2300      	movs	r3, #0
 80004a0:	e77e      	b.n	80003a0 <__aeabi_fadd+0x98>
 80004a2:	0033      	movs	r3, r6
 80004a4:	4a60      	ldr	r2, [pc, #384]	; (8000628 <__aeabi_fadd+0x320>)
 80004a6:	1a24      	subs	r4, r4, r0
 80004a8:	4013      	ands	r3, r2
 80004aa:	e768      	b.n	800037e <__aeabi_fadd+0x76>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d163      	bne.n	8000578 <__aeabi_fadd+0x270>
 80004b0:	1c61      	adds	r1, r4, #1
 80004b2:	b2c8      	uxtb	r0, r1
 80004b4:	2801      	cmp	r0, #1
 80004b6:	dd4e      	ble.n	8000556 <__aeabi_fadd+0x24e>
 80004b8:	29ff      	cmp	r1, #255	; 0xff
 80004ba:	d049      	beq.n	8000550 <__aeabi_fadd+0x248>
 80004bc:	4463      	add	r3, ip
 80004be:	085b      	lsrs	r3, r3, #1
 80004c0:	000c      	movs	r4, r1
 80004c2:	e75c      	b.n	800037e <__aeabi_fadd+0x76>
 80004c4:	2aff      	cmp	r2, #255	; 0xff
 80004c6:	d041      	beq.n	800054c <__aeabi_fadd+0x244>
 80004c8:	000a      	movs	r2, r1
 80004ca:	e779      	b.n	80003c0 <__aeabi_fadd+0xb8>
 80004cc:	2201      	movs	r2, #1
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	e784      	b.n	80003dc <__aeabi_fadd+0xd4>
 80004d2:	2c00      	cmp	r4, #0
 80004d4:	d01d      	beq.n	8000512 <__aeabi_fadd+0x20a>
 80004d6:	28ff      	cmp	r0, #255	; 0xff
 80004d8:	d022      	beq.n	8000520 <__aeabi_fadd+0x218>
 80004da:	2480      	movs	r4, #128	; 0x80
 80004dc:	04e4      	lsls	r4, r4, #19
 80004de:	4252      	negs	r2, r2
 80004e0:	4323      	orrs	r3, r4
 80004e2:	2a1b      	cmp	r2, #27
 80004e4:	dd00      	ble.n	80004e8 <__aeabi_fadd+0x1e0>
 80004e6:	e08a      	b.n	80005fe <__aeabi_fadd+0x2f6>
 80004e8:	001c      	movs	r4, r3
 80004ea:	2520      	movs	r5, #32
 80004ec:	40d4      	lsrs	r4, r2
 80004ee:	1aaa      	subs	r2, r5, r2
 80004f0:	4093      	lsls	r3, r2
 80004f2:	1e5a      	subs	r2, r3, #1
 80004f4:	4193      	sbcs	r3, r2
 80004f6:	4323      	orrs	r3, r4
 80004f8:	4662      	mov	r2, ip
 80004fa:	0004      	movs	r4, r0
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	000d      	movs	r5, r1
 8000500:	e725      	b.n	800034e <__aeabi_fadd+0x46>
 8000502:	2e00      	cmp	r6, #0
 8000504:	d000      	beq.n	8000508 <__aeabi_fadd+0x200>
 8000506:	e726      	b.n	8000356 <__aeabi_fadd+0x4e>
 8000508:	2200      	movs	r2, #0
 800050a:	2400      	movs	r4, #0
 800050c:	e7a9      	b.n	8000462 <__aeabi_fadd+0x15a>
 800050e:	000c      	movs	r4, r1
 8000510:	e735      	b.n	800037e <__aeabi_fadd+0x76>
 8000512:	2b00      	cmp	r3, #0
 8000514:	d04d      	beq.n	80005b2 <__aeabi_fadd+0x2aa>
 8000516:	43d2      	mvns	r2, r2
 8000518:	2a00      	cmp	r2, #0
 800051a:	d0ed      	beq.n	80004f8 <__aeabi_fadd+0x1f0>
 800051c:	28ff      	cmp	r0, #255	; 0xff
 800051e:	d1e0      	bne.n	80004e2 <__aeabi_fadd+0x1da>
 8000520:	4663      	mov	r3, ip
 8000522:	24ff      	movs	r4, #255	; 0xff
 8000524:	000d      	movs	r5, r1
 8000526:	e72a      	b.n	800037e <__aeabi_fadd+0x76>
 8000528:	29ff      	cmp	r1, #255	; 0xff
 800052a:	d00f      	beq.n	800054c <__aeabi_fadd+0x244>
 800052c:	0001      	movs	r1, r0
 800052e:	e773      	b.n	8000418 <__aeabi_fadd+0x110>
 8000530:	2b00      	cmp	r3, #0
 8000532:	d061      	beq.n	80005f8 <__aeabi_fadd+0x2f0>
 8000534:	24ff      	movs	r4, #255	; 0xff
 8000536:	2f00      	cmp	r7, #0
 8000538:	d100      	bne.n	800053c <__aeabi_fadd+0x234>
 800053a:	e720      	b.n	800037e <__aeabi_fadd+0x76>
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	4641      	mov	r1, r8
 8000540:	03d2      	lsls	r2, r2, #15
 8000542:	4211      	tst	r1, r2
 8000544:	d002      	beq.n	800054c <__aeabi_fadd+0x244>
 8000546:	4216      	tst	r6, r2
 8000548:	d100      	bne.n	800054c <__aeabi_fadd+0x244>
 800054a:	003b      	movs	r3, r7
 800054c:	24ff      	movs	r4, #255	; 0xff
 800054e:	e716      	b.n	800037e <__aeabi_fadd+0x76>
 8000550:	24ff      	movs	r4, #255	; 0xff
 8000552:	2300      	movs	r3, #0
 8000554:	e724      	b.n	80003a0 <__aeabi_fadd+0x98>
 8000556:	2c00      	cmp	r4, #0
 8000558:	d1ea      	bne.n	8000530 <__aeabi_fadd+0x228>
 800055a:	2b00      	cmp	r3, #0
 800055c:	d058      	beq.n	8000610 <__aeabi_fadd+0x308>
 800055e:	2f00      	cmp	r7, #0
 8000560:	d100      	bne.n	8000564 <__aeabi_fadd+0x25c>
 8000562:	e70c      	b.n	800037e <__aeabi_fadd+0x76>
 8000564:	4463      	add	r3, ip
 8000566:	015a      	lsls	r2, r3, #5
 8000568:	d400      	bmi.n	800056c <__aeabi_fadd+0x264>
 800056a:	e739      	b.n	80003e0 <__aeabi_fadd+0xd8>
 800056c:	4a2e      	ldr	r2, [pc, #184]	; (8000628 <__aeabi_fadd+0x320>)
 800056e:	000c      	movs	r4, r1
 8000570:	4013      	ands	r3, r2
 8000572:	e704      	b.n	800037e <__aeabi_fadd+0x76>
 8000574:	2101      	movs	r1, #1
 8000576:	e75c      	b.n	8000432 <__aeabi_fadd+0x12a>
 8000578:	2c00      	cmp	r4, #0
 800057a:	d11e      	bne.n	80005ba <__aeabi_fadd+0x2b2>
 800057c:	2b00      	cmp	r3, #0
 800057e:	d040      	beq.n	8000602 <__aeabi_fadd+0x2fa>
 8000580:	43c9      	mvns	r1, r1
 8000582:	2900      	cmp	r1, #0
 8000584:	d00b      	beq.n	800059e <__aeabi_fadd+0x296>
 8000586:	28ff      	cmp	r0, #255	; 0xff
 8000588:	d036      	beq.n	80005f8 <__aeabi_fadd+0x2f0>
 800058a:	291b      	cmp	r1, #27
 800058c:	dc47      	bgt.n	800061e <__aeabi_fadd+0x316>
 800058e:	001c      	movs	r4, r3
 8000590:	2620      	movs	r6, #32
 8000592:	40cc      	lsrs	r4, r1
 8000594:	1a71      	subs	r1, r6, r1
 8000596:	408b      	lsls	r3, r1
 8000598:	1e59      	subs	r1, r3, #1
 800059a:	418b      	sbcs	r3, r1
 800059c:	4323      	orrs	r3, r4
 800059e:	4463      	add	r3, ip
 80005a0:	0004      	movs	r4, r0
 80005a2:	e747      	b.n	8000434 <__aeabi_fadd+0x12c>
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d118      	bne.n	80005da <__aeabi_fadd+0x2d2>
 80005a8:	1e3b      	subs	r3, r7, #0
 80005aa:	d02d      	beq.n	8000608 <__aeabi_fadd+0x300>
 80005ac:	000d      	movs	r5, r1
 80005ae:	24ff      	movs	r4, #255	; 0xff
 80005b0:	e6e5      	b.n	800037e <__aeabi_fadd+0x76>
 80005b2:	003b      	movs	r3, r7
 80005b4:	0004      	movs	r4, r0
 80005b6:	000d      	movs	r5, r1
 80005b8:	e6e1      	b.n	800037e <__aeabi_fadd+0x76>
 80005ba:	28ff      	cmp	r0, #255	; 0xff
 80005bc:	d01c      	beq.n	80005f8 <__aeabi_fadd+0x2f0>
 80005be:	2480      	movs	r4, #128	; 0x80
 80005c0:	04e4      	lsls	r4, r4, #19
 80005c2:	4249      	negs	r1, r1
 80005c4:	4323      	orrs	r3, r4
 80005c6:	e7e0      	b.n	800058a <__aeabi_fadd+0x282>
 80005c8:	2f00      	cmp	r7, #0
 80005ca:	d100      	bne.n	80005ce <__aeabi_fadd+0x2c6>
 80005cc:	e6d7      	b.n	800037e <__aeabi_fadd+0x76>
 80005ce:	1bde      	subs	r6, r3, r7
 80005d0:	0172      	lsls	r2, r6, #5
 80005d2:	d51f      	bpl.n	8000614 <__aeabi_fadd+0x30c>
 80005d4:	1afb      	subs	r3, r7, r3
 80005d6:	000d      	movs	r5, r1
 80005d8:	e6d1      	b.n	800037e <__aeabi_fadd+0x76>
 80005da:	24ff      	movs	r4, #255	; 0xff
 80005dc:	2f00      	cmp	r7, #0
 80005de:	d100      	bne.n	80005e2 <__aeabi_fadd+0x2da>
 80005e0:	e6cd      	b.n	800037e <__aeabi_fadd+0x76>
 80005e2:	2280      	movs	r2, #128	; 0x80
 80005e4:	4640      	mov	r0, r8
 80005e6:	03d2      	lsls	r2, r2, #15
 80005e8:	4210      	tst	r0, r2
 80005ea:	d0af      	beq.n	800054c <__aeabi_fadd+0x244>
 80005ec:	4216      	tst	r6, r2
 80005ee:	d1ad      	bne.n	800054c <__aeabi_fadd+0x244>
 80005f0:	003b      	movs	r3, r7
 80005f2:	000d      	movs	r5, r1
 80005f4:	24ff      	movs	r4, #255	; 0xff
 80005f6:	e6c2      	b.n	800037e <__aeabi_fadd+0x76>
 80005f8:	4663      	mov	r3, ip
 80005fa:	24ff      	movs	r4, #255	; 0xff
 80005fc:	e6bf      	b.n	800037e <__aeabi_fadd+0x76>
 80005fe:	2301      	movs	r3, #1
 8000600:	e77a      	b.n	80004f8 <__aeabi_fadd+0x1f0>
 8000602:	003b      	movs	r3, r7
 8000604:	0004      	movs	r4, r0
 8000606:	e6ba      	b.n	800037e <__aeabi_fadd+0x76>
 8000608:	2680      	movs	r6, #128	; 0x80
 800060a:	2200      	movs	r2, #0
 800060c:	03f6      	lsls	r6, r6, #15
 800060e:	e6f0      	b.n	80003f2 <__aeabi_fadd+0xea>
 8000610:	003b      	movs	r3, r7
 8000612:	e6b4      	b.n	800037e <__aeabi_fadd+0x76>
 8000614:	1e33      	subs	r3, r6, #0
 8000616:	d000      	beq.n	800061a <__aeabi_fadd+0x312>
 8000618:	e6e2      	b.n	80003e0 <__aeabi_fadd+0xd8>
 800061a:	2200      	movs	r2, #0
 800061c:	e721      	b.n	8000462 <__aeabi_fadd+0x15a>
 800061e:	2301      	movs	r3, #1
 8000620:	e7bd      	b.n	800059e <__aeabi_fadd+0x296>
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	7dffffff 	.word	0x7dffffff
 8000628:	fbffffff 	.word	0xfbffffff

0800062c <__aeabi_fmul>:
 800062c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800062e:	4657      	mov	r7, sl
 8000630:	464e      	mov	r6, r9
 8000632:	4645      	mov	r5, r8
 8000634:	46de      	mov	lr, fp
 8000636:	b5e0      	push	{r5, r6, r7, lr}
 8000638:	0247      	lsls	r7, r0, #9
 800063a:	0046      	lsls	r6, r0, #1
 800063c:	4688      	mov	r8, r1
 800063e:	0a7f      	lsrs	r7, r7, #9
 8000640:	0e36      	lsrs	r6, r6, #24
 8000642:	0fc4      	lsrs	r4, r0, #31
 8000644:	2e00      	cmp	r6, #0
 8000646:	d047      	beq.n	80006d8 <__aeabi_fmul+0xac>
 8000648:	2eff      	cmp	r6, #255	; 0xff
 800064a:	d024      	beq.n	8000696 <__aeabi_fmul+0x6a>
 800064c:	00fb      	lsls	r3, r7, #3
 800064e:	2780      	movs	r7, #128	; 0x80
 8000650:	04ff      	lsls	r7, r7, #19
 8000652:	431f      	orrs	r7, r3
 8000654:	2300      	movs	r3, #0
 8000656:	4699      	mov	r9, r3
 8000658:	469a      	mov	sl, r3
 800065a:	3e7f      	subs	r6, #127	; 0x7f
 800065c:	4643      	mov	r3, r8
 800065e:	025d      	lsls	r5, r3, #9
 8000660:	0058      	lsls	r0, r3, #1
 8000662:	0fdb      	lsrs	r3, r3, #31
 8000664:	0a6d      	lsrs	r5, r5, #9
 8000666:	0e00      	lsrs	r0, r0, #24
 8000668:	4698      	mov	r8, r3
 800066a:	d043      	beq.n	80006f4 <__aeabi_fmul+0xc8>
 800066c:	28ff      	cmp	r0, #255	; 0xff
 800066e:	d03b      	beq.n	80006e8 <__aeabi_fmul+0xbc>
 8000670:	00eb      	lsls	r3, r5, #3
 8000672:	2580      	movs	r5, #128	; 0x80
 8000674:	2200      	movs	r2, #0
 8000676:	04ed      	lsls	r5, r5, #19
 8000678:	431d      	orrs	r5, r3
 800067a:	387f      	subs	r0, #127	; 0x7f
 800067c:	1836      	adds	r6, r6, r0
 800067e:	1c73      	adds	r3, r6, #1
 8000680:	4641      	mov	r1, r8
 8000682:	469b      	mov	fp, r3
 8000684:	464b      	mov	r3, r9
 8000686:	4061      	eors	r1, r4
 8000688:	4313      	orrs	r3, r2
 800068a:	2b0f      	cmp	r3, #15
 800068c:	d864      	bhi.n	8000758 <__aeabi_fmul+0x12c>
 800068e:	4875      	ldr	r0, [pc, #468]	; (8000864 <__aeabi_fmul+0x238>)
 8000690:	009b      	lsls	r3, r3, #2
 8000692:	58c3      	ldr	r3, [r0, r3]
 8000694:	469f      	mov	pc, r3
 8000696:	2f00      	cmp	r7, #0
 8000698:	d142      	bne.n	8000720 <__aeabi_fmul+0xf4>
 800069a:	2308      	movs	r3, #8
 800069c:	4699      	mov	r9, r3
 800069e:	3b06      	subs	r3, #6
 80006a0:	26ff      	movs	r6, #255	; 0xff
 80006a2:	469a      	mov	sl, r3
 80006a4:	e7da      	b.n	800065c <__aeabi_fmul+0x30>
 80006a6:	4641      	mov	r1, r8
 80006a8:	2a02      	cmp	r2, #2
 80006aa:	d028      	beq.n	80006fe <__aeabi_fmul+0xd2>
 80006ac:	2a03      	cmp	r2, #3
 80006ae:	d100      	bne.n	80006b2 <__aeabi_fmul+0x86>
 80006b0:	e0ce      	b.n	8000850 <__aeabi_fmul+0x224>
 80006b2:	2a01      	cmp	r2, #1
 80006b4:	d000      	beq.n	80006b8 <__aeabi_fmul+0x8c>
 80006b6:	e0ac      	b.n	8000812 <__aeabi_fmul+0x1e6>
 80006b8:	4011      	ands	r1, r2
 80006ba:	2000      	movs	r0, #0
 80006bc:	2200      	movs	r2, #0
 80006be:	b2cc      	uxtb	r4, r1
 80006c0:	0240      	lsls	r0, r0, #9
 80006c2:	05d2      	lsls	r2, r2, #23
 80006c4:	0a40      	lsrs	r0, r0, #9
 80006c6:	07e4      	lsls	r4, r4, #31
 80006c8:	4310      	orrs	r0, r2
 80006ca:	4320      	orrs	r0, r4
 80006cc:	bc3c      	pop	{r2, r3, r4, r5}
 80006ce:	4690      	mov	r8, r2
 80006d0:	4699      	mov	r9, r3
 80006d2:	46a2      	mov	sl, r4
 80006d4:	46ab      	mov	fp, r5
 80006d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006d8:	2f00      	cmp	r7, #0
 80006da:	d115      	bne.n	8000708 <__aeabi_fmul+0xdc>
 80006dc:	2304      	movs	r3, #4
 80006de:	4699      	mov	r9, r3
 80006e0:	3b03      	subs	r3, #3
 80006e2:	2600      	movs	r6, #0
 80006e4:	469a      	mov	sl, r3
 80006e6:	e7b9      	b.n	800065c <__aeabi_fmul+0x30>
 80006e8:	20ff      	movs	r0, #255	; 0xff
 80006ea:	2202      	movs	r2, #2
 80006ec:	2d00      	cmp	r5, #0
 80006ee:	d0c5      	beq.n	800067c <__aeabi_fmul+0x50>
 80006f0:	2203      	movs	r2, #3
 80006f2:	e7c3      	b.n	800067c <__aeabi_fmul+0x50>
 80006f4:	2d00      	cmp	r5, #0
 80006f6:	d119      	bne.n	800072c <__aeabi_fmul+0x100>
 80006f8:	2000      	movs	r0, #0
 80006fa:	2201      	movs	r2, #1
 80006fc:	e7be      	b.n	800067c <__aeabi_fmul+0x50>
 80006fe:	2401      	movs	r4, #1
 8000700:	22ff      	movs	r2, #255	; 0xff
 8000702:	400c      	ands	r4, r1
 8000704:	2000      	movs	r0, #0
 8000706:	e7db      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000708:	0038      	movs	r0, r7
 800070a:	f002 f8ef 	bl	80028ec <__clzsi2>
 800070e:	2676      	movs	r6, #118	; 0x76
 8000710:	1f43      	subs	r3, r0, #5
 8000712:	409f      	lsls	r7, r3
 8000714:	2300      	movs	r3, #0
 8000716:	4276      	negs	r6, r6
 8000718:	1a36      	subs	r6, r6, r0
 800071a:	4699      	mov	r9, r3
 800071c:	469a      	mov	sl, r3
 800071e:	e79d      	b.n	800065c <__aeabi_fmul+0x30>
 8000720:	230c      	movs	r3, #12
 8000722:	4699      	mov	r9, r3
 8000724:	3b09      	subs	r3, #9
 8000726:	26ff      	movs	r6, #255	; 0xff
 8000728:	469a      	mov	sl, r3
 800072a:	e797      	b.n	800065c <__aeabi_fmul+0x30>
 800072c:	0028      	movs	r0, r5
 800072e:	f002 f8dd 	bl	80028ec <__clzsi2>
 8000732:	1f43      	subs	r3, r0, #5
 8000734:	409d      	lsls	r5, r3
 8000736:	2376      	movs	r3, #118	; 0x76
 8000738:	425b      	negs	r3, r3
 800073a:	1a18      	subs	r0, r3, r0
 800073c:	2200      	movs	r2, #0
 800073e:	e79d      	b.n	800067c <__aeabi_fmul+0x50>
 8000740:	2080      	movs	r0, #128	; 0x80
 8000742:	2400      	movs	r4, #0
 8000744:	03c0      	lsls	r0, r0, #15
 8000746:	22ff      	movs	r2, #255	; 0xff
 8000748:	e7ba      	b.n	80006c0 <__aeabi_fmul+0x94>
 800074a:	003d      	movs	r5, r7
 800074c:	4652      	mov	r2, sl
 800074e:	e7ab      	b.n	80006a8 <__aeabi_fmul+0x7c>
 8000750:	003d      	movs	r5, r7
 8000752:	0021      	movs	r1, r4
 8000754:	4652      	mov	r2, sl
 8000756:	e7a7      	b.n	80006a8 <__aeabi_fmul+0x7c>
 8000758:	0c3b      	lsrs	r3, r7, #16
 800075a:	469c      	mov	ip, r3
 800075c:	042a      	lsls	r2, r5, #16
 800075e:	0c12      	lsrs	r2, r2, #16
 8000760:	0c2b      	lsrs	r3, r5, #16
 8000762:	0014      	movs	r4, r2
 8000764:	4660      	mov	r0, ip
 8000766:	4665      	mov	r5, ip
 8000768:	043f      	lsls	r7, r7, #16
 800076a:	0c3f      	lsrs	r7, r7, #16
 800076c:	437c      	muls	r4, r7
 800076e:	4342      	muls	r2, r0
 8000770:	435d      	muls	r5, r3
 8000772:	437b      	muls	r3, r7
 8000774:	0c27      	lsrs	r7, r4, #16
 8000776:	189b      	adds	r3, r3, r2
 8000778:	18ff      	adds	r7, r7, r3
 800077a:	42ba      	cmp	r2, r7
 800077c:	d903      	bls.n	8000786 <__aeabi_fmul+0x15a>
 800077e:	2380      	movs	r3, #128	; 0x80
 8000780:	025b      	lsls	r3, r3, #9
 8000782:	469c      	mov	ip, r3
 8000784:	4465      	add	r5, ip
 8000786:	0424      	lsls	r4, r4, #16
 8000788:	043a      	lsls	r2, r7, #16
 800078a:	0c24      	lsrs	r4, r4, #16
 800078c:	1912      	adds	r2, r2, r4
 800078e:	0193      	lsls	r3, r2, #6
 8000790:	1e5c      	subs	r4, r3, #1
 8000792:	41a3      	sbcs	r3, r4
 8000794:	0c3f      	lsrs	r7, r7, #16
 8000796:	0e92      	lsrs	r2, r2, #26
 8000798:	197d      	adds	r5, r7, r5
 800079a:	431a      	orrs	r2, r3
 800079c:	01ad      	lsls	r5, r5, #6
 800079e:	4315      	orrs	r5, r2
 80007a0:	012b      	lsls	r3, r5, #4
 80007a2:	d504      	bpl.n	80007ae <__aeabi_fmul+0x182>
 80007a4:	2301      	movs	r3, #1
 80007a6:	465e      	mov	r6, fp
 80007a8:	086a      	lsrs	r2, r5, #1
 80007aa:	401d      	ands	r5, r3
 80007ac:	4315      	orrs	r5, r2
 80007ae:	0032      	movs	r2, r6
 80007b0:	327f      	adds	r2, #127	; 0x7f
 80007b2:	2a00      	cmp	r2, #0
 80007b4:	dd25      	ble.n	8000802 <__aeabi_fmul+0x1d6>
 80007b6:	076b      	lsls	r3, r5, #29
 80007b8:	d004      	beq.n	80007c4 <__aeabi_fmul+0x198>
 80007ba:	230f      	movs	r3, #15
 80007bc:	402b      	ands	r3, r5
 80007be:	2b04      	cmp	r3, #4
 80007c0:	d000      	beq.n	80007c4 <__aeabi_fmul+0x198>
 80007c2:	3504      	adds	r5, #4
 80007c4:	012b      	lsls	r3, r5, #4
 80007c6:	d503      	bpl.n	80007d0 <__aeabi_fmul+0x1a4>
 80007c8:	0032      	movs	r2, r6
 80007ca:	4b27      	ldr	r3, [pc, #156]	; (8000868 <__aeabi_fmul+0x23c>)
 80007cc:	3280      	adds	r2, #128	; 0x80
 80007ce:	401d      	ands	r5, r3
 80007d0:	2afe      	cmp	r2, #254	; 0xfe
 80007d2:	dc94      	bgt.n	80006fe <__aeabi_fmul+0xd2>
 80007d4:	2401      	movs	r4, #1
 80007d6:	01a8      	lsls	r0, r5, #6
 80007d8:	0a40      	lsrs	r0, r0, #9
 80007da:	b2d2      	uxtb	r2, r2
 80007dc:	400c      	ands	r4, r1
 80007de:	e76f      	b.n	80006c0 <__aeabi_fmul+0x94>
 80007e0:	2080      	movs	r0, #128	; 0x80
 80007e2:	03c0      	lsls	r0, r0, #15
 80007e4:	4207      	tst	r7, r0
 80007e6:	d007      	beq.n	80007f8 <__aeabi_fmul+0x1cc>
 80007e8:	4205      	tst	r5, r0
 80007ea:	d105      	bne.n	80007f8 <__aeabi_fmul+0x1cc>
 80007ec:	4328      	orrs	r0, r5
 80007ee:	0240      	lsls	r0, r0, #9
 80007f0:	0a40      	lsrs	r0, r0, #9
 80007f2:	4644      	mov	r4, r8
 80007f4:	22ff      	movs	r2, #255	; 0xff
 80007f6:	e763      	b.n	80006c0 <__aeabi_fmul+0x94>
 80007f8:	4338      	orrs	r0, r7
 80007fa:	0240      	lsls	r0, r0, #9
 80007fc:	0a40      	lsrs	r0, r0, #9
 80007fe:	22ff      	movs	r2, #255	; 0xff
 8000800:	e75e      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000802:	2401      	movs	r4, #1
 8000804:	1aa3      	subs	r3, r4, r2
 8000806:	2b1b      	cmp	r3, #27
 8000808:	dd05      	ble.n	8000816 <__aeabi_fmul+0x1ea>
 800080a:	400c      	ands	r4, r1
 800080c:	2200      	movs	r2, #0
 800080e:	2000      	movs	r0, #0
 8000810:	e756      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000812:	465e      	mov	r6, fp
 8000814:	e7cb      	b.n	80007ae <__aeabi_fmul+0x182>
 8000816:	002a      	movs	r2, r5
 8000818:	2020      	movs	r0, #32
 800081a:	40da      	lsrs	r2, r3
 800081c:	1ac3      	subs	r3, r0, r3
 800081e:	409d      	lsls	r5, r3
 8000820:	002b      	movs	r3, r5
 8000822:	1e5d      	subs	r5, r3, #1
 8000824:	41ab      	sbcs	r3, r5
 8000826:	4313      	orrs	r3, r2
 8000828:	075a      	lsls	r2, r3, #29
 800082a:	d004      	beq.n	8000836 <__aeabi_fmul+0x20a>
 800082c:	220f      	movs	r2, #15
 800082e:	401a      	ands	r2, r3
 8000830:	2a04      	cmp	r2, #4
 8000832:	d000      	beq.n	8000836 <__aeabi_fmul+0x20a>
 8000834:	3304      	adds	r3, #4
 8000836:	015a      	lsls	r2, r3, #5
 8000838:	d504      	bpl.n	8000844 <__aeabi_fmul+0x218>
 800083a:	2401      	movs	r4, #1
 800083c:	2201      	movs	r2, #1
 800083e:	400c      	ands	r4, r1
 8000840:	2000      	movs	r0, #0
 8000842:	e73d      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000844:	2401      	movs	r4, #1
 8000846:	019b      	lsls	r3, r3, #6
 8000848:	0a58      	lsrs	r0, r3, #9
 800084a:	400c      	ands	r4, r1
 800084c:	2200      	movs	r2, #0
 800084e:	e737      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000850:	2080      	movs	r0, #128	; 0x80
 8000852:	2401      	movs	r4, #1
 8000854:	03c0      	lsls	r0, r0, #15
 8000856:	4328      	orrs	r0, r5
 8000858:	0240      	lsls	r0, r0, #9
 800085a:	0a40      	lsrs	r0, r0, #9
 800085c:	400c      	ands	r4, r1
 800085e:	22ff      	movs	r2, #255	; 0xff
 8000860:	e72e      	b.n	80006c0 <__aeabi_fmul+0x94>
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	08005c70 	.word	0x08005c70
 8000868:	f7ffffff 	.word	0xf7ffffff

0800086c <__aeabi_fsub>:
 800086c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800086e:	464f      	mov	r7, r9
 8000870:	46d6      	mov	lr, sl
 8000872:	4646      	mov	r6, r8
 8000874:	0044      	lsls	r4, r0, #1
 8000876:	b5c0      	push	{r6, r7, lr}
 8000878:	0fc2      	lsrs	r2, r0, #31
 800087a:	0247      	lsls	r7, r0, #9
 800087c:	0248      	lsls	r0, r1, #9
 800087e:	0a40      	lsrs	r0, r0, #9
 8000880:	4684      	mov	ip, r0
 8000882:	4666      	mov	r6, ip
 8000884:	0a7b      	lsrs	r3, r7, #9
 8000886:	0048      	lsls	r0, r1, #1
 8000888:	0fc9      	lsrs	r1, r1, #31
 800088a:	469a      	mov	sl, r3
 800088c:	0e24      	lsrs	r4, r4, #24
 800088e:	0015      	movs	r5, r2
 8000890:	00db      	lsls	r3, r3, #3
 8000892:	0e00      	lsrs	r0, r0, #24
 8000894:	4689      	mov	r9, r1
 8000896:	00f6      	lsls	r6, r6, #3
 8000898:	28ff      	cmp	r0, #255	; 0xff
 800089a:	d100      	bne.n	800089e <__aeabi_fsub+0x32>
 800089c:	e08f      	b.n	80009be <__aeabi_fsub+0x152>
 800089e:	2101      	movs	r1, #1
 80008a0:	464f      	mov	r7, r9
 80008a2:	404f      	eors	r7, r1
 80008a4:	0039      	movs	r1, r7
 80008a6:	4291      	cmp	r1, r2
 80008a8:	d066      	beq.n	8000978 <__aeabi_fsub+0x10c>
 80008aa:	1a22      	subs	r2, r4, r0
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_fsub+0x46>
 80008b0:	e09d      	b.n	80009ee <__aeabi_fsub+0x182>
 80008b2:	2800      	cmp	r0, #0
 80008b4:	d13d      	bne.n	8000932 <__aeabi_fsub+0xc6>
 80008b6:	2e00      	cmp	r6, #0
 80008b8:	d100      	bne.n	80008bc <__aeabi_fsub+0x50>
 80008ba:	e08b      	b.n	80009d4 <__aeabi_fsub+0x168>
 80008bc:	1e51      	subs	r1, r2, #1
 80008be:	2900      	cmp	r1, #0
 80008c0:	d000      	beq.n	80008c4 <__aeabi_fsub+0x58>
 80008c2:	e0b5      	b.n	8000a30 <__aeabi_fsub+0x1c4>
 80008c4:	2401      	movs	r4, #1
 80008c6:	1b9b      	subs	r3, r3, r6
 80008c8:	015a      	lsls	r2, r3, #5
 80008ca:	d544      	bpl.n	8000956 <__aeabi_fsub+0xea>
 80008cc:	019b      	lsls	r3, r3, #6
 80008ce:	099f      	lsrs	r7, r3, #6
 80008d0:	0038      	movs	r0, r7
 80008d2:	f002 f80b 	bl	80028ec <__clzsi2>
 80008d6:	3805      	subs	r0, #5
 80008d8:	4087      	lsls	r7, r0
 80008da:	4284      	cmp	r4, r0
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_fsub+0x74>
 80008de:	e096      	b.n	8000a0e <__aeabi_fsub+0x1a2>
 80008e0:	1b04      	subs	r4, r0, r4
 80008e2:	003a      	movs	r2, r7
 80008e4:	2020      	movs	r0, #32
 80008e6:	3401      	adds	r4, #1
 80008e8:	40e2      	lsrs	r2, r4
 80008ea:	1b04      	subs	r4, r0, r4
 80008ec:	40a7      	lsls	r7, r4
 80008ee:	003b      	movs	r3, r7
 80008f0:	1e5f      	subs	r7, r3, #1
 80008f2:	41bb      	sbcs	r3, r7
 80008f4:	2400      	movs	r4, #0
 80008f6:	4313      	orrs	r3, r2
 80008f8:	075a      	lsls	r2, r3, #29
 80008fa:	d004      	beq.n	8000906 <__aeabi_fsub+0x9a>
 80008fc:	220f      	movs	r2, #15
 80008fe:	401a      	ands	r2, r3
 8000900:	2a04      	cmp	r2, #4
 8000902:	d000      	beq.n	8000906 <__aeabi_fsub+0x9a>
 8000904:	3304      	adds	r3, #4
 8000906:	015a      	lsls	r2, r3, #5
 8000908:	d527      	bpl.n	800095a <__aeabi_fsub+0xee>
 800090a:	3401      	adds	r4, #1
 800090c:	2cff      	cmp	r4, #255	; 0xff
 800090e:	d100      	bne.n	8000912 <__aeabi_fsub+0xa6>
 8000910:	e079      	b.n	8000a06 <__aeabi_fsub+0x19a>
 8000912:	2201      	movs	r2, #1
 8000914:	019b      	lsls	r3, r3, #6
 8000916:	0a5b      	lsrs	r3, r3, #9
 8000918:	b2e4      	uxtb	r4, r4
 800091a:	402a      	ands	r2, r5
 800091c:	025b      	lsls	r3, r3, #9
 800091e:	05e4      	lsls	r4, r4, #23
 8000920:	0a58      	lsrs	r0, r3, #9
 8000922:	07d2      	lsls	r2, r2, #31
 8000924:	4320      	orrs	r0, r4
 8000926:	4310      	orrs	r0, r2
 8000928:	bc1c      	pop	{r2, r3, r4}
 800092a:	4690      	mov	r8, r2
 800092c:	4699      	mov	r9, r3
 800092e:	46a2      	mov	sl, r4
 8000930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000932:	2cff      	cmp	r4, #255	; 0xff
 8000934:	d0e0      	beq.n	80008f8 <__aeabi_fsub+0x8c>
 8000936:	2180      	movs	r1, #128	; 0x80
 8000938:	04c9      	lsls	r1, r1, #19
 800093a:	430e      	orrs	r6, r1
 800093c:	2a1b      	cmp	r2, #27
 800093e:	dc7b      	bgt.n	8000a38 <__aeabi_fsub+0x1cc>
 8000940:	0031      	movs	r1, r6
 8000942:	2020      	movs	r0, #32
 8000944:	40d1      	lsrs	r1, r2
 8000946:	1a82      	subs	r2, r0, r2
 8000948:	4096      	lsls	r6, r2
 800094a:	1e72      	subs	r2, r6, #1
 800094c:	4196      	sbcs	r6, r2
 800094e:	430e      	orrs	r6, r1
 8000950:	1b9b      	subs	r3, r3, r6
 8000952:	015a      	lsls	r2, r3, #5
 8000954:	d4ba      	bmi.n	80008cc <__aeabi_fsub+0x60>
 8000956:	075a      	lsls	r2, r3, #29
 8000958:	d1d0      	bne.n	80008fc <__aeabi_fsub+0x90>
 800095a:	2201      	movs	r2, #1
 800095c:	08df      	lsrs	r7, r3, #3
 800095e:	402a      	ands	r2, r5
 8000960:	2cff      	cmp	r4, #255	; 0xff
 8000962:	d133      	bne.n	80009cc <__aeabi_fsub+0x160>
 8000964:	2f00      	cmp	r7, #0
 8000966:	d100      	bne.n	800096a <__aeabi_fsub+0xfe>
 8000968:	e0a8      	b.n	8000abc <__aeabi_fsub+0x250>
 800096a:	2380      	movs	r3, #128	; 0x80
 800096c:	03db      	lsls	r3, r3, #15
 800096e:	433b      	orrs	r3, r7
 8000970:	025b      	lsls	r3, r3, #9
 8000972:	0a5b      	lsrs	r3, r3, #9
 8000974:	24ff      	movs	r4, #255	; 0xff
 8000976:	e7d1      	b.n	800091c <__aeabi_fsub+0xb0>
 8000978:	1a21      	subs	r1, r4, r0
 800097a:	2900      	cmp	r1, #0
 800097c:	dd4c      	ble.n	8000a18 <__aeabi_fsub+0x1ac>
 800097e:	2800      	cmp	r0, #0
 8000980:	d02a      	beq.n	80009d8 <__aeabi_fsub+0x16c>
 8000982:	2cff      	cmp	r4, #255	; 0xff
 8000984:	d0b8      	beq.n	80008f8 <__aeabi_fsub+0x8c>
 8000986:	2080      	movs	r0, #128	; 0x80
 8000988:	04c0      	lsls	r0, r0, #19
 800098a:	4306      	orrs	r6, r0
 800098c:	291b      	cmp	r1, #27
 800098e:	dd00      	ble.n	8000992 <__aeabi_fsub+0x126>
 8000990:	e0af      	b.n	8000af2 <__aeabi_fsub+0x286>
 8000992:	0030      	movs	r0, r6
 8000994:	2720      	movs	r7, #32
 8000996:	40c8      	lsrs	r0, r1
 8000998:	1a79      	subs	r1, r7, r1
 800099a:	408e      	lsls	r6, r1
 800099c:	1e71      	subs	r1, r6, #1
 800099e:	418e      	sbcs	r6, r1
 80009a0:	4306      	orrs	r6, r0
 80009a2:	199b      	adds	r3, r3, r6
 80009a4:	0159      	lsls	r1, r3, #5
 80009a6:	d5d6      	bpl.n	8000956 <__aeabi_fsub+0xea>
 80009a8:	3401      	adds	r4, #1
 80009aa:	2cff      	cmp	r4, #255	; 0xff
 80009ac:	d100      	bne.n	80009b0 <__aeabi_fsub+0x144>
 80009ae:	e085      	b.n	8000abc <__aeabi_fsub+0x250>
 80009b0:	2201      	movs	r2, #1
 80009b2:	497a      	ldr	r1, [pc, #488]	; (8000b9c <__aeabi_fsub+0x330>)
 80009b4:	401a      	ands	r2, r3
 80009b6:	085b      	lsrs	r3, r3, #1
 80009b8:	400b      	ands	r3, r1
 80009ba:	4313      	orrs	r3, r2
 80009bc:	e79c      	b.n	80008f8 <__aeabi_fsub+0x8c>
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d000      	beq.n	80009c4 <__aeabi_fsub+0x158>
 80009c2:	e770      	b.n	80008a6 <__aeabi_fsub+0x3a>
 80009c4:	e76b      	b.n	800089e <__aeabi_fsub+0x32>
 80009c6:	1e3b      	subs	r3, r7, #0
 80009c8:	d1c5      	bne.n	8000956 <__aeabi_fsub+0xea>
 80009ca:	2200      	movs	r2, #0
 80009cc:	027b      	lsls	r3, r7, #9
 80009ce:	0a5b      	lsrs	r3, r3, #9
 80009d0:	b2e4      	uxtb	r4, r4
 80009d2:	e7a3      	b.n	800091c <__aeabi_fsub+0xb0>
 80009d4:	0014      	movs	r4, r2
 80009d6:	e78f      	b.n	80008f8 <__aeabi_fsub+0x8c>
 80009d8:	2e00      	cmp	r6, #0
 80009da:	d04d      	beq.n	8000a78 <__aeabi_fsub+0x20c>
 80009dc:	1e48      	subs	r0, r1, #1
 80009de:	2800      	cmp	r0, #0
 80009e0:	d157      	bne.n	8000a92 <__aeabi_fsub+0x226>
 80009e2:	199b      	adds	r3, r3, r6
 80009e4:	2401      	movs	r4, #1
 80009e6:	015a      	lsls	r2, r3, #5
 80009e8:	d5b5      	bpl.n	8000956 <__aeabi_fsub+0xea>
 80009ea:	2402      	movs	r4, #2
 80009ec:	e7e0      	b.n	80009b0 <__aeabi_fsub+0x144>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d125      	bne.n	8000a3e <__aeabi_fsub+0x1d2>
 80009f2:	1c62      	adds	r2, r4, #1
 80009f4:	b2d2      	uxtb	r2, r2
 80009f6:	2a01      	cmp	r2, #1
 80009f8:	dd72      	ble.n	8000ae0 <__aeabi_fsub+0x274>
 80009fa:	1b9f      	subs	r7, r3, r6
 80009fc:	017a      	lsls	r2, r7, #5
 80009fe:	d535      	bpl.n	8000a6c <__aeabi_fsub+0x200>
 8000a00:	1af7      	subs	r7, r6, r3
 8000a02:	000d      	movs	r5, r1
 8000a04:	e764      	b.n	80008d0 <__aeabi_fsub+0x64>
 8000a06:	2201      	movs	r2, #1
 8000a08:	2300      	movs	r3, #0
 8000a0a:	402a      	ands	r2, r5
 8000a0c:	e786      	b.n	800091c <__aeabi_fsub+0xb0>
 8000a0e:	003b      	movs	r3, r7
 8000a10:	4a63      	ldr	r2, [pc, #396]	; (8000ba0 <__aeabi_fsub+0x334>)
 8000a12:	1a24      	subs	r4, r4, r0
 8000a14:	4013      	ands	r3, r2
 8000a16:	e76f      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	d16c      	bne.n	8000af6 <__aeabi_fsub+0x28a>
 8000a1c:	1c61      	adds	r1, r4, #1
 8000a1e:	b2c8      	uxtb	r0, r1
 8000a20:	2801      	cmp	r0, #1
 8000a22:	dd4e      	ble.n	8000ac2 <__aeabi_fsub+0x256>
 8000a24:	29ff      	cmp	r1, #255	; 0xff
 8000a26:	d049      	beq.n	8000abc <__aeabi_fsub+0x250>
 8000a28:	199b      	adds	r3, r3, r6
 8000a2a:	085b      	lsrs	r3, r3, #1
 8000a2c:	000c      	movs	r4, r1
 8000a2e:	e763      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000a30:	2aff      	cmp	r2, #255	; 0xff
 8000a32:	d041      	beq.n	8000ab8 <__aeabi_fsub+0x24c>
 8000a34:	000a      	movs	r2, r1
 8000a36:	e781      	b.n	800093c <__aeabi_fsub+0xd0>
 8000a38:	2601      	movs	r6, #1
 8000a3a:	1b9b      	subs	r3, r3, r6
 8000a3c:	e789      	b.n	8000952 <__aeabi_fsub+0xe6>
 8000a3e:	2c00      	cmp	r4, #0
 8000a40:	d01c      	beq.n	8000a7c <__aeabi_fsub+0x210>
 8000a42:	28ff      	cmp	r0, #255	; 0xff
 8000a44:	d021      	beq.n	8000a8a <__aeabi_fsub+0x21e>
 8000a46:	2480      	movs	r4, #128	; 0x80
 8000a48:	04e4      	lsls	r4, r4, #19
 8000a4a:	4252      	negs	r2, r2
 8000a4c:	4323      	orrs	r3, r4
 8000a4e:	2a1b      	cmp	r2, #27
 8000a50:	dd00      	ble.n	8000a54 <__aeabi_fsub+0x1e8>
 8000a52:	e096      	b.n	8000b82 <__aeabi_fsub+0x316>
 8000a54:	001c      	movs	r4, r3
 8000a56:	2520      	movs	r5, #32
 8000a58:	40d4      	lsrs	r4, r2
 8000a5a:	1aaa      	subs	r2, r5, r2
 8000a5c:	4093      	lsls	r3, r2
 8000a5e:	1e5a      	subs	r2, r3, #1
 8000a60:	4193      	sbcs	r3, r2
 8000a62:	4323      	orrs	r3, r4
 8000a64:	1af3      	subs	r3, r6, r3
 8000a66:	0004      	movs	r4, r0
 8000a68:	000d      	movs	r5, r1
 8000a6a:	e72d      	b.n	80008c8 <__aeabi_fsub+0x5c>
 8000a6c:	2f00      	cmp	r7, #0
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_fsub+0x206>
 8000a70:	e72e      	b.n	80008d0 <__aeabi_fsub+0x64>
 8000a72:	2200      	movs	r2, #0
 8000a74:	2400      	movs	r4, #0
 8000a76:	e7a9      	b.n	80009cc <__aeabi_fsub+0x160>
 8000a78:	000c      	movs	r4, r1
 8000a7a:	e73d      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d058      	beq.n	8000b32 <__aeabi_fsub+0x2c6>
 8000a80:	43d2      	mvns	r2, r2
 8000a82:	2a00      	cmp	r2, #0
 8000a84:	d0ee      	beq.n	8000a64 <__aeabi_fsub+0x1f8>
 8000a86:	28ff      	cmp	r0, #255	; 0xff
 8000a88:	d1e1      	bne.n	8000a4e <__aeabi_fsub+0x1e2>
 8000a8a:	0033      	movs	r3, r6
 8000a8c:	24ff      	movs	r4, #255	; 0xff
 8000a8e:	000d      	movs	r5, r1
 8000a90:	e732      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000a92:	29ff      	cmp	r1, #255	; 0xff
 8000a94:	d010      	beq.n	8000ab8 <__aeabi_fsub+0x24c>
 8000a96:	0001      	movs	r1, r0
 8000a98:	e778      	b.n	800098c <__aeabi_fsub+0x120>
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d06e      	beq.n	8000b7c <__aeabi_fsub+0x310>
 8000a9e:	24ff      	movs	r4, #255	; 0xff
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_fsub+0x23a>
 8000aa4:	e728      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	4651      	mov	r1, sl
 8000aaa:	03d2      	lsls	r2, r2, #15
 8000aac:	4211      	tst	r1, r2
 8000aae:	d003      	beq.n	8000ab8 <__aeabi_fsub+0x24c>
 8000ab0:	4661      	mov	r1, ip
 8000ab2:	4211      	tst	r1, r2
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_fsub+0x24c>
 8000ab6:	0033      	movs	r3, r6
 8000ab8:	24ff      	movs	r4, #255	; 0xff
 8000aba:	e71d      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000abc:	24ff      	movs	r4, #255	; 0xff
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e72c      	b.n	800091c <__aeabi_fsub+0xb0>
 8000ac2:	2c00      	cmp	r4, #0
 8000ac4:	d1e9      	bne.n	8000a9a <__aeabi_fsub+0x22e>
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d063      	beq.n	8000b92 <__aeabi_fsub+0x326>
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fsub+0x264>
 8000ace:	e713      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000ad0:	199b      	adds	r3, r3, r6
 8000ad2:	015a      	lsls	r2, r3, #5
 8000ad4:	d400      	bmi.n	8000ad8 <__aeabi_fsub+0x26c>
 8000ad6:	e73e      	b.n	8000956 <__aeabi_fsub+0xea>
 8000ad8:	4a31      	ldr	r2, [pc, #196]	; (8000ba0 <__aeabi_fsub+0x334>)
 8000ada:	000c      	movs	r4, r1
 8000adc:	4013      	ands	r3, r2
 8000ade:	e70b      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000ae0:	2c00      	cmp	r4, #0
 8000ae2:	d11e      	bne.n	8000b22 <__aeabi_fsub+0x2b6>
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d12f      	bne.n	8000b48 <__aeabi_fsub+0x2dc>
 8000ae8:	2e00      	cmp	r6, #0
 8000aea:	d04f      	beq.n	8000b8c <__aeabi_fsub+0x320>
 8000aec:	0033      	movs	r3, r6
 8000aee:	000d      	movs	r5, r1
 8000af0:	e702      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000af2:	2601      	movs	r6, #1
 8000af4:	e755      	b.n	80009a2 <__aeabi_fsub+0x136>
 8000af6:	2c00      	cmp	r4, #0
 8000af8:	d11f      	bne.n	8000b3a <__aeabi_fsub+0x2ce>
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d043      	beq.n	8000b86 <__aeabi_fsub+0x31a>
 8000afe:	43c9      	mvns	r1, r1
 8000b00:	2900      	cmp	r1, #0
 8000b02:	d00b      	beq.n	8000b1c <__aeabi_fsub+0x2b0>
 8000b04:	28ff      	cmp	r0, #255	; 0xff
 8000b06:	d039      	beq.n	8000b7c <__aeabi_fsub+0x310>
 8000b08:	291b      	cmp	r1, #27
 8000b0a:	dc44      	bgt.n	8000b96 <__aeabi_fsub+0x32a>
 8000b0c:	001c      	movs	r4, r3
 8000b0e:	2720      	movs	r7, #32
 8000b10:	40cc      	lsrs	r4, r1
 8000b12:	1a79      	subs	r1, r7, r1
 8000b14:	408b      	lsls	r3, r1
 8000b16:	1e59      	subs	r1, r3, #1
 8000b18:	418b      	sbcs	r3, r1
 8000b1a:	4323      	orrs	r3, r4
 8000b1c:	199b      	adds	r3, r3, r6
 8000b1e:	0004      	movs	r4, r0
 8000b20:	e740      	b.n	80009a4 <__aeabi_fsub+0x138>
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d11a      	bne.n	8000b5c <__aeabi_fsub+0x2f0>
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d124      	bne.n	8000b74 <__aeabi_fsub+0x308>
 8000b2a:	2780      	movs	r7, #128	; 0x80
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	03ff      	lsls	r7, r7, #15
 8000b30:	e71b      	b.n	800096a <__aeabi_fsub+0xfe>
 8000b32:	0033      	movs	r3, r6
 8000b34:	0004      	movs	r4, r0
 8000b36:	000d      	movs	r5, r1
 8000b38:	e6de      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b3a:	28ff      	cmp	r0, #255	; 0xff
 8000b3c:	d01e      	beq.n	8000b7c <__aeabi_fsub+0x310>
 8000b3e:	2480      	movs	r4, #128	; 0x80
 8000b40:	04e4      	lsls	r4, r4, #19
 8000b42:	4249      	negs	r1, r1
 8000b44:	4323      	orrs	r3, r4
 8000b46:	e7df      	b.n	8000b08 <__aeabi_fsub+0x29c>
 8000b48:	2e00      	cmp	r6, #0
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_fsub+0x2e2>
 8000b4c:	e6d4      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b4e:	1b9f      	subs	r7, r3, r6
 8000b50:	017a      	lsls	r2, r7, #5
 8000b52:	d400      	bmi.n	8000b56 <__aeabi_fsub+0x2ea>
 8000b54:	e737      	b.n	80009c6 <__aeabi_fsub+0x15a>
 8000b56:	1af3      	subs	r3, r6, r3
 8000b58:	000d      	movs	r5, r1
 8000b5a:	e6cd      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b5c:	24ff      	movs	r4, #255	; 0xff
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fsub+0x2f8>
 8000b62:	e6c9      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b64:	2280      	movs	r2, #128	; 0x80
 8000b66:	4650      	mov	r0, sl
 8000b68:	03d2      	lsls	r2, r2, #15
 8000b6a:	4210      	tst	r0, r2
 8000b6c:	d0a4      	beq.n	8000ab8 <__aeabi_fsub+0x24c>
 8000b6e:	4660      	mov	r0, ip
 8000b70:	4210      	tst	r0, r2
 8000b72:	d1a1      	bne.n	8000ab8 <__aeabi_fsub+0x24c>
 8000b74:	0033      	movs	r3, r6
 8000b76:	000d      	movs	r5, r1
 8000b78:	24ff      	movs	r4, #255	; 0xff
 8000b7a:	e6bd      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b7c:	0033      	movs	r3, r6
 8000b7e:	24ff      	movs	r4, #255	; 0xff
 8000b80:	e6ba      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b82:	2301      	movs	r3, #1
 8000b84:	e76e      	b.n	8000a64 <__aeabi_fsub+0x1f8>
 8000b86:	0033      	movs	r3, r6
 8000b88:	0004      	movs	r4, r0
 8000b8a:	e6b5      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b8c:	2700      	movs	r7, #0
 8000b8e:	2200      	movs	r2, #0
 8000b90:	e71c      	b.n	80009cc <__aeabi_fsub+0x160>
 8000b92:	0033      	movs	r3, r6
 8000b94:	e6b0      	b.n	80008f8 <__aeabi_fsub+0x8c>
 8000b96:	2301      	movs	r3, #1
 8000b98:	e7c0      	b.n	8000b1c <__aeabi_fsub+0x2b0>
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	7dffffff 	.word	0x7dffffff
 8000ba0:	fbffffff 	.word	0xfbffffff

08000ba4 <__aeabi_f2iz>:
 8000ba4:	0241      	lsls	r1, r0, #9
 8000ba6:	0043      	lsls	r3, r0, #1
 8000ba8:	0fc2      	lsrs	r2, r0, #31
 8000baa:	0a49      	lsrs	r1, r1, #9
 8000bac:	0e1b      	lsrs	r3, r3, #24
 8000bae:	2000      	movs	r0, #0
 8000bb0:	2b7e      	cmp	r3, #126	; 0x7e
 8000bb2:	dd0d      	ble.n	8000bd0 <__aeabi_f2iz+0x2c>
 8000bb4:	2b9d      	cmp	r3, #157	; 0x9d
 8000bb6:	dc0c      	bgt.n	8000bd2 <__aeabi_f2iz+0x2e>
 8000bb8:	2080      	movs	r0, #128	; 0x80
 8000bba:	0400      	lsls	r0, r0, #16
 8000bbc:	4301      	orrs	r1, r0
 8000bbe:	2b95      	cmp	r3, #149	; 0x95
 8000bc0:	dc0a      	bgt.n	8000bd8 <__aeabi_f2iz+0x34>
 8000bc2:	2096      	movs	r0, #150	; 0x96
 8000bc4:	1ac3      	subs	r3, r0, r3
 8000bc6:	40d9      	lsrs	r1, r3
 8000bc8:	4248      	negs	r0, r1
 8000bca:	2a00      	cmp	r2, #0
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_f2iz+0x2c>
 8000bce:	0008      	movs	r0, r1
 8000bd0:	4770      	bx	lr
 8000bd2:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <__aeabi_f2iz+0x3c>)
 8000bd4:	18d0      	adds	r0, r2, r3
 8000bd6:	e7fb      	b.n	8000bd0 <__aeabi_f2iz+0x2c>
 8000bd8:	3b96      	subs	r3, #150	; 0x96
 8000bda:	4099      	lsls	r1, r3
 8000bdc:	e7f4      	b.n	8000bc8 <__aeabi_f2iz+0x24>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	7fffffff 	.word	0x7fffffff

08000be4 <__aeabi_i2f>:
 8000be4:	b570      	push	{r4, r5, r6, lr}
 8000be6:	2800      	cmp	r0, #0
 8000be8:	d030      	beq.n	8000c4c <__aeabi_i2f+0x68>
 8000bea:	17c3      	asrs	r3, r0, #31
 8000bec:	18c4      	adds	r4, r0, r3
 8000bee:	405c      	eors	r4, r3
 8000bf0:	0fc5      	lsrs	r5, r0, #31
 8000bf2:	0020      	movs	r0, r4
 8000bf4:	f001 fe7a 	bl	80028ec <__clzsi2>
 8000bf8:	239e      	movs	r3, #158	; 0x9e
 8000bfa:	1a1b      	subs	r3, r3, r0
 8000bfc:	2b96      	cmp	r3, #150	; 0x96
 8000bfe:	dc0d      	bgt.n	8000c1c <__aeabi_i2f+0x38>
 8000c00:	2296      	movs	r2, #150	; 0x96
 8000c02:	1ad2      	subs	r2, r2, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	002a      	movs	r2, r5
 8000c08:	0264      	lsls	r4, r4, #9
 8000c0a:	0a64      	lsrs	r4, r4, #9
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	0264      	lsls	r4, r4, #9
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	0a60      	lsrs	r0, r4, #9
 8000c14:	07d2      	lsls	r2, r2, #31
 8000c16:	4318      	orrs	r0, r3
 8000c18:	4310      	orrs	r0, r2
 8000c1a:	bd70      	pop	{r4, r5, r6, pc}
 8000c1c:	2b99      	cmp	r3, #153	; 0x99
 8000c1e:	dc19      	bgt.n	8000c54 <__aeabi_i2f+0x70>
 8000c20:	2299      	movs	r2, #153	; 0x99
 8000c22:	1ad2      	subs	r2, r2, r3
 8000c24:	2a00      	cmp	r2, #0
 8000c26:	dd29      	ble.n	8000c7c <__aeabi_i2f+0x98>
 8000c28:	4094      	lsls	r4, r2
 8000c2a:	0022      	movs	r2, r4
 8000c2c:	4c14      	ldr	r4, [pc, #80]	; (8000c80 <__aeabi_i2f+0x9c>)
 8000c2e:	4014      	ands	r4, r2
 8000c30:	0751      	lsls	r1, r2, #29
 8000c32:	d004      	beq.n	8000c3e <__aeabi_i2f+0x5a>
 8000c34:	210f      	movs	r1, #15
 8000c36:	400a      	ands	r2, r1
 8000c38:	2a04      	cmp	r2, #4
 8000c3a:	d000      	beq.n	8000c3e <__aeabi_i2f+0x5a>
 8000c3c:	3404      	adds	r4, #4
 8000c3e:	0162      	lsls	r2, r4, #5
 8000c40:	d413      	bmi.n	8000c6a <__aeabi_i2f+0x86>
 8000c42:	01a4      	lsls	r4, r4, #6
 8000c44:	0a64      	lsrs	r4, r4, #9
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	002a      	movs	r2, r5
 8000c4a:	e7e0      	b.n	8000c0e <__aeabi_i2f+0x2a>
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2400      	movs	r4, #0
 8000c52:	e7dc      	b.n	8000c0e <__aeabi_i2f+0x2a>
 8000c54:	2205      	movs	r2, #5
 8000c56:	0021      	movs	r1, r4
 8000c58:	1a12      	subs	r2, r2, r0
 8000c5a:	40d1      	lsrs	r1, r2
 8000c5c:	22b9      	movs	r2, #185	; 0xb9
 8000c5e:	1ad2      	subs	r2, r2, r3
 8000c60:	4094      	lsls	r4, r2
 8000c62:	1e62      	subs	r2, r4, #1
 8000c64:	4194      	sbcs	r4, r2
 8000c66:	430c      	orrs	r4, r1
 8000c68:	e7da      	b.n	8000c20 <__aeabi_i2f+0x3c>
 8000c6a:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <__aeabi_i2f+0x9c>)
 8000c6c:	002a      	movs	r2, r5
 8000c6e:	401c      	ands	r4, r3
 8000c70:	239f      	movs	r3, #159	; 0x9f
 8000c72:	01a4      	lsls	r4, r4, #6
 8000c74:	1a1b      	subs	r3, r3, r0
 8000c76:	0a64      	lsrs	r4, r4, #9
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	e7c8      	b.n	8000c0e <__aeabi_i2f+0x2a>
 8000c7c:	0022      	movs	r2, r4
 8000c7e:	e7d5      	b.n	8000c2c <__aeabi_i2f+0x48>
 8000c80:	fbffffff 	.word	0xfbffffff

08000c84 <__aeabi_dadd>:
 8000c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c86:	4645      	mov	r5, r8
 8000c88:	46de      	mov	lr, fp
 8000c8a:	4657      	mov	r7, sl
 8000c8c:	464e      	mov	r6, r9
 8000c8e:	030c      	lsls	r4, r1, #12
 8000c90:	b5e0      	push	{r5, r6, r7, lr}
 8000c92:	004e      	lsls	r6, r1, #1
 8000c94:	0fc9      	lsrs	r1, r1, #31
 8000c96:	4688      	mov	r8, r1
 8000c98:	000d      	movs	r5, r1
 8000c9a:	0a61      	lsrs	r1, r4, #9
 8000c9c:	0f44      	lsrs	r4, r0, #29
 8000c9e:	430c      	orrs	r4, r1
 8000ca0:	00c7      	lsls	r7, r0, #3
 8000ca2:	0319      	lsls	r1, r3, #12
 8000ca4:	0058      	lsls	r0, r3, #1
 8000ca6:	0fdb      	lsrs	r3, r3, #31
 8000ca8:	469b      	mov	fp, r3
 8000caa:	0a4b      	lsrs	r3, r1, #9
 8000cac:	0f51      	lsrs	r1, r2, #29
 8000cae:	430b      	orrs	r3, r1
 8000cb0:	0d76      	lsrs	r6, r6, #21
 8000cb2:	0d40      	lsrs	r0, r0, #21
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	00d2      	lsls	r2, r2, #3
 8000cb8:	45d8      	cmp	r8, fp
 8000cba:	d100      	bne.n	8000cbe <__aeabi_dadd+0x3a>
 8000cbc:	e0ae      	b.n	8000e1c <__aeabi_dadd+0x198>
 8000cbe:	1a35      	subs	r5, r6, r0
 8000cc0:	2d00      	cmp	r5, #0
 8000cc2:	dc00      	bgt.n	8000cc6 <__aeabi_dadd+0x42>
 8000cc4:	e0f6      	b.n	8000eb4 <__aeabi_dadd+0x230>
 8000cc6:	2800      	cmp	r0, #0
 8000cc8:	d10f      	bne.n	8000cea <__aeabi_dadd+0x66>
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	d100      	bne.n	8000cd0 <__aeabi_dadd+0x4c>
 8000cce:	e0db      	b.n	8000e88 <__aeabi_dadd+0x204>
 8000cd0:	1e6b      	subs	r3, r5, #1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d000      	beq.n	8000cd8 <__aeabi_dadd+0x54>
 8000cd6:	e137      	b.n	8000f48 <__aeabi_dadd+0x2c4>
 8000cd8:	1aba      	subs	r2, r7, r2
 8000cda:	4297      	cmp	r7, r2
 8000cdc:	41bf      	sbcs	r7, r7
 8000cde:	1a64      	subs	r4, r4, r1
 8000ce0:	427f      	negs	r7, r7
 8000ce2:	1be4      	subs	r4, r4, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	0017      	movs	r7, r2
 8000ce8:	e024      	b.n	8000d34 <__aeabi_dadd+0xb0>
 8000cea:	4bc6      	ldr	r3, [pc, #792]	; (8001004 <__aeabi_dadd+0x380>)
 8000cec:	429e      	cmp	r6, r3
 8000cee:	d04d      	beq.n	8000d8c <__aeabi_dadd+0x108>
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	041b      	lsls	r3, r3, #16
 8000cf4:	4319      	orrs	r1, r3
 8000cf6:	2d38      	cmp	r5, #56	; 0x38
 8000cf8:	dd00      	ble.n	8000cfc <__aeabi_dadd+0x78>
 8000cfa:	e107      	b.n	8000f0c <__aeabi_dadd+0x288>
 8000cfc:	2d1f      	cmp	r5, #31
 8000cfe:	dd00      	ble.n	8000d02 <__aeabi_dadd+0x7e>
 8000d00:	e138      	b.n	8000f74 <__aeabi_dadd+0x2f0>
 8000d02:	2020      	movs	r0, #32
 8000d04:	1b43      	subs	r3, r0, r5
 8000d06:	469a      	mov	sl, r3
 8000d08:	000b      	movs	r3, r1
 8000d0a:	4650      	mov	r0, sl
 8000d0c:	4083      	lsls	r3, r0
 8000d0e:	4699      	mov	r9, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	4648      	mov	r0, r9
 8000d14:	40eb      	lsrs	r3, r5
 8000d16:	4318      	orrs	r0, r3
 8000d18:	0003      	movs	r3, r0
 8000d1a:	4650      	mov	r0, sl
 8000d1c:	4082      	lsls	r2, r0
 8000d1e:	1e50      	subs	r0, r2, #1
 8000d20:	4182      	sbcs	r2, r0
 8000d22:	40e9      	lsrs	r1, r5
 8000d24:	431a      	orrs	r2, r3
 8000d26:	1aba      	subs	r2, r7, r2
 8000d28:	1a61      	subs	r1, r4, r1
 8000d2a:	4297      	cmp	r7, r2
 8000d2c:	41a4      	sbcs	r4, r4
 8000d2e:	0017      	movs	r7, r2
 8000d30:	4264      	negs	r4, r4
 8000d32:	1b0c      	subs	r4, r1, r4
 8000d34:	0223      	lsls	r3, r4, #8
 8000d36:	d562      	bpl.n	8000dfe <__aeabi_dadd+0x17a>
 8000d38:	0264      	lsls	r4, r4, #9
 8000d3a:	0a65      	lsrs	r5, r4, #9
 8000d3c:	2d00      	cmp	r5, #0
 8000d3e:	d100      	bne.n	8000d42 <__aeabi_dadd+0xbe>
 8000d40:	e0df      	b.n	8000f02 <__aeabi_dadd+0x27e>
 8000d42:	0028      	movs	r0, r5
 8000d44:	f001 fdd2 	bl	80028ec <__clzsi2>
 8000d48:	0003      	movs	r3, r0
 8000d4a:	3b08      	subs	r3, #8
 8000d4c:	2b1f      	cmp	r3, #31
 8000d4e:	dd00      	ble.n	8000d52 <__aeabi_dadd+0xce>
 8000d50:	e0d2      	b.n	8000ef8 <__aeabi_dadd+0x274>
 8000d52:	2220      	movs	r2, #32
 8000d54:	003c      	movs	r4, r7
 8000d56:	1ad2      	subs	r2, r2, r3
 8000d58:	409d      	lsls	r5, r3
 8000d5a:	40d4      	lsrs	r4, r2
 8000d5c:	409f      	lsls	r7, r3
 8000d5e:	4325      	orrs	r5, r4
 8000d60:	429e      	cmp	r6, r3
 8000d62:	dd00      	ble.n	8000d66 <__aeabi_dadd+0xe2>
 8000d64:	e0c4      	b.n	8000ef0 <__aeabi_dadd+0x26c>
 8000d66:	1b9e      	subs	r6, r3, r6
 8000d68:	1c73      	adds	r3, r6, #1
 8000d6a:	2b1f      	cmp	r3, #31
 8000d6c:	dd00      	ble.n	8000d70 <__aeabi_dadd+0xec>
 8000d6e:	e0f1      	b.n	8000f54 <__aeabi_dadd+0x2d0>
 8000d70:	2220      	movs	r2, #32
 8000d72:	0038      	movs	r0, r7
 8000d74:	0029      	movs	r1, r5
 8000d76:	1ad2      	subs	r2, r2, r3
 8000d78:	40d8      	lsrs	r0, r3
 8000d7a:	4091      	lsls	r1, r2
 8000d7c:	4097      	lsls	r7, r2
 8000d7e:	002c      	movs	r4, r5
 8000d80:	4301      	orrs	r1, r0
 8000d82:	1e78      	subs	r0, r7, #1
 8000d84:	4187      	sbcs	r7, r0
 8000d86:	40dc      	lsrs	r4, r3
 8000d88:	2600      	movs	r6, #0
 8000d8a:	430f      	orrs	r7, r1
 8000d8c:	077b      	lsls	r3, r7, #29
 8000d8e:	d009      	beq.n	8000da4 <__aeabi_dadd+0x120>
 8000d90:	230f      	movs	r3, #15
 8000d92:	403b      	ands	r3, r7
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d005      	beq.n	8000da4 <__aeabi_dadd+0x120>
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	42bb      	cmp	r3, r7
 8000d9c:	41bf      	sbcs	r7, r7
 8000d9e:	427f      	negs	r7, r7
 8000da0:	19e4      	adds	r4, r4, r7
 8000da2:	001f      	movs	r7, r3
 8000da4:	0223      	lsls	r3, r4, #8
 8000da6:	d52c      	bpl.n	8000e02 <__aeabi_dadd+0x17e>
 8000da8:	4b96      	ldr	r3, [pc, #600]	; (8001004 <__aeabi_dadd+0x380>)
 8000daa:	3601      	adds	r6, #1
 8000dac:	429e      	cmp	r6, r3
 8000dae:	d100      	bne.n	8000db2 <__aeabi_dadd+0x12e>
 8000db0:	e09a      	b.n	8000ee8 <__aeabi_dadd+0x264>
 8000db2:	4645      	mov	r5, r8
 8000db4:	4b94      	ldr	r3, [pc, #592]	; (8001008 <__aeabi_dadd+0x384>)
 8000db6:	08ff      	lsrs	r7, r7, #3
 8000db8:	401c      	ands	r4, r3
 8000dba:	0760      	lsls	r0, r4, #29
 8000dbc:	0576      	lsls	r6, r6, #21
 8000dbe:	0264      	lsls	r4, r4, #9
 8000dc0:	4307      	orrs	r7, r0
 8000dc2:	0b24      	lsrs	r4, r4, #12
 8000dc4:	0d76      	lsrs	r6, r6, #21
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	0324      	lsls	r4, r4, #12
 8000dca:	0b23      	lsrs	r3, r4, #12
 8000dcc:	0d0c      	lsrs	r4, r1, #20
 8000dce:	4a8f      	ldr	r2, [pc, #572]	; (800100c <__aeabi_dadd+0x388>)
 8000dd0:	0524      	lsls	r4, r4, #20
 8000dd2:	431c      	orrs	r4, r3
 8000dd4:	4014      	ands	r4, r2
 8000dd6:	0533      	lsls	r3, r6, #20
 8000dd8:	4323      	orrs	r3, r4
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	07ed      	lsls	r5, r5, #31
 8000dde:	085b      	lsrs	r3, r3, #1
 8000de0:	432b      	orrs	r3, r5
 8000de2:	0038      	movs	r0, r7
 8000de4:	0019      	movs	r1, r3
 8000de6:	bc3c      	pop	{r2, r3, r4, r5}
 8000de8:	4690      	mov	r8, r2
 8000dea:	4699      	mov	r9, r3
 8000dec:	46a2      	mov	sl, r4
 8000dee:	46ab      	mov	fp, r5
 8000df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000df2:	4664      	mov	r4, ip
 8000df4:	4304      	orrs	r4, r0
 8000df6:	d100      	bne.n	8000dfa <__aeabi_dadd+0x176>
 8000df8:	e211      	b.n	800121e <__aeabi_dadd+0x59a>
 8000dfa:	0004      	movs	r4, r0
 8000dfc:	4667      	mov	r7, ip
 8000dfe:	077b      	lsls	r3, r7, #29
 8000e00:	d1c6      	bne.n	8000d90 <__aeabi_dadd+0x10c>
 8000e02:	4645      	mov	r5, r8
 8000e04:	0760      	lsls	r0, r4, #29
 8000e06:	08ff      	lsrs	r7, r7, #3
 8000e08:	4307      	orrs	r7, r0
 8000e0a:	08e4      	lsrs	r4, r4, #3
 8000e0c:	4b7d      	ldr	r3, [pc, #500]	; (8001004 <__aeabi_dadd+0x380>)
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d030      	beq.n	8000e74 <__aeabi_dadd+0x1f0>
 8000e12:	0324      	lsls	r4, r4, #12
 8000e14:	0576      	lsls	r6, r6, #21
 8000e16:	0b24      	lsrs	r4, r4, #12
 8000e18:	0d76      	lsrs	r6, r6, #21
 8000e1a:	e7d4      	b.n	8000dc6 <__aeabi_dadd+0x142>
 8000e1c:	1a33      	subs	r3, r6, r0
 8000e1e:	469a      	mov	sl, r3
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dd78      	ble.n	8000f16 <__aeabi_dadd+0x292>
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d031      	beq.n	8000e8c <__aeabi_dadd+0x208>
 8000e28:	4876      	ldr	r0, [pc, #472]	; (8001004 <__aeabi_dadd+0x380>)
 8000e2a:	4286      	cmp	r6, r0
 8000e2c:	d0ae      	beq.n	8000d8c <__aeabi_dadd+0x108>
 8000e2e:	2080      	movs	r0, #128	; 0x80
 8000e30:	0400      	lsls	r0, r0, #16
 8000e32:	4301      	orrs	r1, r0
 8000e34:	4653      	mov	r3, sl
 8000e36:	2b38      	cmp	r3, #56	; 0x38
 8000e38:	dc00      	bgt.n	8000e3c <__aeabi_dadd+0x1b8>
 8000e3a:	e0e9      	b.n	8001010 <__aeabi_dadd+0x38c>
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	1e51      	subs	r1, r2, #1
 8000e40:	418a      	sbcs	r2, r1
 8000e42:	2100      	movs	r1, #0
 8000e44:	19d2      	adds	r2, r2, r7
 8000e46:	42ba      	cmp	r2, r7
 8000e48:	41bf      	sbcs	r7, r7
 8000e4a:	1909      	adds	r1, r1, r4
 8000e4c:	427c      	negs	r4, r7
 8000e4e:	0017      	movs	r7, r2
 8000e50:	190c      	adds	r4, r1, r4
 8000e52:	0223      	lsls	r3, r4, #8
 8000e54:	d5d3      	bpl.n	8000dfe <__aeabi_dadd+0x17a>
 8000e56:	4b6b      	ldr	r3, [pc, #428]	; (8001004 <__aeabi_dadd+0x380>)
 8000e58:	3601      	adds	r6, #1
 8000e5a:	429e      	cmp	r6, r3
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_dadd+0x1dc>
 8000e5e:	e13a      	b.n	80010d6 <__aeabi_dadd+0x452>
 8000e60:	2001      	movs	r0, #1
 8000e62:	4b69      	ldr	r3, [pc, #420]	; (8001008 <__aeabi_dadd+0x384>)
 8000e64:	401c      	ands	r4, r3
 8000e66:	087b      	lsrs	r3, r7, #1
 8000e68:	4007      	ands	r7, r0
 8000e6a:	431f      	orrs	r7, r3
 8000e6c:	07e0      	lsls	r0, r4, #31
 8000e6e:	4307      	orrs	r7, r0
 8000e70:	0864      	lsrs	r4, r4, #1
 8000e72:	e78b      	b.n	8000d8c <__aeabi_dadd+0x108>
 8000e74:	0023      	movs	r3, r4
 8000e76:	433b      	orrs	r3, r7
 8000e78:	d100      	bne.n	8000e7c <__aeabi_dadd+0x1f8>
 8000e7a:	e1cb      	b.n	8001214 <__aeabi_dadd+0x590>
 8000e7c:	2280      	movs	r2, #128	; 0x80
 8000e7e:	0312      	lsls	r2, r2, #12
 8000e80:	4314      	orrs	r4, r2
 8000e82:	0324      	lsls	r4, r4, #12
 8000e84:	0b24      	lsrs	r4, r4, #12
 8000e86:	e79e      	b.n	8000dc6 <__aeabi_dadd+0x142>
 8000e88:	002e      	movs	r6, r5
 8000e8a:	e77f      	b.n	8000d8c <__aeabi_dadd+0x108>
 8000e8c:	0008      	movs	r0, r1
 8000e8e:	4310      	orrs	r0, r2
 8000e90:	d100      	bne.n	8000e94 <__aeabi_dadd+0x210>
 8000e92:	e0b4      	b.n	8000ffe <__aeabi_dadd+0x37a>
 8000e94:	1e58      	subs	r0, r3, #1
 8000e96:	2800      	cmp	r0, #0
 8000e98:	d000      	beq.n	8000e9c <__aeabi_dadd+0x218>
 8000e9a:	e0de      	b.n	800105a <__aeabi_dadd+0x3d6>
 8000e9c:	18ba      	adds	r2, r7, r2
 8000e9e:	42ba      	cmp	r2, r7
 8000ea0:	419b      	sbcs	r3, r3
 8000ea2:	1864      	adds	r4, r4, r1
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	0017      	movs	r7, r2
 8000eaa:	2601      	movs	r6, #1
 8000eac:	0223      	lsls	r3, r4, #8
 8000eae:	d5a6      	bpl.n	8000dfe <__aeabi_dadd+0x17a>
 8000eb0:	2602      	movs	r6, #2
 8000eb2:	e7d5      	b.n	8000e60 <__aeabi_dadd+0x1dc>
 8000eb4:	2d00      	cmp	r5, #0
 8000eb6:	d16e      	bne.n	8000f96 <__aeabi_dadd+0x312>
 8000eb8:	1c70      	adds	r0, r6, #1
 8000eba:	0540      	lsls	r0, r0, #21
 8000ebc:	0d40      	lsrs	r0, r0, #21
 8000ebe:	2801      	cmp	r0, #1
 8000ec0:	dc00      	bgt.n	8000ec4 <__aeabi_dadd+0x240>
 8000ec2:	e0f9      	b.n	80010b8 <__aeabi_dadd+0x434>
 8000ec4:	1ab8      	subs	r0, r7, r2
 8000ec6:	4684      	mov	ip, r0
 8000ec8:	4287      	cmp	r7, r0
 8000eca:	4180      	sbcs	r0, r0
 8000ecc:	1ae5      	subs	r5, r4, r3
 8000ece:	4240      	negs	r0, r0
 8000ed0:	1a2d      	subs	r5, r5, r0
 8000ed2:	0228      	lsls	r0, r5, #8
 8000ed4:	d400      	bmi.n	8000ed8 <__aeabi_dadd+0x254>
 8000ed6:	e089      	b.n	8000fec <__aeabi_dadd+0x368>
 8000ed8:	1bd7      	subs	r7, r2, r7
 8000eda:	42ba      	cmp	r2, r7
 8000edc:	4192      	sbcs	r2, r2
 8000ede:	1b1c      	subs	r4, r3, r4
 8000ee0:	4252      	negs	r2, r2
 8000ee2:	1aa5      	subs	r5, r4, r2
 8000ee4:	46d8      	mov	r8, fp
 8000ee6:	e729      	b.n	8000d3c <__aeabi_dadd+0xb8>
 8000ee8:	4645      	mov	r5, r8
 8000eea:	2400      	movs	r4, #0
 8000eec:	2700      	movs	r7, #0
 8000eee:	e76a      	b.n	8000dc6 <__aeabi_dadd+0x142>
 8000ef0:	4c45      	ldr	r4, [pc, #276]	; (8001008 <__aeabi_dadd+0x384>)
 8000ef2:	1af6      	subs	r6, r6, r3
 8000ef4:	402c      	ands	r4, r5
 8000ef6:	e749      	b.n	8000d8c <__aeabi_dadd+0x108>
 8000ef8:	003d      	movs	r5, r7
 8000efa:	3828      	subs	r0, #40	; 0x28
 8000efc:	4085      	lsls	r5, r0
 8000efe:	2700      	movs	r7, #0
 8000f00:	e72e      	b.n	8000d60 <__aeabi_dadd+0xdc>
 8000f02:	0038      	movs	r0, r7
 8000f04:	f001 fcf2 	bl	80028ec <__clzsi2>
 8000f08:	3020      	adds	r0, #32
 8000f0a:	e71d      	b.n	8000d48 <__aeabi_dadd+0xc4>
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	1e51      	subs	r1, r2, #1
 8000f10:	418a      	sbcs	r2, r1
 8000f12:	2100      	movs	r1, #0
 8000f14:	e707      	b.n	8000d26 <__aeabi_dadd+0xa2>
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d000      	beq.n	8000f1c <__aeabi_dadd+0x298>
 8000f1a:	e0f3      	b.n	8001104 <__aeabi_dadd+0x480>
 8000f1c:	1c70      	adds	r0, r6, #1
 8000f1e:	0543      	lsls	r3, r0, #21
 8000f20:	0d5b      	lsrs	r3, r3, #21
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	dc00      	bgt.n	8000f28 <__aeabi_dadd+0x2a4>
 8000f26:	e0ad      	b.n	8001084 <__aeabi_dadd+0x400>
 8000f28:	4b36      	ldr	r3, [pc, #216]	; (8001004 <__aeabi_dadd+0x380>)
 8000f2a:	4298      	cmp	r0, r3
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_dadd+0x2ac>
 8000f2e:	e0d1      	b.n	80010d4 <__aeabi_dadd+0x450>
 8000f30:	18ba      	adds	r2, r7, r2
 8000f32:	42ba      	cmp	r2, r7
 8000f34:	41bf      	sbcs	r7, r7
 8000f36:	1864      	adds	r4, r4, r1
 8000f38:	427f      	negs	r7, r7
 8000f3a:	19e4      	adds	r4, r4, r7
 8000f3c:	07e7      	lsls	r7, r4, #31
 8000f3e:	0852      	lsrs	r2, r2, #1
 8000f40:	4317      	orrs	r7, r2
 8000f42:	0864      	lsrs	r4, r4, #1
 8000f44:	0006      	movs	r6, r0
 8000f46:	e721      	b.n	8000d8c <__aeabi_dadd+0x108>
 8000f48:	482e      	ldr	r0, [pc, #184]	; (8001004 <__aeabi_dadd+0x380>)
 8000f4a:	4285      	cmp	r5, r0
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_dadd+0x2cc>
 8000f4e:	e093      	b.n	8001078 <__aeabi_dadd+0x3f4>
 8000f50:	001d      	movs	r5, r3
 8000f52:	e6d0      	b.n	8000cf6 <__aeabi_dadd+0x72>
 8000f54:	0029      	movs	r1, r5
 8000f56:	3e1f      	subs	r6, #31
 8000f58:	40f1      	lsrs	r1, r6
 8000f5a:	2b20      	cmp	r3, #32
 8000f5c:	d100      	bne.n	8000f60 <__aeabi_dadd+0x2dc>
 8000f5e:	e08d      	b.n	800107c <__aeabi_dadd+0x3f8>
 8000f60:	2240      	movs	r2, #64	; 0x40
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432f      	orrs	r7, r5
 8000f68:	1e7d      	subs	r5, r7, #1
 8000f6a:	41af      	sbcs	r7, r5
 8000f6c:	2400      	movs	r4, #0
 8000f6e:	430f      	orrs	r7, r1
 8000f70:	2600      	movs	r6, #0
 8000f72:	e744      	b.n	8000dfe <__aeabi_dadd+0x17a>
 8000f74:	002b      	movs	r3, r5
 8000f76:	0008      	movs	r0, r1
 8000f78:	3b20      	subs	r3, #32
 8000f7a:	40d8      	lsrs	r0, r3
 8000f7c:	0003      	movs	r3, r0
 8000f7e:	2d20      	cmp	r5, #32
 8000f80:	d100      	bne.n	8000f84 <__aeabi_dadd+0x300>
 8000f82:	e07d      	b.n	8001080 <__aeabi_dadd+0x3fc>
 8000f84:	2040      	movs	r0, #64	; 0x40
 8000f86:	1b45      	subs	r5, r0, r5
 8000f88:	40a9      	lsls	r1, r5
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	1e51      	subs	r1, r2, #1
 8000f8e:	418a      	sbcs	r2, r1
 8000f90:	2100      	movs	r1, #0
 8000f92:	431a      	orrs	r2, r3
 8000f94:	e6c7      	b.n	8000d26 <__aeabi_dadd+0xa2>
 8000f96:	2e00      	cmp	r6, #0
 8000f98:	d050      	beq.n	800103c <__aeabi_dadd+0x3b8>
 8000f9a:	4e1a      	ldr	r6, [pc, #104]	; (8001004 <__aeabi_dadd+0x380>)
 8000f9c:	42b0      	cmp	r0, r6
 8000f9e:	d057      	beq.n	8001050 <__aeabi_dadd+0x3cc>
 8000fa0:	2680      	movs	r6, #128	; 0x80
 8000fa2:	426b      	negs	r3, r5
 8000fa4:	4699      	mov	r9, r3
 8000fa6:	0436      	lsls	r6, r6, #16
 8000fa8:	4334      	orrs	r4, r6
 8000faa:	464b      	mov	r3, r9
 8000fac:	2b38      	cmp	r3, #56	; 0x38
 8000fae:	dd00      	ble.n	8000fb2 <__aeabi_dadd+0x32e>
 8000fb0:	e0d6      	b.n	8001160 <__aeabi_dadd+0x4dc>
 8000fb2:	2b1f      	cmp	r3, #31
 8000fb4:	dd00      	ble.n	8000fb8 <__aeabi_dadd+0x334>
 8000fb6:	e135      	b.n	8001224 <__aeabi_dadd+0x5a0>
 8000fb8:	2620      	movs	r6, #32
 8000fba:	1af5      	subs	r5, r6, r3
 8000fbc:	0026      	movs	r6, r4
 8000fbe:	40ae      	lsls	r6, r5
 8000fc0:	46b2      	mov	sl, r6
 8000fc2:	003e      	movs	r6, r7
 8000fc4:	40de      	lsrs	r6, r3
 8000fc6:	46ac      	mov	ip, r5
 8000fc8:	0035      	movs	r5, r6
 8000fca:	4656      	mov	r6, sl
 8000fcc:	432e      	orrs	r6, r5
 8000fce:	4665      	mov	r5, ip
 8000fd0:	40af      	lsls	r7, r5
 8000fd2:	1e7d      	subs	r5, r7, #1
 8000fd4:	41af      	sbcs	r7, r5
 8000fd6:	40dc      	lsrs	r4, r3
 8000fd8:	4337      	orrs	r7, r6
 8000fda:	1bd7      	subs	r7, r2, r7
 8000fdc:	42ba      	cmp	r2, r7
 8000fde:	4192      	sbcs	r2, r2
 8000fe0:	1b0c      	subs	r4, r1, r4
 8000fe2:	4252      	negs	r2, r2
 8000fe4:	1aa4      	subs	r4, r4, r2
 8000fe6:	0006      	movs	r6, r0
 8000fe8:	46d8      	mov	r8, fp
 8000fea:	e6a3      	b.n	8000d34 <__aeabi_dadd+0xb0>
 8000fec:	4664      	mov	r4, ip
 8000fee:	4667      	mov	r7, ip
 8000ff0:	432c      	orrs	r4, r5
 8000ff2:	d000      	beq.n	8000ff6 <__aeabi_dadd+0x372>
 8000ff4:	e6a2      	b.n	8000d3c <__aeabi_dadd+0xb8>
 8000ff6:	2500      	movs	r5, #0
 8000ff8:	2600      	movs	r6, #0
 8000ffa:	2700      	movs	r7, #0
 8000ffc:	e706      	b.n	8000e0c <__aeabi_dadd+0x188>
 8000ffe:	001e      	movs	r6, r3
 8001000:	e6c4      	b.n	8000d8c <__aeabi_dadd+0x108>
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	000007ff 	.word	0x000007ff
 8001008:	ff7fffff 	.word	0xff7fffff
 800100c:	800fffff 	.word	0x800fffff
 8001010:	2b1f      	cmp	r3, #31
 8001012:	dc63      	bgt.n	80010dc <__aeabi_dadd+0x458>
 8001014:	2020      	movs	r0, #32
 8001016:	1ac3      	subs	r3, r0, r3
 8001018:	0008      	movs	r0, r1
 800101a:	4098      	lsls	r0, r3
 800101c:	469c      	mov	ip, r3
 800101e:	4683      	mov	fp, r0
 8001020:	4653      	mov	r3, sl
 8001022:	0010      	movs	r0, r2
 8001024:	40d8      	lsrs	r0, r3
 8001026:	0003      	movs	r3, r0
 8001028:	4658      	mov	r0, fp
 800102a:	4318      	orrs	r0, r3
 800102c:	4663      	mov	r3, ip
 800102e:	409a      	lsls	r2, r3
 8001030:	1e53      	subs	r3, r2, #1
 8001032:	419a      	sbcs	r2, r3
 8001034:	4653      	mov	r3, sl
 8001036:	4302      	orrs	r2, r0
 8001038:	40d9      	lsrs	r1, r3
 800103a:	e703      	b.n	8000e44 <__aeabi_dadd+0x1c0>
 800103c:	0026      	movs	r6, r4
 800103e:	433e      	orrs	r6, r7
 8001040:	d006      	beq.n	8001050 <__aeabi_dadd+0x3cc>
 8001042:	43eb      	mvns	r3, r5
 8001044:	4699      	mov	r9, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d0c7      	beq.n	8000fda <__aeabi_dadd+0x356>
 800104a:	4e94      	ldr	r6, [pc, #592]	; (800129c <__aeabi_dadd+0x618>)
 800104c:	42b0      	cmp	r0, r6
 800104e:	d1ac      	bne.n	8000faa <__aeabi_dadd+0x326>
 8001050:	000c      	movs	r4, r1
 8001052:	0017      	movs	r7, r2
 8001054:	0006      	movs	r6, r0
 8001056:	46d8      	mov	r8, fp
 8001058:	e698      	b.n	8000d8c <__aeabi_dadd+0x108>
 800105a:	4b90      	ldr	r3, [pc, #576]	; (800129c <__aeabi_dadd+0x618>)
 800105c:	459a      	cmp	sl, r3
 800105e:	d00b      	beq.n	8001078 <__aeabi_dadd+0x3f4>
 8001060:	4682      	mov	sl, r0
 8001062:	e6e7      	b.n	8000e34 <__aeabi_dadd+0x1b0>
 8001064:	2800      	cmp	r0, #0
 8001066:	d000      	beq.n	800106a <__aeabi_dadd+0x3e6>
 8001068:	e09e      	b.n	80011a8 <__aeabi_dadd+0x524>
 800106a:	0018      	movs	r0, r3
 800106c:	4310      	orrs	r0, r2
 800106e:	d100      	bne.n	8001072 <__aeabi_dadd+0x3ee>
 8001070:	e0e9      	b.n	8001246 <__aeabi_dadd+0x5c2>
 8001072:	001c      	movs	r4, r3
 8001074:	0017      	movs	r7, r2
 8001076:	46d8      	mov	r8, fp
 8001078:	4e88      	ldr	r6, [pc, #544]	; (800129c <__aeabi_dadd+0x618>)
 800107a:	e687      	b.n	8000d8c <__aeabi_dadd+0x108>
 800107c:	2500      	movs	r5, #0
 800107e:	e772      	b.n	8000f66 <__aeabi_dadd+0x2e2>
 8001080:	2100      	movs	r1, #0
 8001082:	e782      	b.n	8000f8a <__aeabi_dadd+0x306>
 8001084:	0023      	movs	r3, r4
 8001086:	433b      	orrs	r3, r7
 8001088:	2e00      	cmp	r6, #0
 800108a:	d000      	beq.n	800108e <__aeabi_dadd+0x40a>
 800108c:	e0ab      	b.n	80011e6 <__aeabi_dadd+0x562>
 800108e:	2b00      	cmp	r3, #0
 8001090:	d100      	bne.n	8001094 <__aeabi_dadd+0x410>
 8001092:	e0e7      	b.n	8001264 <__aeabi_dadd+0x5e0>
 8001094:	000b      	movs	r3, r1
 8001096:	4313      	orrs	r3, r2
 8001098:	d100      	bne.n	800109c <__aeabi_dadd+0x418>
 800109a:	e677      	b.n	8000d8c <__aeabi_dadd+0x108>
 800109c:	18ba      	adds	r2, r7, r2
 800109e:	42ba      	cmp	r2, r7
 80010a0:	41bf      	sbcs	r7, r7
 80010a2:	1864      	adds	r4, r4, r1
 80010a4:	427f      	negs	r7, r7
 80010a6:	19e4      	adds	r4, r4, r7
 80010a8:	0223      	lsls	r3, r4, #8
 80010aa:	d400      	bmi.n	80010ae <__aeabi_dadd+0x42a>
 80010ac:	e0f2      	b.n	8001294 <__aeabi_dadd+0x610>
 80010ae:	4b7c      	ldr	r3, [pc, #496]	; (80012a0 <__aeabi_dadd+0x61c>)
 80010b0:	0017      	movs	r7, r2
 80010b2:	401c      	ands	r4, r3
 80010b4:	0006      	movs	r6, r0
 80010b6:	e669      	b.n	8000d8c <__aeabi_dadd+0x108>
 80010b8:	0020      	movs	r0, r4
 80010ba:	4338      	orrs	r0, r7
 80010bc:	2e00      	cmp	r6, #0
 80010be:	d1d1      	bne.n	8001064 <__aeabi_dadd+0x3e0>
 80010c0:	2800      	cmp	r0, #0
 80010c2:	d15b      	bne.n	800117c <__aeabi_dadd+0x4f8>
 80010c4:	001c      	movs	r4, r3
 80010c6:	4314      	orrs	r4, r2
 80010c8:	d100      	bne.n	80010cc <__aeabi_dadd+0x448>
 80010ca:	e0a8      	b.n	800121e <__aeabi_dadd+0x59a>
 80010cc:	001c      	movs	r4, r3
 80010ce:	0017      	movs	r7, r2
 80010d0:	46d8      	mov	r8, fp
 80010d2:	e65b      	b.n	8000d8c <__aeabi_dadd+0x108>
 80010d4:	0006      	movs	r6, r0
 80010d6:	2400      	movs	r4, #0
 80010d8:	2700      	movs	r7, #0
 80010da:	e697      	b.n	8000e0c <__aeabi_dadd+0x188>
 80010dc:	4650      	mov	r0, sl
 80010de:	000b      	movs	r3, r1
 80010e0:	3820      	subs	r0, #32
 80010e2:	40c3      	lsrs	r3, r0
 80010e4:	4699      	mov	r9, r3
 80010e6:	4653      	mov	r3, sl
 80010e8:	2b20      	cmp	r3, #32
 80010ea:	d100      	bne.n	80010ee <__aeabi_dadd+0x46a>
 80010ec:	e095      	b.n	800121a <__aeabi_dadd+0x596>
 80010ee:	2340      	movs	r3, #64	; 0x40
 80010f0:	4650      	mov	r0, sl
 80010f2:	1a1b      	subs	r3, r3, r0
 80010f4:	4099      	lsls	r1, r3
 80010f6:	430a      	orrs	r2, r1
 80010f8:	1e51      	subs	r1, r2, #1
 80010fa:	418a      	sbcs	r2, r1
 80010fc:	464b      	mov	r3, r9
 80010fe:	2100      	movs	r1, #0
 8001100:	431a      	orrs	r2, r3
 8001102:	e69f      	b.n	8000e44 <__aeabi_dadd+0x1c0>
 8001104:	2e00      	cmp	r6, #0
 8001106:	d130      	bne.n	800116a <__aeabi_dadd+0x4e6>
 8001108:	0026      	movs	r6, r4
 800110a:	433e      	orrs	r6, r7
 800110c:	d067      	beq.n	80011de <__aeabi_dadd+0x55a>
 800110e:	43db      	mvns	r3, r3
 8001110:	469a      	mov	sl, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	d01c      	beq.n	8001150 <__aeabi_dadd+0x4cc>
 8001116:	4e61      	ldr	r6, [pc, #388]	; (800129c <__aeabi_dadd+0x618>)
 8001118:	42b0      	cmp	r0, r6
 800111a:	d060      	beq.n	80011de <__aeabi_dadd+0x55a>
 800111c:	4653      	mov	r3, sl
 800111e:	2b38      	cmp	r3, #56	; 0x38
 8001120:	dd00      	ble.n	8001124 <__aeabi_dadd+0x4a0>
 8001122:	e096      	b.n	8001252 <__aeabi_dadd+0x5ce>
 8001124:	2b1f      	cmp	r3, #31
 8001126:	dd00      	ble.n	800112a <__aeabi_dadd+0x4a6>
 8001128:	e09f      	b.n	800126a <__aeabi_dadd+0x5e6>
 800112a:	2620      	movs	r6, #32
 800112c:	1af3      	subs	r3, r6, r3
 800112e:	0026      	movs	r6, r4
 8001130:	409e      	lsls	r6, r3
 8001132:	469c      	mov	ip, r3
 8001134:	46b3      	mov	fp, r6
 8001136:	4653      	mov	r3, sl
 8001138:	003e      	movs	r6, r7
 800113a:	40de      	lsrs	r6, r3
 800113c:	0033      	movs	r3, r6
 800113e:	465e      	mov	r6, fp
 8001140:	431e      	orrs	r6, r3
 8001142:	4663      	mov	r3, ip
 8001144:	409f      	lsls	r7, r3
 8001146:	1e7b      	subs	r3, r7, #1
 8001148:	419f      	sbcs	r7, r3
 800114a:	4653      	mov	r3, sl
 800114c:	40dc      	lsrs	r4, r3
 800114e:	4337      	orrs	r7, r6
 8001150:	18bf      	adds	r7, r7, r2
 8001152:	4297      	cmp	r7, r2
 8001154:	4192      	sbcs	r2, r2
 8001156:	1864      	adds	r4, r4, r1
 8001158:	4252      	negs	r2, r2
 800115a:	18a4      	adds	r4, r4, r2
 800115c:	0006      	movs	r6, r0
 800115e:	e678      	b.n	8000e52 <__aeabi_dadd+0x1ce>
 8001160:	4327      	orrs	r7, r4
 8001162:	1e7c      	subs	r4, r7, #1
 8001164:	41a7      	sbcs	r7, r4
 8001166:	2400      	movs	r4, #0
 8001168:	e737      	b.n	8000fda <__aeabi_dadd+0x356>
 800116a:	4e4c      	ldr	r6, [pc, #304]	; (800129c <__aeabi_dadd+0x618>)
 800116c:	42b0      	cmp	r0, r6
 800116e:	d036      	beq.n	80011de <__aeabi_dadd+0x55a>
 8001170:	2680      	movs	r6, #128	; 0x80
 8001172:	425b      	negs	r3, r3
 8001174:	0436      	lsls	r6, r6, #16
 8001176:	469a      	mov	sl, r3
 8001178:	4334      	orrs	r4, r6
 800117a:	e7cf      	b.n	800111c <__aeabi_dadd+0x498>
 800117c:	0018      	movs	r0, r3
 800117e:	4310      	orrs	r0, r2
 8001180:	d100      	bne.n	8001184 <__aeabi_dadd+0x500>
 8001182:	e603      	b.n	8000d8c <__aeabi_dadd+0x108>
 8001184:	1ab8      	subs	r0, r7, r2
 8001186:	4684      	mov	ip, r0
 8001188:	4567      	cmp	r7, ip
 800118a:	41ad      	sbcs	r5, r5
 800118c:	1ae0      	subs	r0, r4, r3
 800118e:	426d      	negs	r5, r5
 8001190:	1b40      	subs	r0, r0, r5
 8001192:	0205      	lsls	r5, r0, #8
 8001194:	d400      	bmi.n	8001198 <__aeabi_dadd+0x514>
 8001196:	e62c      	b.n	8000df2 <__aeabi_dadd+0x16e>
 8001198:	1bd7      	subs	r7, r2, r7
 800119a:	42ba      	cmp	r2, r7
 800119c:	4192      	sbcs	r2, r2
 800119e:	1b1c      	subs	r4, r3, r4
 80011a0:	4252      	negs	r2, r2
 80011a2:	1aa4      	subs	r4, r4, r2
 80011a4:	46d8      	mov	r8, fp
 80011a6:	e5f1      	b.n	8000d8c <__aeabi_dadd+0x108>
 80011a8:	0018      	movs	r0, r3
 80011aa:	4310      	orrs	r0, r2
 80011ac:	d100      	bne.n	80011b0 <__aeabi_dadd+0x52c>
 80011ae:	e763      	b.n	8001078 <__aeabi_dadd+0x3f4>
 80011b0:	08f8      	lsrs	r0, r7, #3
 80011b2:	0767      	lsls	r7, r4, #29
 80011b4:	4307      	orrs	r7, r0
 80011b6:	2080      	movs	r0, #128	; 0x80
 80011b8:	08e4      	lsrs	r4, r4, #3
 80011ba:	0300      	lsls	r0, r0, #12
 80011bc:	4204      	tst	r4, r0
 80011be:	d008      	beq.n	80011d2 <__aeabi_dadd+0x54e>
 80011c0:	08dd      	lsrs	r5, r3, #3
 80011c2:	4205      	tst	r5, r0
 80011c4:	d105      	bne.n	80011d2 <__aeabi_dadd+0x54e>
 80011c6:	08d2      	lsrs	r2, r2, #3
 80011c8:	0759      	lsls	r1, r3, #29
 80011ca:	4311      	orrs	r1, r2
 80011cc:	000f      	movs	r7, r1
 80011ce:	002c      	movs	r4, r5
 80011d0:	46d8      	mov	r8, fp
 80011d2:	0f7b      	lsrs	r3, r7, #29
 80011d4:	00e4      	lsls	r4, r4, #3
 80011d6:	431c      	orrs	r4, r3
 80011d8:	00ff      	lsls	r7, r7, #3
 80011da:	4e30      	ldr	r6, [pc, #192]	; (800129c <__aeabi_dadd+0x618>)
 80011dc:	e5d6      	b.n	8000d8c <__aeabi_dadd+0x108>
 80011de:	000c      	movs	r4, r1
 80011e0:	0017      	movs	r7, r2
 80011e2:	0006      	movs	r6, r0
 80011e4:	e5d2      	b.n	8000d8c <__aeabi_dadd+0x108>
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d038      	beq.n	800125c <__aeabi_dadd+0x5d8>
 80011ea:	000b      	movs	r3, r1
 80011ec:	4313      	orrs	r3, r2
 80011ee:	d100      	bne.n	80011f2 <__aeabi_dadd+0x56e>
 80011f0:	e742      	b.n	8001078 <__aeabi_dadd+0x3f4>
 80011f2:	08f8      	lsrs	r0, r7, #3
 80011f4:	0767      	lsls	r7, r4, #29
 80011f6:	4307      	orrs	r7, r0
 80011f8:	2080      	movs	r0, #128	; 0x80
 80011fa:	08e4      	lsrs	r4, r4, #3
 80011fc:	0300      	lsls	r0, r0, #12
 80011fe:	4204      	tst	r4, r0
 8001200:	d0e7      	beq.n	80011d2 <__aeabi_dadd+0x54e>
 8001202:	08cb      	lsrs	r3, r1, #3
 8001204:	4203      	tst	r3, r0
 8001206:	d1e4      	bne.n	80011d2 <__aeabi_dadd+0x54e>
 8001208:	08d2      	lsrs	r2, r2, #3
 800120a:	0749      	lsls	r1, r1, #29
 800120c:	4311      	orrs	r1, r2
 800120e:	000f      	movs	r7, r1
 8001210:	001c      	movs	r4, r3
 8001212:	e7de      	b.n	80011d2 <__aeabi_dadd+0x54e>
 8001214:	2700      	movs	r7, #0
 8001216:	2400      	movs	r4, #0
 8001218:	e5d5      	b.n	8000dc6 <__aeabi_dadd+0x142>
 800121a:	2100      	movs	r1, #0
 800121c:	e76b      	b.n	80010f6 <__aeabi_dadd+0x472>
 800121e:	2500      	movs	r5, #0
 8001220:	2700      	movs	r7, #0
 8001222:	e5f3      	b.n	8000e0c <__aeabi_dadd+0x188>
 8001224:	464e      	mov	r6, r9
 8001226:	0025      	movs	r5, r4
 8001228:	3e20      	subs	r6, #32
 800122a:	40f5      	lsrs	r5, r6
 800122c:	464b      	mov	r3, r9
 800122e:	002e      	movs	r6, r5
 8001230:	2b20      	cmp	r3, #32
 8001232:	d02d      	beq.n	8001290 <__aeabi_dadd+0x60c>
 8001234:	2540      	movs	r5, #64	; 0x40
 8001236:	1aed      	subs	r5, r5, r3
 8001238:	40ac      	lsls	r4, r5
 800123a:	4327      	orrs	r7, r4
 800123c:	1e7c      	subs	r4, r7, #1
 800123e:	41a7      	sbcs	r7, r4
 8001240:	2400      	movs	r4, #0
 8001242:	4337      	orrs	r7, r6
 8001244:	e6c9      	b.n	8000fda <__aeabi_dadd+0x356>
 8001246:	2480      	movs	r4, #128	; 0x80
 8001248:	2500      	movs	r5, #0
 800124a:	0324      	lsls	r4, r4, #12
 800124c:	4e13      	ldr	r6, [pc, #76]	; (800129c <__aeabi_dadd+0x618>)
 800124e:	2700      	movs	r7, #0
 8001250:	e5dc      	b.n	8000e0c <__aeabi_dadd+0x188>
 8001252:	4327      	orrs	r7, r4
 8001254:	1e7c      	subs	r4, r7, #1
 8001256:	41a7      	sbcs	r7, r4
 8001258:	2400      	movs	r4, #0
 800125a:	e779      	b.n	8001150 <__aeabi_dadd+0x4cc>
 800125c:	000c      	movs	r4, r1
 800125e:	0017      	movs	r7, r2
 8001260:	4e0e      	ldr	r6, [pc, #56]	; (800129c <__aeabi_dadd+0x618>)
 8001262:	e593      	b.n	8000d8c <__aeabi_dadd+0x108>
 8001264:	000c      	movs	r4, r1
 8001266:	0017      	movs	r7, r2
 8001268:	e590      	b.n	8000d8c <__aeabi_dadd+0x108>
 800126a:	4656      	mov	r6, sl
 800126c:	0023      	movs	r3, r4
 800126e:	3e20      	subs	r6, #32
 8001270:	40f3      	lsrs	r3, r6
 8001272:	4699      	mov	r9, r3
 8001274:	4653      	mov	r3, sl
 8001276:	2b20      	cmp	r3, #32
 8001278:	d00e      	beq.n	8001298 <__aeabi_dadd+0x614>
 800127a:	2340      	movs	r3, #64	; 0x40
 800127c:	4656      	mov	r6, sl
 800127e:	1b9b      	subs	r3, r3, r6
 8001280:	409c      	lsls	r4, r3
 8001282:	4327      	orrs	r7, r4
 8001284:	1e7c      	subs	r4, r7, #1
 8001286:	41a7      	sbcs	r7, r4
 8001288:	464b      	mov	r3, r9
 800128a:	2400      	movs	r4, #0
 800128c:	431f      	orrs	r7, r3
 800128e:	e75f      	b.n	8001150 <__aeabi_dadd+0x4cc>
 8001290:	2400      	movs	r4, #0
 8001292:	e7d2      	b.n	800123a <__aeabi_dadd+0x5b6>
 8001294:	0017      	movs	r7, r2
 8001296:	e5b2      	b.n	8000dfe <__aeabi_dadd+0x17a>
 8001298:	2400      	movs	r4, #0
 800129a:	e7f2      	b.n	8001282 <__aeabi_dadd+0x5fe>
 800129c:	000007ff 	.word	0x000007ff
 80012a0:	ff7fffff 	.word	0xff7fffff

080012a4 <__aeabi_ddiv>:
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	4657      	mov	r7, sl
 80012a8:	4645      	mov	r5, r8
 80012aa:	46de      	mov	lr, fp
 80012ac:	464e      	mov	r6, r9
 80012ae:	b5e0      	push	{r5, r6, r7, lr}
 80012b0:	004c      	lsls	r4, r1, #1
 80012b2:	030e      	lsls	r6, r1, #12
 80012b4:	b087      	sub	sp, #28
 80012b6:	4683      	mov	fp, r0
 80012b8:	4692      	mov	sl, r2
 80012ba:	001d      	movs	r5, r3
 80012bc:	4680      	mov	r8, r0
 80012be:	0b36      	lsrs	r6, r6, #12
 80012c0:	0d64      	lsrs	r4, r4, #21
 80012c2:	0fcf      	lsrs	r7, r1, #31
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d04f      	beq.n	8001368 <__aeabi_ddiv+0xc4>
 80012c8:	4b6f      	ldr	r3, [pc, #444]	; (8001488 <__aeabi_ddiv+0x1e4>)
 80012ca:	429c      	cmp	r4, r3
 80012cc:	d035      	beq.n	800133a <__aeabi_ddiv+0x96>
 80012ce:	2380      	movs	r3, #128	; 0x80
 80012d0:	0f42      	lsrs	r2, r0, #29
 80012d2:	041b      	lsls	r3, r3, #16
 80012d4:	00f6      	lsls	r6, r6, #3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	4333      	orrs	r3, r6
 80012da:	4699      	mov	r9, r3
 80012dc:	00c3      	lsls	r3, r0, #3
 80012de:	4698      	mov	r8, r3
 80012e0:	4b6a      	ldr	r3, [pc, #424]	; (800148c <__aeabi_ddiv+0x1e8>)
 80012e2:	2600      	movs	r6, #0
 80012e4:	469c      	mov	ip, r3
 80012e6:	2300      	movs	r3, #0
 80012e8:	4464      	add	r4, ip
 80012ea:	9303      	str	r3, [sp, #12]
 80012ec:	032b      	lsls	r3, r5, #12
 80012ee:	0b1b      	lsrs	r3, r3, #12
 80012f0:	469b      	mov	fp, r3
 80012f2:	006b      	lsls	r3, r5, #1
 80012f4:	0fed      	lsrs	r5, r5, #31
 80012f6:	4650      	mov	r0, sl
 80012f8:	0d5b      	lsrs	r3, r3, #21
 80012fa:	9501      	str	r5, [sp, #4]
 80012fc:	d05e      	beq.n	80013bc <__aeabi_ddiv+0x118>
 80012fe:	4a62      	ldr	r2, [pc, #392]	; (8001488 <__aeabi_ddiv+0x1e4>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d053      	beq.n	80013ac <__aeabi_ddiv+0x108>
 8001304:	465a      	mov	r2, fp
 8001306:	00d1      	lsls	r1, r2, #3
 8001308:	2280      	movs	r2, #128	; 0x80
 800130a:	0f40      	lsrs	r0, r0, #29
 800130c:	0412      	lsls	r2, r2, #16
 800130e:	4302      	orrs	r2, r0
 8001310:	430a      	orrs	r2, r1
 8001312:	4693      	mov	fp, r2
 8001314:	4652      	mov	r2, sl
 8001316:	00d1      	lsls	r1, r2, #3
 8001318:	4a5c      	ldr	r2, [pc, #368]	; (800148c <__aeabi_ddiv+0x1e8>)
 800131a:	4694      	mov	ip, r2
 800131c:	2200      	movs	r2, #0
 800131e:	4463      	add	r3, ip
 8001320:	0038      	movs	r0, r7
 8001322:	4068      	eors	r0, r5
 8001324:	4684      	mov	ip, r0
 8001326:	9002      	str	r0, [sp, #8]
 8001328:	1ae4      	subs	r4, r4, r3
 800132a:	4316      	orrs	r6, r2
 800132c:	2e0f      	cmp	r6, #15
 800132e:	d900      	bls.n	8001332 <__aeabi_ddiv+0x8e>
 8001330:	e0b4      	b.n	800149c <__aeabi_ddiv+0x1f8>
 8001332:	4b57      	ldr	r3, [pc, #348]	; (8001490 <__aeabi_ddiv+0x1ec>)
 8001334:	00b6      	lsls	r6, r6, #2
 8001336:	599b      	ldr	r3, [r3, r6]
 8001338:	469f      	mov	pc, r3
 800133a:	0003      	movs	r3, r0
 800133c:	4333      	orrs	r3, r6
 800133e:	4699      	mov	r9, r3
 8001340:	d16c      	bne.n	800141c <__aeabi_ddiv+0x178>
 8001342:	2300      	movs	r3, #0
 8001344:	4698      	mov	r8, r3
 8001346:	3302      	adds	r3, #2
 8001348:	2608      	movs	r6, #8
 800134a:	9303      	str	r3, [sp, #12]
 800134c:	e7ce      	b.n	80012ec <__aeabi_ddiv+0x48>
 800134e:	46cb      	mov	fp, r9
 8001350:	4641      	mov	r1, r8
 8001352:	9a03      	ldr	r2, [sp, #12]
 8001354:	9701      	str	r7, [sp, #4]
 8001356:	2a02      	cmp	r2, #2
 8001358:	d165      	bne.n	8001426 <__aeabi_ddiv+0x182>
 800135a:	9b01      	ldr	r3, [sp, #4]
 800135c:	4c4a      	ldr	r4, [pc, #296]	; (8001488 <__aeabi_ddiv+0x1e4>)
 800135e:	469c      	mov	ip, r3
 8001360:	2300      	movs	r3, #0
 8001362:	2200      	movs	r2, #0
 8001364:	4698      	mov	r8, r3
 8001366:	e06b      	b.n	8001440 <__aeabi_ddiv+0x19c>
 8001368:	0003      	movs	r3, r0
 800136a:	4333      	orrs	r3, r6
 800136c:	4699      	mov	r9, r3
 800136e:	d04e      	beq.n	800140e <__aeabi_ddiv+0x16a>
 8001370:	2e00      	cmp	r6, #0
 8001372:	d100      	bne.n	8001376 <__aeabi_ddiv+0xd2>
 8001374:	e1bc      	b.n	80016f0 <__aeabi_ddiv+0x44c>
 8001376:	0030      	movs	r0, r6
 8001378:	f001 fab8 	bl	80028ec <__clzsi2>
 800137c:	0003      	movs	r3, r0
 800137e:	3b0b      	subs	r3, #11
 8001380:	2b1c      	cmp	r3, #28
 8001382:	dd00      	ble.n	8001386 <__aeabi_ddiv+0xe2>
 8001384:	e1ac      	b.n	80016e0 <__aeabi_ddiv+0x43c>
 8001386:	221d      	movs	r2, #29
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	465a      	mov	r2, fp
 800138c:	0001      	movs	r1, r0
 800138e:	40da      	lsrs	r2, r3
 8001390:	3908      	subs	r1, #8
 8001392:	408e      	lsls	r6, r1
 8001394:	0013      	movs	r3, r2
 8001396:	4333      	orrs	r3, r6
 8001398:	4699      	mov	r9, r3
 800139a:	465b      	mov	r3, fp
 800139c:	408b      	lsls	r3, r1
 800139e:	4698      	mov	r8, r3
 80013a0:	2300      	movs	r3, #0
 80013a2:	4c3c      	ldr	r4, [pc, #240]	; (8001494 <__aeabi_ddiv+0x1f0>)
 80013a4:	2600      	movs	r6, #0
 80013a6:	1a24      	subs	r4, r4, r0
 80013a8:	9303      	str	r3, [sp, #12]
 80013aa:	e79f      	b.n	80012ec <__aeabi_ddiv+0x48>
 80013ac:	4651      	mov	r1, sl
 80013ae:	465a      	mov	r2, fp
 80013b0:	4311      	orrs	r1, r2
 80013b2:	d129      	bne.n	8001408 <__aeabi_ddiv+0x164>
 80013b4:	2200      	movs	r2, #0
 80013b6:	4693      	mov	fp, r2
 80013b8:	3202      	adds	r2, #2
 80013ba:	e7b1      	b.n	8001320 <__aeabi_ddiv+0x7c>
 80013bc:	4659      	mov	r1, fp
 80013be:	4301      	orrs	r1, r0
 80013c0:	d01e      	beq.n	8001400 <__aeabi_ddiv+0x15c>
 80013c2:	465b      	mov	r3, fp
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d100      	bne.n	80013ca <__aeabi_ddiv+0x126>
 80013c8:	e19e      	b.n	8001708 <__aeabi_ddiv+0x464>
 80013ca:	4658      	mov	r0, fp
 80013cc:	f001 fa8e 	bl	80028ec <__clzsi2>
 80013d0:	0003      	movs	r3, r0
 80013d2:	3b0b      	subs	r3, #11
 80013d4:	2b1c      	cmp	r3, #28
 80013d6:	dd00      	ble.n	80013da <__aeabi_ddiv+0x136>
 80013d8:	e18f      	b.n	80016fa <__aeabi_ddiv+0x456>
 80013da:	0002      	movs	r2, r0
 80013dc:	4659      	mov	r1, fp
 80013de:	3a08      	subs	r2, #8
 80013e0:	4091      	lsls	r1, r2
 80013e2:	468b      	mov	fp, r1
 80013e4:	211d      	movs	r1, #29
 80013e6:	1acb      	subs	r3, r1, r3
 80013e8:	4651      	mov	r1, sl
 80013ea:	40d9      	lsrs	r1, r3
 80013ec:	000b      	movs	r3, r1
 80013ee:	4659      	mov	r1, fp
 80013f0:	430b      	orrs	r3, r1
 80013f2:	4651      	mov	r1, sl
 80013f4:	469b      	mov	fp, r3
 80013f6:	4091      	lsls	r1, r2
 80013f8:	4b26      	ldr	r3, [pc, #152]	; (8001494 <__aeabi_ddiv+0x1f0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	1a1b      	subs	r3, r3, r0
 80013fe:	e78f      	b.n	8001320 <__aeabi_ddiv+0x7c>
 8001400:	2300      	movs	r3, #0
 8001402:	2201      	movs	r2, #1
 8001404:	469b      	mov	fp, r3
 8001406:	e78b      	b.n	8001320 <__aeabi_ddiv+0x7c>
 8001408:	4651      	mov	r1, sl
 800140a:	2203      	movs	r2, #3
 800140c:	e788      	b.n	8001320 <__aeabi_ddiv+0x7c>
 800140e:	2300      	movs	r3, #0
 8001410:	4698      	mov	r8, r3
 8001412:	3301      	adds	r3, #1
 8001414:	2604      	movs	r6, #4
 8001416:	2400      	movs	r4, #0
 8001418:	9303      	str	r3, [sp, #12]
 800141a:	e767      	b.n	80012ec <__aeabi_ddiv+0x48>
 800141c:	2303      	movs	r3, #3
 800141e:	46b1      	mov	r9, r6
 8001420:	9303      	str	r3, [sp, #12]
 8001422:	260c      	movs	r6, #12
 8001424:	e762      	b.n	80012ec <__aeabi_ddiv+0x48>
 8001426:	2a03      	cmp	r2, #3
 8001428:	d100      	bne.n	800142c <__aeabi_ddiv+0x188>
 800142a:	e25c      	b.n	80018e6 <__aeabi_ddiv+0x642>
 800142c:	9b01      	ldr	r3, [sp, #4]
 800142e:	2a01      	cmp	r2, #1
 8001430:	d000      	beq.n	8001434 <__aeabi_ddiv+0x190>
 8001432:	e1e4      	b.n	80017fe <__aeabi_ddiv+0x55a>
 8001434:	4013      	ands	r3, r2
 8001436:	469c      	mov	ip, r3
 8001438:	2300      	movs	r3, #0
 800143a:	2400      	movs	r4, #0
 800143c:	2200      	movs	r2, #0
 800143e:	4698      	mov	r8, r3
 8001440:	2100      	movs	r1, #0
 8001442:	0312      	lsls	r2, r2, #12
 8001444:	0b13      	lsrs	r3, r2, #12
 8001446:	0d0a      	lsrs	r2, r1, #20
 8001448:	0512      	lsls	r2, r2, #20
 800144a:	431a      	orrs	r2, r3
 800144c:	0523      	lsls	r3, r4, #20
 800144e:	4c12      	ldr	r4, [pc, #72]	; (8001498 <__aeabi_ddiv+0x1f4>)
 8001450:	4640      	mov	r0, r8
 8001452:	4022      	ands	r2, r4
 8001454:	4313      	orrs	r3, r2
 8001456:	4662      	mov	r2, ip
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	07d2      	lsls	r2, r2, #31
 800145c:	085b      	lsrs	r3, r3, #1
 800145e:	4313      	orrs	r3, r2
 8001460:	0019      	movs	r1, r3
 8001462:	b007      	add	sp, #28
 8001464:	bc3c      	pop	{r2, r3, r4, r5}
 8001466:	4690      	mov	r8, r2
 8001468:	4699      	mov	r9, r3
 800146a:	46a2      	mov	sl, r4
 800146c:	46ab      	mov	fp, r5
 800146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001470:	2300      	movs	r3, #0
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	469c      	mov	ip, r3
 8001476:	0312      	lsls	r2, r2, #12
 8001478:	4698      	mov	r8, r3
 800147a:	4c03      	ldr	r4, [pc, #12]	; (8001488 <__aeabi_ddiv+0x1e4>)
 800147c:	e7e0      	b.n	8001440 <__aeabi_ddiv+0x19c>
 800147e:	2300      	movs	r3, #0
 8001480:	4c01      	ldr	r4, [pc, #4]	; (8001488 <__aeabi_ddiv+0x1e4>)
 8001482:	2200      	movs	r2, #0
 8001484:	4698      	mov	r8, r3
 8001486:	e7db      	b.n	8001440 <__aeabi_ddiv+0x19c>
 8001488:	000007ff 	.word	0x000007ff
 800148c:	fffffc01 	.word	0xfffffc01
 8001490:	08005cb0 	.word	0x08005cb0
 8001494:	fffffc0d 	.word	0xfffffc0d
 8001498:	800fffff 	.word	0x800fffff
 800149c:	45d9      	cmp	r9, fp
 800149e:	d900      	bls.n	80014a2 <__aeabi_ddiv+0x1fe>
 80014a0:	e139      	b.n	8001716 <__aeabi_ddiv+0x472>
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0x202>
 80014a4:	e134      	b.n	8001710 <__aeabi_ddiv+0x46c>
 80014a6:	2300      	movs	r3, #0
 80014a8:	4646      	mov	r6, r8
 80014aa:	464d      	mov	r5, r9
 80014ac:	469a      	mov	sl, r3
 80014ae:	3c01      	subs	r4, #1
 80014b0:	465b      	mov	r3, fp
 80014b2:	0e0a      	lsrs	r2, r1, #24
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	431a      	orrs	r2, r3
 80014b8:	020b      	lsls	r3, r1, #8
 80014ba:	0c17      	lsrs	r7, r2, #16
 80014bc:	9303      	str	r3, [sp, #12]
 80014be:	0413      	lsls	r3, r2, #16
 80014c0:	0c1b      	lsrs	r3, r3, #16
 80014c2:	0039      	movs	r1, r7
 80014c4:	0028      	movs	r0, r5
 80014c6:	4690      	mov	r8, r2
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	f7fe fe1d 	bl	8000108 <__udivsi3>
 80014ce:	0002      	movs	r2, r0
 80014d0:	9b01      	ldr	r3, [sp, #4]
 80014d2:	4683      	mov	fp, r0
 80014d4:	435a      	muls	r2, r3
 80014d6:	0028      	movs	r0, r5
 80014d8:	0039      	movs	r1, r7
 80014da:	4691      	mov	r9, r2
 80014dc:	f7fe fe9a 	bl	8000214 <__aeabi_uidivmod>
 80014e0:	0c35      	lsrs	r5, r6, #16
 80014e2:	0409      	lsls	r1, r1, #16
 80014e4:	430d      	orrs	r5, r1
 80014e6:	45a9      	cmp	r9, r5
 80014e8:	d90d      	bls.n	8001506 <__aeabi_ddiv+0x262>
 80014ea:	465b      	mov	r3, fp
 80014ec:	4445      	add	r5, r8
 80014ee:	3b01      	subs	r3, #1
 80014f0:	45a8      	cmp	r8, r5
 80014f2:	d900      	bls.n	80014f6 <__aeabi_ddiv+0x252>
 80014f4:	e13a      	b.n	800176c <__aeabi_ddiv+0x4c8>
 80014f6:	45a9      	cmp	r9, r5
 80014f8:	d800      	bhi.n	80014fc <__aeabi_ddiv+0x258>
 80014fa:	e137      	b.n	800176c <__aeabi_ddiv+0x4c8>
 80014fc:	2302      	movs	r3, #2
 80014fe:	425b      	negs	r3, r3
 8001500:	469c      	mov	ip, r3
 8001502:	4445      	add	r5, r8
 8001504:	44e3      	add	fp, ip
 8001506:	464b      	mov	r3, r9
 8001508:	1aeb      	subs	r3, r5, r3
 800150a:	0039      	movs	r1, r7
 800150c:	0018      	movs	r0, r3
 800150e:	9304      	str	r3, [sp, #16]
 8001510:	f7fe fdfa 	bl	8000108 <__udivsi3>
 8001514:	9b01      	ldr	r3, [sp, #4]
 8001516:	0005      	movs	r5, r0
 8001518:	4343      	muls	r3, r0
 800151a:	0039      	movs	r1, r7
 800151c:	9804      	ldr	r0, [sp, #16]
 800151e:	4699      	mov	r9, r3
 8001520:	f7fe fe78 	bl	8000214 <__aeabi_uidivmod>
 8001524:	0433      	lsls	r3, r6, #16
 8001526:	0409      	lsls	r1, r1, #16
 8001528:	0c1b      	lsrs	r3, r3, #16
 800152a:	430b      	orrs	r3, r1
 800152c:	4599      	cmp	r9, r3
 800152e:	d909      	bls.n	8001544 <__aeabi_ddiv+0x2a0>
 8001530:	4443      	add	r3, r8
 8001532:	1e6a      	subs	r2, r5, #1
 8001534:	4598      	cmp	r8, r3
 8001536:	d900      	bls.n	800153a <__aeabi_ddiv+0x296>
 8001538:	e11a      	b.n	8001770 <__aeabi_ddiv+0x4cc>
 800153a:	4599      	cmp	r9, r3
 800153c:	d800      	bhi.n	8001540 <__aeabi_ddiv+0x29c>
 800153e:	e117      	b.n	8001770 <__aeabi_ddiv+0x4cc>
 8001540:	3d02      	subs	r5, #2
 8001542:	4443      	add	r3, r8
 8001544:	464a      	mov	r2, r9
 8001546:	1a9b      	subs	r3, r3, r2
 8001548:	465a      	mov	r2, fp
 800154a:	0412      	lsls	r2, r2, #16
 800154c:	432a      	orrs	r2, r5
 800154e:	9903      	ldr	r1, [sp, #12]
 8001550:	4693      	mov	fp, r2
 8001552:	0c10      	lsrs	r0, r2, #16
 8001554:	0c0a      	lsrs	r2, r1, #16
 8001556:	4691      	mov	r9, r2
 8001558:	0409      	lsls	r1, r1, #16
 800155a:	465a      	mov	r2, fp
 800155c:	0c09      	lsrs	r1, r1, #16
 800155e:	464e      	mov	r6, r9
 8001560:	000d      	movs	r5, r1
 8001562:	0412      	lsls	r2, r2, #16
 8001564:	0c12      	lsrs	r2, r2, #16
 8001566:	4345      	muls	r5, r0
 8001568:	9105      	str	r1, [sp, #20]
 800156a:	4351      	muls	r1, r2
 800156c:	4372      	muls	r2, r6
 800156e:	4370      	muls	r0, r6
 8001570:	1952      	adds	r2, r2, r5
 8001572:	0c0e      	lsrs	r6, r1, #16
 8001574:	18b2      	adds	r2, r6, r2
 8001576:	4295      	cmp	r5, r2
 8001578:	d903      	bls.n	8001582 <__aeabi_ddiv+0x2de>
 800157a:	2580      	movs	r5, #128	; 0x80
 800157c:	026d      	lsls	r5, r5, #9
 800157e:	46ac      	mov	ip, r5
 8001580:	4460      	add	r0, ip
 8001582:	0c15      	lsrs	r5, r2, #16
 8001584:	0409      	lsls	r1, r1, #16
 8001586:	0412      	lsls	r2, r2, #16
 8001588:	0c09      	lsrs	r1, r1, #16
 800158a:	1828      	adds	r0, r5, r0
 800158c:	1852      	adds	r2, r2, r1
 800158e:	4283      	cmp	r3, r0
 8001590:	d200      	bcs.n	8001594 <__aeabi_ddiv+0x2f0>
 8001592:	e0ce      	b.n	8001732 <__aeabi_ddiv+0x48e>
 8001594:	d100      	bne.n	8001598 <__aeabi_ddiv+0x2f4>
 8001596:	e0c8      	b.n	800172a <__aeabi_ddiv+0x486>
 8001598:	1a1d      	subs	r5, r3, r0
 800159a:	4653      	mov	r3, sl
 800159c:	1a9e      	subs	r6, r3, r2
 800159e:	45b2      	cmp	sl, r6
 80015a0:	4192      	sbcs	r2, r2
 80015a2:	4252      	negs	r2, r2
 80015a4:	1aab      	subs	r3, r5, r2
 80015a6:	469a      	mov	sl, r3
 80015a8:	4598      	cmp	r8, r3
 80015aa:	d100      	bne.n	80015ae <__aeabi_ddiv+0x30a>
 80015ac:	e117      	b.n	80017de <__aeabi_ddiv+0x53a>
 80015ae:	0039      	movs	r1, r7
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7fe fda9 	bl	8000108 <__udivsi3>
 80015b6:	9b01      	ldr	r3, [sp, #4]
 80015b8:	0005      	movs	r5, r0
 80015ba:	4343      	muls	r3, r0
 80015bc:	0039      	movs	r1, r7
 80015be:	4650      	mov	r0, sl
 80015c0:	9304      	str	r3, [sp, #16]
 80015c2:	f7fe fe27 	bl	8000214 <__aeabi_uidivmod>
 80015c6:	9804      	ldr	r0, [sp, #16]
 80015c8:	040b      	lsls	r3, r1, #16
 80015ca:	0c31      	lsrs	r1, r6, #16
 80015cc:	4319      	orrs	r1, r3
 80015ce:	4288      	cmp	r0, r1
 80015d0:	d909      	bls.n	80015e6 <__aeabi_ddiv+0x342>
 80015d2:	4441      	add	r1, r8
 80015d4:	1e6b      	subs	r3, r5, #1
 80015d6:	4588      	cmp	r8, r1
 80015d8:	d900      	bls.n	80015dc <__aeabi_ddiv+0x338>
 80015da:	e107      	b.n	80017ec <__aeabi_ddiv+0x548>
 80015dc:	4288      	cmp	r0, r1
 80015de:	d800      	bhi.n	80015e2 <__aeabi_ddiv+0x33e>
 80015e0:	e104      	b.n	80017ec <__aeabi_ddiv+0x548>
 80015e2:	3d02      	subs	r5, #2
 80015e4:	4441      	add	r1, r8
 80015e6:	9b04      	ldr	r3, [sp, #16]
 80015e8:	1acb      	subs	r3, r1, r3
 80015ea:	0018      	movs	r0, r3
 80015ec:	0039      	movs	r1, r7
 80015ee:	9304      	str	r3, [sp, #16]
 80015f0:	f7fe fd8a 	bl	8000108 <__udivsi3>
 80015f4:	9b01      	ldr	r3, [sp, #4]
 80015f6:	4682      	mov	sl, r0
 80015f8:	4343      	muls	r3, r0
 80015fa:	0039      	movs	r1, r7
 80015fc:	9804      	ldr	r0, [sp, #16]
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	f7fe fe08 	bl	8000214 <__aeabi_uidivmod>
 8001604:	9801      	ldr	r0, [sp, #4]
 8001606:	040b      	lsls	r3, r1, #16
 8001608:	0431      	lsls	r1, r6, #16
 800160a:	0c09      	lsrs	r1, r1, #16
 800160c:	4319      	orrs	r1, r3
 800160e:	4288      	cmp	r0, r1
 8001610:	d90d      	bls.n	800162e <__aeabi_ddiv+0x38a>
 8001612:	4653      	mov	r3, sl
 8001614:	4441      	add	r1, r8
 8001616:	3b01      	subs	r3, #1
 8001618:	4588      	cmp	r8, r1
 800161a:	d900      	bls.n	800161e <__aeabi_ddiv+0x37a>
 800161c:	e0e8      	b.n	80017f0 <__aeabi_ddiv+0x54c>
 800161e:	4288      	cmp	r0, r1
 8001620:	d800      	bhi.n	8001624 <__aeabi_ddiv+0x380>
 8001622:	e0e5      	b.n	80017f0 <__aeabi_ddiv+0x54c>
 8001624:	2302      	movs	r3, #2
 8001626:	425b      	negs	r3, r3
 8001628:	469c      	mov	ip, r3
 800162a:	4441      	add	r1, r8
 800162c:	44e2      	add	sl, ip
 800162e:	9b01      	ldr	r3, [sp, #4]
 8001630:	042d      	lsls	r5, r5, #16
 8001632:	1ace      	subs	r6, r1, r3
 8001634:	4651      	mov	r1, sl
 8001636:	4329      	orrs	r1, r5
 8001638:	9d05      	ldr	r5, [sp, #20]
 800163a:	464f      	mov	r7, r9
 800163c:	002a      	movs	r2, r5
 800163e:	040b      	lsls	r3, r1, #16
 8001640:	0c08      	lsrs	r0, r1, #16
 8001642:	0c1b      	lsrs	r3, r3, #16
 8001644:	435a      	muls	r2, r3
 8001646:	4345      	muls	r5, r0
 8001648:	437b      	muls	r3, r7
 800164a:	4378      	muls	r0, r7
 800164c:	195b      	adds	r3, r3, r5
 800164e:	0c17      	lsrs	r7, r2, #16
 8001650:	18fb      	adds	r3, r7, r3
 8001652:	429d      	cmp	r5, r3
 8001654:	d903      	bls.n	800165e <__aeabi_ddiv+0x3ba>
 8001656:	2580      	movs	r5, #128	; 0x80
 8001658:	026d      	lsls	r5, r5, #9
 800165a:	46ac      	mov	ip, r5
 800165c:	4460      	add	r0, ip
 800165e:	0c1d      	lsrs	r5, r3, #16
 8001660:	0412      	lsls	r2, r2, #16
 8001662:	041b      	lsls	r3, r3, #16
 8001664:	0c12      	lsrs	r2, r2, #16
 8001666:	1828      	adds	r0, r5, r0
 8001668:	189b      	adds	r3, r3, r2
 800166a:	4286      	cmp	r6, r0
 800166c:	d200      	bcs.n	8001670 <__aeabi_ddiv+0x3cc>
 800166e:	e093      	b.n	8001798 <__aeabi_ddiv+0x4f4>
 8001670:	d100      	bne.n	8001674 <__aeabi_ddiv+0x3d0>
 8001672:	e08e      	b.n	8001792 <__aeabi_ddiv+0x4ee>
 8001674:	2301      	movs	r3, #1
 8001676:	4319      	orrs	r1, r3
 8001678:	4ba0      	ldr	r3, [pc, #640]	; (80018fc <__aeabi_ddiv+0x658>)
 800167a:	18e3      	adds	r3, r4, r3
 800167c:	2b00      	cmp	r3, #0
 800167e:	dc00      	bgt.n	8001682 <__aeabi_ddiv+0x3de>
 8001680:	e099      	b.n	80017b6 <__aeabi_ddiv+0x512>
 8001682:	074a      	lsls	r2, r1, #29
 8001684:	d000      	beq.n	8001688 <__aeabi_ddiv+0x3e4>
 8001686:	e09e      	b.n	80017c6 <__aeabi_ddiv+0x522>
 8001688:	465a      	mov	r2, fp
 800168a:	01d2      	lsls	r2, r2, #7
 800168c:	d506      	bpl.n	800169c <__aeabi_ddiv+0x3f8>
 800168e:	465a      	mov	r2, fp
 8001690:	4b9b      	ldr	r3, [pc, #620]	; (8001900 <__aeabi_ddiv+0x65c>)
 8001692:	401a      	ands	r2, r3
 8001694:	2380      	movs	r3, #128	; 0x80
 8001696:	4693      	mov	fp, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	18e3      	adds	r3, r4, r3
 800169c:	4a99      	ldr	r2, [pc, #612]	; (8001904 <__aeabi_ddiv+0x660>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	dd68      	ble.n	8001774 <__aeabi_ddiv+0x4d0>
 80016a2:	2301      	movs	r3, #1
 80016a4:	9a02      	ldr	r2, [sp, #8]
 80016a6:	4c98      	ldr	r4, [pc, #608]	; (8001908 <__aeabi_ddiv+0x664>)
 80016a8:	401a      	ands	r2, r3
 80016aa:	2300      	movs	r3, #0
 80016ac:	4694      	mov	ip, r2
 80016ae:	4698      	mov	r8, r3
 80016b0:	2200      	movs	r2, #0
 80016b2:	e6c5      	b.n	8001440 <__aeabi_ddiv+0x19c>
 80016b4:	2280      	movs	r2, #128	; 0x80
 80016b6:	464b      	mov	r3, r9
 80016b8:	0312      	lsls	r2, r2, #12
 80016ba:	4213      	tst	r3, r2
 80016bc:	d00a      	beq.n	80016d4 <__aeabi_ddiv+0x430>
 80016be:	465b      	mov	r3, fp
 80016c0:	4213      	tst	r3, r2
 80016c2:	d106      	bne.n	80016d2 <__aeabi_ddiv+0x42e>
 80016c4:	431a      	orrs	r2, r3
 80016c6:	0312      	lsls	r2, r2, #12
 80016c8:	0b12      	lsrs	r2, r2, #12
 80016ca:	46ac      	mov	ip, r5
 80016cc:	4688      	mov	r8, r1
 80016ce:	4c8e      	ldr	r4, [pc, #568]	; (8001908 <__aeabi_ddiv+0x664>)
 80016d0:	e6b6      	b.n	8001440 <__aeabi_ddiv+0x19c>
 80016d2:	464b      	mov	r3, r9
 80016d4:	431a      	orrs	r2, r3
 80016d6:	0312      	lsls	r2, r2, #12
 80016d8:	0b12      	lsrs	r2, r2, #12
 80016da:	46bc      	mov	ip, r7
 80016dc:	4c8a      	ldr	r4, [pc, #552]	; (8001908 <__aeabi_ddiv+0x664>)
 80016de:	e6af      	b.n	8001440 <__aeabi_ddiv+0x19c>
 80016e0:	0003      	movs	r3, r0
 80016e2:	465a      	mov	r2, fp
 80016e4:	3b28      	subs	r3, #40	; 0x28
 80016e6:	409a      	lsls	r2, r3
 80016e8:	2300      	movs	r3, #0
 80016ea:	4691      	mov	r9, r2
 80016ec:	4698      	mov	r8, r3
 80016ee:	e657      	b.n	80013a0 <__aeabi_ddiv+0xfc>
 80016f0:	4658      	mov	r0, fp
 80016f2:	f001 f8fb 	bl	80028ec <__clzsi2>
 80016f6:	3020      	adds	r0, #32
 80016f8:	e640      	b.n	800137c <__aeabi_ddiv+0xd8>
 80016fa:	0003      	movs	r3, r0
 80016fc:	4652      	mov	r2, sl
 80016fe:	3b28      	subs	r3, #40	; 0x28
 8001700:	409a      	lsls	r2, r3
 8001702:	2100      	movs	r1, #0
 8001704:	4693      	mov	fp, r2
 8001706:	e677      	b.n	80013f8 <__aeabi_ddiv+0x154>
 8001708:	f001 f8f0 	bl	80028ec <__clzsi2>
 800170c:	3020      	adds	r0, #32
 800170e:	e65f      	b.n	80013d0 <__aeabi_ddiv+0x12c>
 8001710:	4588      	cmp	r8, r1
 8001712:	d200      	bcs.n	8001716 <__aeabi_ddiv+0x472>
 8001714:	e6c7      	b.n	80014a6 <__aeabi_ddiv+0x202>
 8001716:	464b      	mov	r3, r9
 8001718:	07de      	lsls	r6, r3, #31
 800171a:	085d      	lsrs	r5, r3, #1
 800171c:	4643      	mov	r3, r8
 800171e:	085b      	lsrs	r3, r3, #1
 8001720:	431e      	orrs	r6, r3
 8001722:	4643      	mov	r3, r8
 8001724:	07db      	lsls	r3, r3, #31
 8001726:	469a      	mov	sl, r3
 8001728:	e6c2      	b.n	80014b0 <__aeabi_ddiv+0x20c>
 800172a:	2500      	movs	r5, #0
 800172c:	4592      	cmp	sl, r2
 800172e:	d300      	bcc.n	8001732 <__aeabi_ddiv+0x48e>
 8001730:	e733      	b.n	800159a <__aeabi_ddiv+0x2f6>
 8001732:	9e03      	ldr	r6, [sp, #12]
 8001734:	4659      	mov	r1, fp
 8001736:	46b4      	mov	ip, r6
 8001738:	44e2      	add	sl, ip
 800173a:	45b2      	cmp	sl, r6
 800173c:	41ad      	sbcs	r5, r5
 800173e:	426d      	negs	r5, r5
 8001740:	4445      	add	r5, r8
 8001742:	18eb      	adds	r3, r5, r3
 8001744:	3901      	subs	r1, #1
 8001746:	4598      	cmp	r8, r3
 8001748:	d207      	bcs.n	800175a <__aeabi_ddiv+0x4b6>
 800174a:	4298      	cmp	r0, r3
 800174c:	d900      	bls.n	8001750 <__aeabi_ddiv+0x4ac>
 800174e:	e07f      	b.n	8001850 <__aeabi_ddiv+0x5ac>
 8001750:	d100      	bne.n	8001754 <__aeabi_ddiv+0x4b0>
 8001752:	e0bc      	b.n	80018ce <__aeabi_ddiv+0x62a>
 8001754:	1a1d      	subs	r5, r3, r0
 8001756:	468b      	mov	fp, r1
 8001758:	e71f      	b.n	800159a <__aeabi_ddiv+0x2f6>
 800175a:	4598      	cmp	r8, r3
 800175c:	d1fa      	bne.n	8001754 <__aeabi_ddiv+0x4b0>
 800175e:	9d03      	ldr	r5, [sp, #12]
 8001760:	4555      	cmp	r5, sl
 8001762:	d9f2      	bls.n	800174a <__aeabi_ddiv+0x4a6>
 8001764:	4643      	mov	r3, r8
 8001766:	468b      	mov	fp, r1
 8001768:	1a1d      	subs	r5, r3, r0
 800176a:	e716      	b.n	800159a <__aeabi_ddiv+0x2f6>
 800176c:	469b      	mov	fp, r3
 800176e:	e6ca      	b.n	8001506 <__aeabi_ddiv+0x262>
 8001770:	0015      	movs	r5, r2
 8001772:	e6e7      	b.n	8001544 <__aeabi_ddiv+0x2a0>
 8001774:	465a      	mov	r2, fp
 8001776:	08c9      	lsrs	r1, r1, #3
 8001778:	0752      	lsls	r2, r2, #29
 800177a:	430a      	orrs	r2, r1
 800177c:	055b      	lsls	r3, r3, #21
 800177e:	4690      	mov	r8, r2
 8001780:	0d5c      	lsrs	r4, r3, #21
 8001782:	465a      	mov	r2, fp
 8001784:	2301      	movs	r3, #1
 8001786:	9902      	ldr	r1, [sp, #8]
 8001788:	0252      	lsls	r2, r2, #9
 800178a:	4019      	ands	r1, r3
 800178c:	0b12      	lsrs	r2, r2, #12
 800178e:	468c      	mov	ip, r1
 8001790:	e656      	b.n	8001440 <__aeabi_ddiv+0x19c>
 8001792:	2b00      	cmp	r3, #0
 8001794:	d100      	bne.n	8001798 <__aeabi_ddiv+0x4f4>
 8001796:	e76f      	b.n	8001678 <__aeabi_ddiv+0x3d4>
 8001798:	4446      	add	r6, r8
 800179a:	1e4a      	subs	r2, r1, #1
 800179c:	45b0      	cmp	r8, r6
 800179e:	d929      	bls.n	80017f4 <__aeabi_ddiv+0x550>
 80017a0:	0011      	movs	r1, r2
 80017a2:	4286      	cmp	r6, r0
 80017a4:	d000      	beq.n	80017a8 <__aeabi_ddiv+0x504>
 80017a6:	e765      	b.n	8001674 <__aeabi_ddiv+0x3d0>
 80017a8:	9a03      	ldr	r2, [sp, #12]
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d000      	beq.n	80017b0 <__aeabi_ddiv+0x50c>
 80017ae:	e761      	b.n	8001674 <__aeabi_ddiv+0x3d0>
 80017b0:	e762      	b.n	8001678 <__aeabi_ddiv+0x3d4>
 80017b2:	2101      	movs	r1, #1
 80017b4:	4249      	negs	r1, r1
 80017b6:	2001      	movs	r0, #1
 80017b8:	1ac2      	subs	r2, r0, r3
 80017ba:	2a38      	cmp	r2, #56	; 0x38
 80017bc:	dd21      	ble.n	8001802 <__aeabi_ddiv+0x55e>
 80017be:	9b02      	ldr	r3, [sp, #8]
 80017c0:	4003      	ands	r3, r0
 80017c2:	469c      	mov	ip, r3
 80017c4:	e638      	b.n	8001438 <__aeabi_ddiv+0x194>
 80017c6:	220f      	movs	r2, #15
 80017c8:	400a      	ands	r2, r1
 80017ca:	2a04      	cmp	r2, #4
 80017cc:	d100      	bne.n	80017d0 <__aeabi_ddiv+0x52c>
 80017ce:	e75b      	b.n	8001688 <__aeabi_ddiv+0x3e4>
 80017d0:	000a      	movs	r2, r1
 80017d2:	1d11      	adds	r1, r2, #4
 80017d4:	4291      	cmp	r1, r2
 80017d6:	4192      	sbcs	r2, r2
 80017d8:	4252      	negs	r2, r2
 80017da:	4493      	add	fp, r2
 80017dc:	e754      	b.n	8001688 <__aeabi_ddiv+0x3e4>
 80017de:	4b47      	ldr	r3, [pc, #284]	; (80018fc <__aeabi_ddiv+0x658>)
 80017e0:	18e3      	adds	r3, r4, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	dde5      	ble.n	80017b2 <__aeabi_ddiv+0x50e>
 80017e6:	2201      	movs	r2, #1
 80017e8:	4252      	negs	r2, r2
 80017ea:	e7f2      	b.n	80017d2 <__aeabi_ddiv+0x52e>
 80017ec:	001d      	movs	r5, r3
 80017ee:	e6fa      	b.n	80015e6 <__aeabi_ddiv+0x342>
 80017f0:	469a      	mov	sl, r3
 80017f2:	e71c      	b.n	800162e <__aeabi_ddiv+0x38a>
 80017f4:	42b0      	cmp	r0, r6
 80017f6:	d839      	bhi.n	800186c <__aeabi_ddiv+0x5c8>
 80017f8:	d06e      	beq.n	80018d8 <__aeabi_ddiv+0x634>
 80017fa:	0011      	movs	r1, r2
 80017fc:	e73a      	b.n	8001674 <__aeabi_ddiv+0x3d0>
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	e73a      	b.n	8001678 <__aeabi_ddiv+0x3d4>
 8001802:	2a1f      	cmp	r2, #31
 8001804:	dc3c      	bgt.n	8001880 <__aeabi_ddiv+0x5dc>
 8001806:	2320      	movs	r3, #32
 8001808:	1a9b      	subs	r3, r3, r2
 800180a:	000c      	movs	r4, r1
 800180c:	4658      	mov	r0, fp
 800180e:	4099      	lsls	r1, r3
 8001810:	4098      	lsls	r0, r3
 8001812:	1e4b      	subs	r3, r1, #1
 8001814:	4199      	sbcs	r1, r3
 8001816:	465b      	mov	r3, fp
 8001818:	40d4      	lsrs	r4, r2
 800181a:	40d3      	lsrs	r3, r2
 800181c:	4320      	orrs	r0, r4
 800181e:	4308      	orrs	r0, r1
 8001820:	001a      	movs	r2, r3
 8001822:	0743      	lsls	r3, r0, #29
 8001824:	d009      	beq.n	800183a <__aeabi_ddiv+0x596>
 8001826:	230f      	movs	r3, #15
 8001828:	4003      	ands	r3, r0
 800182a:	2b04      	cmp	r3, #4
 800182c:	d005      	beq.n	800183a <__aeabi_ddiv+0x596>
 800182e:	0001      	movs	r1, r0
 8001830:	1d08      	adds	r0, r1, #4
 8001832:	4288      	cmp	r0, r1
 8001834:	419b      	sbcs	r3, r3
 8001836:	425b      	negs	r3, r3
 8001838:	18d2      	adds	r2, r2, r3
 800183a:	0213      	lsls	r3, r2, #8
 800183c:	d53a      	bpl.n	80018b4 <__aeabi_ddiv+0x610>
 800183e:	2301      	movs	r3, #1
 8001840:	9a02      	ldr	r2, [sp, #8]
 8001842:	2401      	movs	r4, #1
 8001844:	401a      	ands	r2, r3
 8001846:	2300      	movs	r3, #0
 8001848:	4694      	mov	ip, r2
 800184a:	4698      	mov	r8, r3
 800184c:	2200      	movs	r2, #0
 800184e:	e5f7      	b.n	8001440 <__aeabi_ddiv+0x19c>
 8001850:	2102      	movs	r1, #2
 8001852:	4249      	negs	r1, r1
 8001854:	468c      	mov	ip, r1
 8001856:	9d03      	ldr	r5, [sp, #12]
 8001858:	44e3      	add	fp, ip
 800185a:	46ac      	mov	ip, r5
 800185c:	44e2      	add	sl, ip
 800185e:	45aa      	cmp	sl, r5
 8001860:	41ad      	sbcs	r5, r5
 8001862:	426d      	negs	r5, r5
 8001864:	4445      	add	r5, r8
 8001866:	18ed      	adds	r5, r5, r3
 8001868:	1a2d      	subs	r5, r5, r0
 800186a:	e696      	b.n	800159a <__aeabi_ddiv+0x2f6>
 800186c:	1e8a      	subs	r2, r1, #2
 800186e:	9903      	ldr	r1, [sp, #12]
 8001870:	004d      	lsls	r5, r1, #1
 8001872:	428d      	cmp	r5, r1
 8001874:	4189      	sbcs	r1, r1
 8001876:	4249      	negs	r1, r1
 8001878:	4441      	add	r1, r8
 800187a:	1876      	adds	r6, r6, r1
 800187c:	9503      	str	r5, [sp, #12]
 800187e:	e78f      	b.n	80017a0 <__aeabi_ddiv+0x4fc>
 8001880:	201f      	movs	r0, #31
 8001882:	4240      	negs	r0, r0
 8001884:	1ac3      	subs	r3, r0, r3
 8001886:	4658      	mov	r0, fp
 8001888:	40d8      	lsrs	r0, r3
 800188a:	0003      	movs	r3, r0
 800188c:	2a20      	cmp	r2, #32
 800188e:	d028      	beq.n	80018e2 <__aeabi_ddiv+0x63e>
 8001890:	2040      	movs	r0, #64	; 0x40
 8001892:	465d      	mov	r5, fp
 8001894:	1a82      	subs	r2, r0, r2
 8001896:	4095      	lsls	r5, r2
 8001898:	4329      	orrs	r1, r5
 800189a:	1e4a      	subs	r2, r1, #1
 800189c:	4191      	sbcs	r1, r2
 800189e:	4319      	orrs	r1, r3
 80018a0:	2307      	movs	r3, #7
 80018a2:	2200      	movs	r2, #0
 80018a4:	400b      	ands	r3, r1
 80018a6:	d009      	beq.n	80018bc <__aeabi_ddiv+0x618>
 80018a8:	230f      	movs	r3, #15
 80018aa:	2200      	movs	r2, #0
 80018ac:	400b      	ands	r3, r1
 80018ae:	0008      	movs	r0, r1
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d1bd      	bne.n	8001830 <__aeabi_ddiv+0x58c>
 80018b4:	0001      	movs	r1, r0
 80018b6:	0753      	lsls	r3, r2, #29
 80018b8:	0252      	lsls	r2, r2, #9
 80018ba:	0b12      	lsrs	r2, r2, #12
 80018bc:	08c9      	lsrs	r1, r1, #3
 80018be:	4319      	orrs	r1, r3
 80018c0:	2301      	movs	r3, #1
 80018c2:	4688      	mov	r8, r1
 80018c4:	9902      	ldr	r1, [sp, #8]
 80018c6:	2400      	movs	r4, #0
 80018c8:	4019      	ands	r1, r3
 80018ca:	468c      	mov	ip, r1
 80018cc:	e5b8      	b.n	8001440 <__aeabi_ddiv+0x19c>
 80018ce:	4552      	cmp	r2, sl
 80018d0:	d8be      	bhi.n	8001850 <__aeabi_ddiv+0x5ac>
 80018d2:	468b      	mov	fp, r1
 80018d4:	2500      	movs	r5, #0
 80018d6:	e660      	b.n	800159a <__aeabi_ddiv+0x2f6>
 80018d8:	9d03      	ldr	r5, [sp, #12]
 80018da:	429d      	cmp	r5, r3
 80018dc:	d3c6      	bcc.n	800186c <__aeabi_ddiv+0x5c8>
 80018de:	0011      	movs	r1, r2
 80018e0:	e762      	b.n	80017a8 <__aeabi_ddiv+0x504>
 80018e2:	2500      	movs	r5, #0
 80018e4:	e7d8      	b.n	8001898 <__aeabi_ddiv+0x5f4>
 80018e6:	2280      	movs	r2, #128	; 0x80
 80018e8:	465b      	mov	r3, fp
 80018ea:	0312      	lsls	r2, r2, #12
 80018ec:	431a      	orrs	r2, r3
 80018ee:	9b01      	ldr	r3, [sp, #4]
 80018f0:	0312      	lsls	r2, r2, #12
 80018f2:	0b12      	lsrs	r2, r2, #12
 80018f4:	469c      	mov	ip, r3
 80018f6:	4688      	mov	r8, r1
 80018f8:	4c03      	ldr	r4, [pc, #12]	; (8001908 <__aeabi_ddiv+0x664>)
 80018fa:	e5a1      	b.n	8001440 <__aeabi_ddiv+0x19c>
 80018fc:	000003ff 	.word	0x000003ff
 8001900:	feffffff 	.word	0xfeffffff
 8001904:	000007fe 	.word	0x000007fe
 8001908:	000007ff 	.word	0x000007ff

0800190c <__eqdf2>:
 800190c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800190e:	464f      	mov	r7, r9
 8001910:	4646      	mov	r6, r8
 8001912:	46d6      	mov	lr, sl
 8001914:	005c      	lsls	r4, r3, #1
 8001916:	b5c0      	push	{r6, r7, lr}
 8001918:	031f      	lsls	r7, r3, #12
 800191a:	0fdb      	lsrs	r3, r3, #31
 800191c:	469a      	mov	sl, r3
 800191e:	4b17      	ldr	r3, [pc, #92]	; (800197c <__eqdf2+0x70>)
 8001920:	030e      	lsls	r6, r1, #12
 8001922:	004d      	lsls	r5, r1, #1
 8001924:	4684      	mov	ip, r0
 8001926:	4680      	mov	r8, r0
 8001928:	0b36      	lsrs	r6, r6, #12
 800192a:	0d6d      	lsrs	r5, r5, #21
 800192c:	0fc9      	lsrs	r1, r1, #31
 800192e:	4691      	mov	r9, r2
 8001930:	0b3f      	lsrs	r7, r7, #12
 8001932:	0d64      	lsrs	r4, r4, #21
 8001934:	2001      	movs	r0, #1
 8001936:	429d      	cmp	r5, r3
 8001938:	d008      	beq.n	800194c <__eqdf2+0x40>
 800193a:	429c      	cmp	r4, r3
 800193c:	d001      	beq.n	8001942 <__eqdf2+0x36>
 800193e:	42a5      	cmp	r5, r4
 8001940:	d00b      	beq.n	800195a <__eqdf2+0x4e>
 8001942:	bc1c      	pop	{r2, r3, r4}
 8001944:	4690      	mov	r8, r2
 8001946:	4699      	mov	r9, r3
 8001948:	46a2      	mov	sl, r4
 800194a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800194c:	4663      	mov	r3, ip
 800194e:	4333      	orrs	r3, r6
 8001950:	d1f7      	bne.n	8001942 <__eqdf2+0x36>
 8001952:	42ac      	cmp	r4, r5
 8001954:	d1f5      	bne.n	8001942 <__eqdf2+0x36>
 8001956:	433a      	orrs	r2, r7
 8001958:	d1f3      	bne.n	8001942 <__eqdf2+0x36>
 800195a:	2001      	movs	r0, #1
 800195c:	42be      	cmp	r6, r7
 800195e:	d1f0      	bne.n	8001942 <__eqdf2+0x36>
 8001960:	45c8      	cmp	r8, r9
 8001962:	d1ee      	bne.n	8001942 <__eqdf2+0x36>
 8001964:	4551      	cmp	r1, sl
 8001966:	d007      	beq.n	8001978 <__eqdf2+0x6c>
 8001968:	2d00      	cmp	r5, #0
 800196a:	d1ea      	bne.n	8001942 <__eqdf2+0x36>
 800196c:	4663      	mov	r3, ip
 800196e:	431e      	orrs	r6, r3
 8001970:	0030      	movs	r0, r6
 8001972:	1e46      	subs	r6, r0, #1
 8001974:	41b0      	sbcs	r0, r6
 8001976:	e7e4      	b.n	8001942 <__eqdf2+0x36>
 8001978:	2000      	movs	r0, #0
 800197a:	e7e2      	b.n	8001942 <__eqdf2+0x36>
 800197c:	000007ff 	.word	0x000007ff

08001980 <__gedf2>:
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	4645      	mov	r5, r8
 8001984:	46de      	mov	lr, fp
 8001986:	4657      	mov	r7, sl
 8001988:	464e      	mov	r6, r9
 800198a:	b5e0      	push	{r5, r6, r7, lr}
 800198c:	031f      	lsls	r7, r3, #12
 800198e:	0b3d      	lsrs	r5, r7, #12
 8001990:	4f2c      	ldr	r7, [pc, #176]	; (8001a44 <__gedf2+0xc4>)
 8001992:	030e      	lsls	r6, r1, #12
 8001994:	004c      	lsls	r4, r1, #1
 8001996:	46ab      	mov	fp, r5
 8001998:	005d      	lsls	r5, r3, #1
 800199a:	4684      	mov	ip, r0
 800199c:	0b36      	lsrs	r6, r6, #12
 800199e:	0d64      	lsrs	r4, r4, #21
 80019a0:	0fc9      	lsrs	r1, r1, #31
 80019a2:	4690      	mov	r8, r2
 80019a4:	0d6d      	lsrs	r5, r5, #21
 80019a6:	0fdb      	lsrs	r3, r3, #31
 80019a8:	42bc      	cmp	r4, r7
 80019aa:	d02a      	beq.n	8001a02 <__gedf2+0x82>
 80019ac:	4f25      	ldr	r7, [pc, #148]	; (8001a44 <__gedf2+0xc4>)
 80019ae:	42bd      	cmp	r5, r7
 80019b0:	d02d      	beq.n	8001a0e <__gedf2+0x8e>
 80019b2:	2c00      	cmp	r4, #0
 80019b4:	d10f      	bne.n	80019d6 <__gedf2+0x56>
 80019b6:	4330      	orrs	r0, r6
 80019b8:	0007      	movs	r7, r0
 80019ba:	4681      	mov	r9, r0
 80019bc:	4278      	negs	r0, r7
 80019be:	4178      	adcs	r0, r7
 80019c0:	b2c0      	uxtb	r0, r0
 80019c2:	2d00      	cmp	r5, #0
 80019c4:	d117      	bne.n	80019f6 <__gedf2+0x76>
 80019c6:	465f      	mov	r7, fp
 80019c8:	433a      	orrs	r2, r7
 80019ca:	d114      	bne.n	80019f6 <__gedf2+0x76>
 80019cc:	464b      	mov	r3, r9
 80019ce:	2000      	movs	r0, #0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00a      	beq.n	80019ea <__gedf2+0x6a>
 80019d4:	e006      	b.n	80019e4 <__gedf2+0x64>
 80019d6:	2d00      	cmp	r5, #0
 80019d8:	d102      	bne.n	80019e0 <__gedf2+0x60>
 80019da:	4658      	mov	r0, fp
 80019dc:	4302      	orrs	r2, r0
 80019de:	d001      	beq.n	80019e4 <__gedf2+0x64>
 80019e0:	4299      	cmp	r1, r3
 80019e2:	d018      	beq.n	8001a16 <__gedf2+0x96>
 80019e4:	4248      	negs	r0, r1
 80019e6:	2101      	movs	r1, #1
 80019e8:	4308      	orrs	r0, r1
 80019ea:	bc3c      	pop	{r2, r3, r4, r5}
 80019ec:	4690      	mov	r8, r2
 80019ee:	4699      	mov	r9, r3
 80019f0:	46a2      	mov	sl, r4
 80019f2:	46ab      	mov	fp, r5
 80019f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d0f2      	beq.n	80019e0 <__gedf2+0x60>
 80019fa:	2001      	movs	r0, #1
 80019fc:	3b01      	subs	r3, #1
 80019fe:	4318      	orrs	r0, r3
 8001a00:	e7f3      	b.n	80019ea <__gedf2+0x6a>
 8001a02:	0037      	movs	r7, r6
 8001a04:	4307      	orrs	r7, r0
 8001a06:	d0d1      	beq.n	80019ac <__gedf2+0x2c>
 8001a08:	2002      	movs	r0, #2
 8001a0a:	4240      	negs	r0, r0
 8001a0c:	e7ed      	b.n	80019ea <__gedf2+0x6a>
 8001a0e:	465f      	mov	r7, fp
 8001a10:	4317      	orrs	r7, r2
 8001a12:	d0ce      	beq.n	80019b2 <__gedf2+0x32>
 8001a14:	e7f8      	b.n	8001a08 <__gedf2+0x88>
 8001a16:	42ac      	cmp	r4, r5
 8001a18:	dce4      	bgt.n	80019e4 <__gedf2+0x64>
 8001a1a:	da03      	bge.n	8001a24 <__gedf2+0xa4>
 8001a1c:	1e48      	subs	r0, r1, #1
 8001a1e:	2101      	movs	r1, #1
 8001a20:	4308      	orrs	r0, r1
 8001a22:	e7e2      	b.n	80019ea <__gedf2+0x6a>
 8001a24:	455e      	cmp	r6, fp
 8001a26:	d8dd      	bhi.n	80019e4 <__gedf2+0x64>
 8001a28:	d006      	beq.n	8001a38 <__gedf2+0xb8>
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	455e      	cmp	r6, fp
 8001a2e:	d2dc      	bcs.n	80019ea <__gedf2+0x6a>
 8001a30:	2301      	movs	r3, #1
 8001a32:	1e48      	subs	r0, r1, #1
 8001a34:	4318      	orrs	r0, r3
 8001a36:	e7d8      	b.n	80019ea <__gedf2+0x6a>
 8001a38:	45c4      	cmp	ip, r8
 8001a3a:	d8d3      	bhi.n	80019e4 <__gedf2+0x64>
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	45c4      	cmp	ip, r8
 8001a40:	d3f6      	bcc.n	8001a30 <__gedf2+0xb0>
 8001a42:	e7d2      	b.n	80019ea <__gedf2+0x6a>
 8001a44:	000007ff 	.word	0x000007ff

08001a48 <__ledf2>:
 8001a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a4a:	464e      	mov	r6, r9
 8001a4c:	4645      	mov	r5, r8
 8001a4e:	46de      	mov	lr, fp
 8001a50:	4657      	mov	r7, sl
 8001a52:	005c      	lsls	r4, r3, #1
 8001a54:	b5e0      	push	{r5, r6, r7, lr}
 8001a56:	031f      	lsls	r7, r3, #12
 8001a58:	0fdb      	lsrs	r3, r3, #31
 8001a5a:	4699      	mov	r9, r3
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <__ledf2+0xc0>)
 8001a5e:	030e      	lsls	r6, r1, #12
 8001a60:	004d      	lsls	r5, r1, #1
 8001a62:	0fc9      	lsrs	r1, r1, #31
 8001a64:	4684      	mov	ip, r0
 8001a66:	0b36      	lsrs	r6, r6, #12
 8001a68:	0d6d      	lsrs	r5, r5, #21
 8001a6a:	468b      	mov	fp, r1
 8001a6c:	4690      	mov	r8, r2
 8001a6e:	0b3f      	lsrs	r7, r7, #12
 8001a70:	0d64      	lsrs	r4, r4, #21
 8001a72:	429d      	cmp	r5, r3
 8001a74:	d020      	beq.n	8001ab8 <__ledf2+0x70>
 8001a76:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <__ledf2+0xc0>)
 8001a78:	429c      	cmp	r4, r3
 8001a7a:	d022      	beq.n	8001ac2 <__ledf2+0x7a>
 8001a7c:	2d00      	cmp	r5, #0
 8001a7e:	d112      	bne.n	8001aa6 <__ledf2+0x5e>
 8001a80:	4330      	orrs	r0, r6
 8001a82:	4243      	negs	r3, r0
 8001a84:	4143      	adcs	r3, r0
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2c00      	cmp	r4, #0
 8001a8a:	d01f      	beq.n	8001acc <__ledf2+0x84>
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00c      	beq.n	8001aaa <__ledf2+0x62>
 8001a90:	464b      	mov	r3, r9
 8001a92:	2001      	movs	r0, #1
 8001a94:	3b01      	subs	r3, #1
 8001a96:	4303      	orrs	r3, r0
 8001a98:	0018      	movs	r0, r3
 8001a9a:	bc3c      	pop	{r2, r3, r4, r5}
 8001a9c:	4690      	mov	r8, r2
 8001a9e:	4699      	mov	r9, r3
 8001aa0:	46a2      	mov	sl, r4
 8001aa2:	46ab      	mov	fp, r5
 8001aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa6:	2c00      	cmp	r4, #0
 8001aa8:	d016      	beq.n	8001ad8 <__ledf2+0x90>
 8001aaa:	45cb      	cmp	fp, r9
 8001aac:	d017      	beq.n	8001ade <__ledf2+0x96>
 8001aae:	465b      	mov	r3, fp
 8001ab0:	4259      	negs	r1, r3
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	430b      	orrs	r3, r1
 8001ab6:	e7ef      	b.n	8001a98 <__ledf2+0x50>
 8001ab8:	0031      	movs	r1, r6
 8001aba:	2302      	movs	r3, #2
 8001abc:	4301      	orrs	r1, r0
 8001abe:	d1eb      	bne.n	8001a98 <__ledf2+0x50>
 8001ac0:	e7d9      	b.n	8001a76 <__ledf2+0x2e>
 8001ac2:	0039      	movs	r1, r7
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	4311      	orrs	r1, r2
 8001ac8:	d1e6      	bne.n	8001a98 <__ledf2+0x50>
 8001aca:	e7d7      	b.n	8001a7c <__ledf2+0x34>
 8001acc:	433a      	orrs	r2, r7
 8001ace:	d1dd      	bne.n	8001a8c <__ledf2+0x44>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	2800      	cmp	r0, #0
 8001ad4:	d0e0      	beq.n	8001a98 <__ledf2+0x50>
 8001ad6:	e7ea      	b.n	8001aae <__ledf2+0x66>
 8001ad8:	433a      	orrs	r2, r7
 8001ada:	d1e6      	bne.n	8001aaa <__ledf2+0x62>
 8001adc:	e7e7      	b.n	8001aae <__ledf2+0x66>
 8001ade:	42a5      	cmp	r5, r4
 8001ae0:	dce5      	bgt.n	8001aae <__ledf2+0x66>
 8001ae2:	db05      	blt.n	8001af0 <__ledf2+0xa8>
 8001ae4:	42be      	cmp	r6, r7
 8001ae6:	d8e2      	bhi.n	8001aae <__ledf2+0x66>
 8001ae8:	d007      	beq.n	8001afa <__ledf2+0xb2>
 8001aea:	2300      	movs	r3, #0
 8001aec:	42be      	cmp	r6, r7
 8001aee:	d2d3      	bcs.n	8001a98 <__ledf2+0x50>
 8001af0:	4659      	mov	r1, fp
 8001af2:	2301      	movs	r3, #1
 8001af4:	3901      	subs	r1, #1
 8001af6:	430b      	orrs	r3, r1
 8001af8:	e7ce      	b.n	8001a98 <__ledf2+0x50>
 8001afa:	45c4      	cmp	ip, r8
 8001afc:	d8d7      	bhi.n	8001aae <__ledf2+0x66>
 8001afe:	2300      	movs	r3, #0
 8001b00:	45c4      	cmp	ip, r8
 8001b02:	d3f5      	bcc.n	8001af0 <__ledf2+0xa8>
 8001b04:	e7c8      	b.n	8001a98 <__ledf2+0x50>
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	000007ff 	.word	0x000007ff

08001b0c <__aeabi_dmul>:
 8001b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b0e:	4657      	mov	r7, sl
 8001b10:	4645      	mov	r5, r8
 8001b12:	46de      	mov	lr, fp
 8001b14:	464e      	mov	r6, r9
 8001b16:	b5e0      	push	{r5, r6, r7, lr}
 8001b18:	030c      	lsls	r4, r1, #12
 8001b1a:	4698      	mov	r8, r3
 8001b1c:	004e      	lsls	r6, r1, #1
 8001b1e:	0b23      	lsrs	r3, r4, #12
 8001b20:	b087      	sub	sp, #28
 8001b22:	0007      	movs	r7, r0
 8001b24:	4692      	mov	sl, r2
 8001b26:	469b      	mov	fp, r3
 8001b28:	0d76      	lsrs	r6, r6, #21
 8001b2a:	0fcd      	lsrs	r5, r1, #31
 8001b2c:	2e00      	cmp	r6, #0
 8001b2e:	d06b      	beq.n	8001c08 <__aeabi_dmul+0xfc>
 8001b30:	4b6d      	ldr	r3, [pc, #436]	; (8001ce8 <__aeabi_dmul+0x1dc>)
 8001b32:	429e      	cmp	r6, r3
 8001b34:	d035      	beq.n	8001ba2 <__aeabi_dmul+0x96>
 8001b36:	2480      	movs	r4, #128	; 0x80
 8001b38:	465b      	mov	r3, fp
 8001b3a:	0f42      	lsrs	r2, r0, #29
 8001b3c:	0424      	lsls	r4, r4, #16
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4314      	orrs	r4, r2
 8001b42:	431c      	orrs	r4, r3
 8001b44:	00c3      	lsls	r3, r0, #3
 8001b46:	4699      	mov	r9, r3
 8001b48:	4b68      	ldr	r3, [pc, #416]	; (8001cec <__aeabi_dmul+0x1e0>)
 8001b4a:	46a3      	mov	fp, r4
 8001b4c:	469c      	mov	ip, r3
 8001b4e:	2300      	movs	r3, #0
 8001b50:	2700      	movs	r7, #0
 8001b52:	4466      	add	r6, ip
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	4643      	mov	r3, r8
 8001b58:	031c      	lsls	r4, r3, #12
 8001b5a:	005a      	lsls	r2, r3, #1
 8001b5c:	0fdb      	lsrs	r3, r3, #31
 8001b5e:	4650      	mov	r0, sl
 8001b60:	0b24      	lsrs	r4, r4, #12
 8001b62:	0d52      	lsrs	r2, r2, #21
 8001b64:	4698      	mov	r8, r3
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dmul+0x5e>
 8001b68:	e076      	b.n	8001c58 <__aeabi_dmul+0x14c>
 8001b6a:	4b5f      	ldr	r3, [pc, #380]	; (8001ce8 <__aeabi_dmul+0x1dc>)
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d06d      	beq.n	8001c4c <__aeabi_dmul+0x140>
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	0f41      	lsrs	r1, r0, #29
 8001b74:	041b      	lsls	r3, r3, #16
 8001b76:	430b      	orrs	r3, r1
 8001b78:	495c      	ldr	r1, [pc, #368]	; (8001cec <__aeabi_dmul+0x1e0>)
 8001b7a:	00e4      	lsls	r4, r4, #3
 8001b7c:	468c      	mov	ip, r1
 8001b7e:	431c      	orrs	r4, r3
 8001b80:	00c3      	lsls	r3, r0, #3
 8001b82:	2000      	movs	r0, #0
 8001b84:	4462      	add	r2, ip
 8001b86:	4641      	mov	r1, r8
 8001b88:	18b6      	adds	r6, r6, r2
 8001b8a:	4069      	eors	r1, r5
 8001b8c:	1c72      	adds	r2, r6, #1
 8001b8e:	9101      	str	r1, [sp, #4]
 8001b90:	4694      	mov	ip, r2
 8001b92:	4307      	orrs	r7, r0
 8001b94:	2f0f      	cmp	r7, #15
 8001b96:	d900      	bls.n	8001b9a <__aeabi_dmul+0x8e>
 8001b98:	e0b0      	b.n	8001cfc <__aeabi_dmul+0x1f0>
 8001b9a:	4a55      	ldr	r2, [pc, #340]	; (8001cf0 <__aeabi_dmul+0x1e4>)
 8001b9c:	00bf      	lsls	r7, r7, #2
 8001b9e:	59d2      	ldr	r2, [r2, r7]
 8001ba0:	4697      	mov	pc, r2
 8001ba2:	465b      	mov	r3, fp
 8001ba4:	4303      	orrs	r3, r0
 8001ba6:	4699      	mov	r9, r3
 8001ba8:	d000      	beq.n	8001bac <__aeabi_dmul+0xa0>
 8001baa:	e087      	b.n	8001cbc <__aeabi_dmul+0x1b0>
 8001bac:	2300      	movs	r3, #0
 8001bae:	469b      	mov	fp, r3
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	2708      	movs	r7, #8
 8001bb4:	9302      	str	r3, [sp, #8]
 8001bb6:	e7ce      	b.n	8001b56 <__aeabi_dmul+0x4a>
 8001bb8:	4642      	mov	r2, r8
 8001bba:	9201      	str	r2, [sp, #4]
 8001bbc:	2802      	cmp	r0, #2
 8001bbe:	d067      	beq.n	8001c90 <__aeabi_dmul+0x184>
 8001bc0:	2803      	cmp	r0, #3
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dmul+0xba>
 8001bc4:	e20e      	b.n	8001fe4 <__aeabi_dmul+0x4d8>
 8001bc6:	2801      	cmp	r0, #1
 8001bc8:	d000      	beq.n	8001bcc <__aeabi_dmul+0xc0>
 8001bca:	e162      	b.n	8001e92 <__aeabi_dmul+0x386>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	2400      	movs	r4, #0
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	9901      	ldr	r1, [sp, #4]
 8001bd6:	4001      	ands	r1, r0
 8001bd8:	b2cd      	uxtb	r5, r1
 8001bda:	2100      	movs	r1, #0
 8001bdc:	0312      	lsls	r2, r2, #12
 8001bde:	0d0b      	lsrs	r3, r1, #20
 8001be0:	0b12      	lsrs	r2, r2, #12
 8001be2:	051b      	lsls	r3, r3, #20
 8001be4:	4313      	orrs	r3, r2
 8001be6:	4a43      	ldr	r2, [pc, #268]	; (8001cf4 <__aeabi_dmul+0x1e8>)
 8001be8:	0524      	lsls	r4, r4, #20
 8001bea:	4013      	ands	r3, r2
 8001bec:	431c      	orrs	r4, r3
 8001bee:	0064      	lsls	r4, r4, #1
 8001bf0:	07ed      	lsls	r5, r5, #31
 8001bf2:	0864      	lsrs	r4, r4, #1
 8001bf4:	432c      	orrs	r4, r5
 8001bf6:	4648      	mov	r0, r9
 8001bf8:	0021      	movs	r1, r4
 8001bfa:	b007      	add	sp, #28
 8001bfc:	bc3c      	pop	{r2, r3, r4, r5}
 8001bfe:	4690      	mov	r8, r2
 8001c00:	4699      	mov	r9, r3
 8001c02:	46a2      	mov	sl, r4
 8001c04:	46ab      	mov	fp, r5
 8001c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c08:	4303      	orrs	r3, r0
 8001c0a:	4699      	mov	r9, r3
 8001c0c:	d04f      	beq.n	8001cae <__aeabi_dmul+0x1a2>
 8001c0e:	465b      	mov	r3, fp
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dmul+0x10a>
 8001c14:	e189      	b.n	8001f2a <__aeabi_dmul+0x41e>
 8001c16:	4658      	mov	r0, fp
 8001c18:	f000 fe68 	bl	80028ec <__clzsi2>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	3b0b      	subs	r3, #11
 8001c20:	2b1c      	cmp	r3, #28
 8001c22:	dd00      	ble.n	8001c26 <__aeabi_dmul+0x11a>
 8001c24:	e17a      	b.n	8001f1c <__aeabi_dmul+0x410>
 8001c26:	221d      	movs	r2, #29
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	003a      	movs	r2, r7
 8001c2c:	0001      	movs	r1, r0
 8001c2e:	465c      	mov	r4, fp
 8001c30:	40da      	lsrs	r2, r3
 8001c32:	3908      	subs	r1, #8
 8001c34:	408c      	lsls	r4, r1
 8001c36:	0013      	movs	r3, r2
 8001c38:	408f      	lsls	r7, r1
 8001c3a:	4323      	orrs	r3, r4
 8001c3c:	469b      	mov	fp, r3
 8001c3e:	46b9      	mov	r9, r7
 8001c40:	2300      	movs	r3, #0
 8001c42:	4e2d      	ldr	r6, [pc, #180]	; (8001cf8 <__aeabi_dmul+0x1ec>)
 8001c44:	2700      	movs	r7, #0
 8001c46:	1a36      	subs	r6, r6, r0
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	e784      	b.n	8001b56 <__aeabi_dmul+0x4a>
 8001c4c:	4653      	mov	r3, sl
 8001c4e:	4323      	orrs	r3, r4
 8001c50:	d12a      	bne.n	8001ca8 <__aeabi_dmul+0x19c>
 8001c52:	2400      	movs	r4, #0
 8001c54:	2002      	movs	r0, #2
 8001c56:	e796      	b.n	8001b86 <__aeabi_dmul+0x7a>
 8001c58:	4653      	mov	r3, sl
 8001c5a:	4323      	orrs	r3, r4
 8001c5c:	d020      	beq.n	8001ca0 <__aeabi_dmul+0x194>
 8001c5e:	2c00      	cmp	r4, #0
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dmul+0x158>
 8001c62:	e157      	b.n	8001f14 <__aeabi_dmul+0x408>
 8001c64:	0020      	movs	r0, r4
 8001c66:	f000 fe41 	bl	80028ec <__clzsi2>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	3b0b      	subs	r3, #11
 8001c6e:	2b1c      	cmp	r3, #28
 8001c70:	dd00      	ble.n	8001c74 <__aeabi_dmul+0x168>
 8001c72:	e149      	b.n	8001f08 <__aeabi_dmul+0x3fc>
 8001c74:	211d      	movs	r1, #29
 8001c76:	1acb      	subs	r3, r1, r3
 8001c78:	4651      	mov	r1, sl
 8001c7a:	0002      	movs	r2, r0
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	4653      	mov	r3, sl
 8001c80:	3a08      	subs	r2, #8
 8001c82:	4094      	lsls	r4, r2
 8001c84:	4093      	lsls	r3, r2
 8001c86:	430c      	orrs	r4, r1
 8001c88:	4a1b      	ldr	r2, [pc, #108]	; (8001cf8 <__aeabi_dmul+0x1ec>)
 8001c8a:	1a12      	subs	r2, r2, r0
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	e77a      	b.n	8001b86 <__aeabi_dmul+0x7a>
 8001c90:	2501      	movs	r5, #1
 8001c92:	9b01      	ldr	r3, [sp, #4]
 8001c94:	4c14      	ldr	r4, [pc, #80]	; (8001ce8 <__aeabi_dmul+0x1dc>)
 8001c96:	401d      	ands	r5, r3
 8001c98:	2300      	movs	r3, #0
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	4699      	mov	r9, r3
 8001c9e:	e79c      	b.n	8001bda <__aeabi_dmul+0xce>
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	e76e      	b.n	8001b86 <__aeabi_dmul+0x7a>
 8001ca8:	4653      	mov	r3, sl
 8001caa:	2003      	movs	r0, #3
 8001cac:	e76b      	b.n	8001b86 <__aeabi_dmul+0x7a>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	469b      	mov	fp, r3
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	2704      	movs	r7, #4
 8001cb6:	2600      	movs	r6, #0
 8001cb8:	9302      	str	r3, [sp, #8]
 8001cba:	e74c      	b.n	8001b56 <__aeabi_dmul+0x4a>
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	4681      	mov	r9, r0
 8001cc0:	270c      	movs	r7, #12
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	e747      	b.n	8001b56 <__aeabi_dmul+0x4a>
 8001cc6:	2280      	movs	r2, #128	; 0x80
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2500      	movs	r5, #0
 8001ccc:	0312      	lsls	r2, r2, #12
 8001cce:	4699      	mov	r9, r3
 8001cd0:	4c05      	ldr	r4, [pc, #20]	; (8001ce8 <__aeabi_dmul+0x1dc>)
 8001cd2:	e782      	b.n	8001bda <__aeabi_dmul+0xce>
 8001cd4:	465c      	mov	r4, fp
 8001cd6:	464b      	mov	r3, r9
 8001cd8:	9802      	ldr	r0, [sp, #8]
 8001cda:	e76f      	b.n	8001bbc <__aeabi_dmul+0xb0>
 8001cdc:	465c      	mov	r4, fp
 8001cde:	464b      	mov	r3, r9
 8001ce0:	9501      	str	r5, [sp, #4]
 8001ce2:	9802      	ldr	r0, [sp, #8]
 8001ce4:	e76a      	b.n	8001bbc <__aeabi_dmul+0xb0>
 8001ce6:	46c0      	nop			; (mov r8, r8)
 8001ce8:	000007ff 	.word	0x000007ff
 8001cec:	fffffc01 	.word	0xfffffc01
 8001cf0:	08005cf0 	.word	0x08005cf0
 8001cf4:	800fffff 	.word	0x800fffff
 8001cf8:	fffffc0d 	.word	0xfffffc0d
 8001cfc:	464a      	mov	r2, r9
 8001cfe:	4649      	mov	r1, r9
 8001d00:	0c17      	lsrs	r7, r2, #16
 8001d02:	0c1a      	lsrs	r2, r3, #16
 8001d04:	041b      	lsls	r3, r3, #16
 8001d06:	0c1b      	lsrs	r3, r3, #16
 8001d08:	0408      	lsls	r0, r1, #16
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	0c00      	lsrs	r0, r0, #16
 8001d0e:	4341      	muls	r1, r0
 8001d10:	0015      	movs	r5, r2
 8001d12:	4688      	mov	r8, r1
 8001d14:	0019      	movs	r1, r3
 8001d16:	437d      	muls	r5, r7
 8001d18:	4379      	muls	r1, r7
 8001d1a:	9503      	str	r5, [sp, #12]
 8001d1c:	4689      	mov	r9, r1
 8001d1e:	0029      	movs	r1, r5
 8001d20:	0015      	movs	r5, r2
 8001d22:	4345      	muls	r5, r0
 8001d24:	444d      	add	r5, r9
 8001d26:	9502      	str	r5, [sp, #8]
 8001d28:	4645      	mov	r5, r8
 8001d2a:	0c2d      	lsrs	r5, r5, #16
 8001d2c:	46aa      	mov	sl, r5
 8001d2e:	9d02      	ldr	r5, [sp, #8]
 8001d30:	4455      	add	r5, sl
 8001d32:	45a9      	cmp	r9, r5
 8001d34:	d906      	bls.n	8001d44 <__aeabi_dmul+0x238>
 8001d36:	468a      	mov	sl, r1
 8001d38:	2180      	movs	r1, #128	; 0x80
 8001d3a:	0249      	lsls	r1, r1, #9
 8001d3c:	4689      	mov	r9, r1
 8001d3e:	44ca      	add	sl, r9
 8001d40:	4651      	mov	r1, sl
 8001d42:	9103      	str	r1, [sp, #12]
 8001d44:	0c29      	lsrs	r1, r5, #16
 8001d46:	9104      	str	r1, [sp, #16]
 8001d48:	4641      	mov	r1, r8
 8001d4a:	0409      	lsls	r1, r1, #16
 8001d4c:	042d      	lsls	r5, r5, #16
 8001d4e:	0c09      	lsrs	r1, r1, #16
 8001d50:	4688      	mov	r8, r1
 8001d52:	0029      	movs	r1, r5
 8001d54:	0c25      	lsrs	r5, r4, #16
 8001d56:	0424      	lsls	r4, r4, #16
 8001d58:	4441      	add	r1, r8
 8001d5a:	0c24      	lsrs	r4, r4, #16
 8001d5c:	9105      	str	r1, [sp, #20]
 8001d5e:	0021      	movs	r1, r4
 8001d60:	4341      	muls	r1, r0
 8001d62:	4688      	mov	r8, r1
 8001d64:	0021      	movs	r1, r4
 8001d66:	4379      	muls	r1, r7
 8001d68:	468a      	mov	sl, r1
 8001d6a:	4368      	muls	r0, r5
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	4450      	add	r0, sl
 8001d70:	4681      	mov	r9, r0
 8001d72:	0c08      	lsrs	r0, r1, #16
 8001d74:	4448      	add	r0, r9
 8001d76:	436f      	muls	r7, r5
 8001d78:	4582      	cmp	sl, r0
 8001d7a:	d903      	bls.n	8001d84 <__aeabi_dmul+0x278>
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	0249      	lsls	r1, r1, #9
 8001d80:	4689      	mov	r9, r1
 8001d82:	444f      	add	r7, r9
 8001d84:	0c01      	lsrs	r1, r0, #16
 8001d86:	4689      	mov	r9, r1
 8001d88:	0039      	movs	r1, r7
 8001d8a:	4449      	add	r1, r9
 8001d8c:	9102      	str	r1, [sp, #8]
 8001d8e:	4641      	mov	r1, r8
 8001d90:	040f      	lsls	r7, r1, #16
 8001d92:	9904      	ldr	r1, [sp, #16]
 8001d94:	0c3f      	lsrs	r7, r7, #16
 8001d96:	4688      	mov	r8, r1
 8001d98:	0400      	lsls	r0, r0, #16
 8001d9a:	19c0      	adds	r0, r0, r7
 8001d9c:	4480      	add	r8, r0
 8001d9e:	4641      	mov	r1, r8
 8001da0:	9104      	str	r1, [sp, #16]
 8001da2:	4659      	mov	r1, fp
 8001da4:	0c0f      	lsrs	r7, r1, #16
 8001da6:	0409      	lsls	r1, r1, #16
 8001da8:	0c09      	lsrs	r1, r1, #16
 8001daa:	4688      	mov	r8, r1
 8001dac:	4359      	muls	r1, r3
 8001dae:	468a      	mov	sl, r1
 8001db0:	0039      	movs	r1, r7
 8001db2:	4351      	muls	r1, r2
 8001db4:	4689      	mov	r9, r1
 8001db6:	4641      	mov	r1, r8
 8001db8:	434a      	muls	r2, r1
 8001dba:	4651      	mov	r1, sl
 8001dbc:	0c09      	lsrs	r1, r1, #16
 8001dbe:	468b      	mov	fp, r1
 8001dc0:	437b      	muls	r3, r7
 8001dc2:	18d2      	adds	r2, r2, r3
 8001dc4:	445a      	add	r2, fp
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d903      	bls.n	8001dd2 <__aeabi_dmul+0x2c6>
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	025b      	lsls	r3, r3, #9
 8001dce:	469b      	mov	fp, r3
 8001dd0:	44d9      	add	r9, fp
 8001dd2:	4651      	mov	r1, sl
 8001dd4:	0409      	lsls	r1, r1, #16
 8001dd6:	0c09      	lsrs	r1, r1, #16
 8001dd8:	468a      	mov	sl, r1
 8001dda:	4641      	mov	r1, r8
 8001ddc:	4361      	muls	r1, r4
 8001dde:	437c      	muls	r4, r7
 8001de0:	0c13      	lsrs	r3, r2, #16
 8001de2:	0412      	lsls	r2, r2, #16
 8001de4:	444b      	add	r3, r9
 8001de6:	4452      	add	r2, sl
 8001de8:	46a1      	mov	r9, r4
 8001dea:	468a      	mov	sl, r1
 8001dec:	003c      	movs	r4, r7
 8001dee:	4641      	mov	r1, r8
 8001df0:	436c      	muls	r4, r5
 8001df2:	434d      	muls	r5, r1
 8001df4:	4651      	mov	r1, sl
 8001df6:	444d      	add	r5, r9
 8001df8:	0c0f      	lsrs	r7, r1, #16
 8001dfa:	197d      	adds	r5, r7, r5
 8001dfc:	45a9      	cmp	r9, r5
 8001dfe:	d903      	bls.n	8001e08 <__aeabi_dmul+0x2fc>
 8001e00:	2180      	movs	r1, #128	; 0x80
 8001e02:	0249      	lsls	r1, r1, #9
 8001e04:	4688      	mov	r8, r1
 8001e06:	4444      	add	r4, r8
 8001e08:	9f04      	ldr	r7, [sp, #16]
 8001e0a:	9903      	ldr	r1, [sp, #12]
 8001e0c:	46b8      	mov	r8, r7
 8001e0e:	4441      	add	r1, r8
 8001e10:	468b      	mov	fp, r1
 8001e12:	4583      	cmp	fp, r0
 8001e14:	4180      	sbcs	r0, r0
 8001e16:	4241      	negs	r1, r0
 8001e18:	4688      	mov	r8, r1
 8001e1a:	4651      	mov	r1, sl
 8001e1c:	0408      	lsls	r0, r1, #16
 8001e1e:	042f      	lsls	r7, r5, #16
 8001e20:	0c00      	lsrs	r0, r0, #16
 8001e22:	183f      	adds	r7, r7, r0
 8001e24:	4658      	mov	r0, fp
 8001e26:	9902      	ldr	r1, [sp, #8]
 8001e28:	1810      	adds	r0, r2, r0
 8001e2a:	4689      	mov	r9, r1
 8001e2c:	4290      	cmp	r0, r2
 8001e2e:	4192      	sbcs	r2, r2
 8001e30:	444f      	add	r7, r9
 8001e32:	46ba      	mov	sl, r7
 8001e34:	4252      	negs	r2, r2
 8001e36:	4699      	mov	r9, r3
 8001e38:	4693      	mov	fp, r2
 8001e3a:	44c2      	add	sl, r8
 8001e3c:	44d1      	add	r9, sl
 8001e3e:	44cb      	add	fp, r9
 8001e40:	428f      	cmp	r7, r1
 8001e42:	41bf      	sbcs	r7, r7
 8001e44:	45c2      	cmp	sl, r8
 8001e46:	4189      	sbcs	r1, r1
 8001e48:	4599      	cmp	r9, r3
 8001e4a:	419b      	sbcs	r3, r3
 8001e4c:	4593      	cmp	fp, r2
 8001e4e:	4192      	sbcs	r2, r2
 8001e50:	427f      	negs	r7, r7
 8001e52:	4249      	negs	r1, r1
 8001e54:	0c2d      	lsrs	r5, r5, #16
 8001e56:	4252      	negs	r2, r2
 8001e58:	430f      	orrs	r7, r1
 8001e5a:	425b      	negs	r3, r3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	197f      	adds	r7, r7, r5
 8001e60:	18ff      	adds	r7, r7, r3
 8001e62:	465b      	mov	r3, fp
 8001e64:	193c      	adds	r4, r7, r4
 8001e66:	0ddb      	lsrs	r3, r3, #23
 8001e68:	9a05      	ldr	r2, [sp, #20]
 8001e6a:	0264      	lsls	r4, r4, #9
 8001e6c:	431c      	orrs	r4, r3
 8001e6e:	0243      	lsls	r3, r0, #9
 8001e70:	4313      	orrs	r3, r2
 8001e72:	1e5d      	subs	r5, r3, #1
 8001e74:	41ab      	sbcs	r3, r5
 8001e76:	465a      	mov	r2, fp
 8001e78:	0dc0      	lsrs	r0, r0, #23
 8001e7a:	4303      	orrs	r3, r0
 8001e7c:	0252      	lsls	r2, r2, #9
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	01e2      	lsls	r2, r4, #7
 8001e82:	d556      	bpl.n	8001f32 <__aeabi_dmul+0x426>
 8001e84:	2001      	movs	r0, #1
 8001e86:	085a      	lsrs	r2, r3, #1
 8001e88:	4003      	ands	r3, r0
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	07e2      	lsls	r2, r4, #31
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	0864      	lsrs	r4, r4, #1
 8001e92:	485a      	ldr	r0, [pc, #360]	; (8001ffc <__aeabi_dmul+0x4f0>)
 8001e94:	4460      	add	r0, ip
 8001e96:	2800      	cmp	r0, #0
 8001e98:	dd4d      	ble.n	8001f36 <__aeabi_dmul+0x42a>
 8001e9a:	075a      	lsls	r2, r3, #29
 8001e9c:	d009      	beq.n	8001eb2 <__aeabi_dmul+0x3a6>
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	401a      	ands	r2, r3
 8001ea2:	2a04      	cmp	r2, #4
 8001ea4:	d005      	beq.n	8001eb2 <__aeabi_dmul+0x3a6>
 8001ea6:	1d1a      	adds	r2, r3, #4
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	419b      	sbcs	r3, r3
 8001eac:	425b      	negs	r3, r3
 8001eae:	18e4      	adds	r4, r4, r3
 8001eb0:	0013      	movs	r3, r2
 8001eb2:	01e2      	lsls	r2, r4, #7
 8001eb4:	d504      	bpl.n	8001ec0 <__aeabi_dmul+0x3b4>
 8001eb6:	2080      	movs	r0, #128	; 0x80
 8001eb8:	4a51      	ldr	r2, [pc, #324]	; (8002000 <__aeabi_dmul+0x4f4>)
 8001eba:	00c0      	lsls	r0, r0, #3
 8001ebc:	4014      	ands	r4, r2
 8001ebe:	4460      	add	r0, ip
 8001ec0:	4a50      	ldr	r2, [pc, #320]	; (8002004 <__aeabi_dmul+0x4f8>)
 8001ec2:	4290      	cmp	r0, r2
 8001ec4:	dd00      	ble.n	8001ec8 <__aeabi_dmul+0x3bc>
 8001ec6:	e6e3      	b.n	8001c90 <__aeabi_dmul+0x184>
 8001ec8:	2501      	movs	r5, #1
 8001eca:	08db      	lsrs	r3, r3, #3
 8001ecc:	0762      	lsls	r2, r4, #29
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	0264      	lsls	r4, r4, #9
 8001ed2:	9b01      	ldr	r3, [sp, #4]
 8001ed4:	4691      	mov	r9, r2
 8001ed6:	0b22      	lsrs	r2, r4, #12
 8001ed8:	0544      	lsls	r4, r0, #21
 8001eda:	0d64      	lsrs	r4, r4, #21
 8001edc:	401d      	ands	r5, r3
 8001ede:	e67c      	b.n	8001bda <__aeabi_dmul+0xce>
 8001ee0:	2280      	movs	r2, #128	; 0x80
 8001ee2:	4659      	mov	r1, fp
 8001ee4:	0312      	lsls	r2, r2, #12
 8001ee6:	4211      	tst	r1, r2
 8001ee8:	d008      	beq.n	8001efc <__aeabi_dmul+0x3f0>
 8001eea:	4214      	tst	r4, r2
 8001eec:	d106      	bne.n	8001efc <__aeabi_dmul+0x3f0>
 8001eee:	4322      	orrs	r2, r4
 8001ef0:	0312      	lsls	r2, r2, #12
 8001ef2:	0b12      	lsrs	r2, r2, #12
 8001ef4:	4645      	mov	r5, r8
 8001ef6:	4699      	mov	r9, r3
 8001ef8:	4c43      	ldr	r4, [pc, #268]	; (8002008 <__aeabi_dmul+0x4fc>)
 8001efa:	e66e      	b.n	8001bda <__aeabi_dmul+0xce>
 8001efc:	465b      	mov	r3, fp
 8001efe:	431a      	orrs	r2, r3
 8001f00:	0312      	lsls	r2, r2, #12
 8001f02:	0b12      	lsrs	r2, r2, #12
 8001f04:	4c40      	ldr	r4, [pc, #256]	; (8002008 <__aeabi_dmul+0x4fc>)
 8001f06:	e668      	b.n	8001bda <__aeabi_dmul+0xce>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	4654      	mov	r4, sl
 8001f0c:	3b28      	subs	r3, #40	; 0x28
 8001f0e:	409c      	lsls	r4, r3
 8001f10:	2300      	movs	r3, #0
 8001f12:	e6b9      	b.n	8001c88 <__aeabi_dmul+0x17c>
 8001f14:	f000 fcea 	bl	80028ec <__clzsi2>
 8001f18:	3020      	adds	r0, #32
 8001f1a:	e6a6      	b.n	8001c6a <__aeabi_dmul+0x15e>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	3b28      	subs	r3, #40	; 0x28
 8001f20:	409f      	lsls	r7, r3
 8001f22:	2300      	movs	r3, #0
 8001f24:	46bb      	mov	fp, r7
 8001f26:	4699      	mov	r9, r3
 8001f28:	e68a      	b.n	8001c40 <__aeabi_dmul+0x134>
 8001f2a:	f000 fcdf 	bl	80028ec <__clzsi2>
 8001f2e:	3020      	adds	r0, #32
 8001f30:	e674      	b.n	8001c1c <__aeabi_dmul+0x110>
 8001f32:	46b4      	mov	ip, r6
 8001f34:	e7ad      	b.n	8001e92 <__aeabi_dmul+0x386>
 8001f36:	2501      	movs	r5, #1
 8001f38:	1a2a      	subs	r2, r5, r0
 8001f3a:	2a38      	cmp	r2, #56	; 0x38
 8001f3c:	dd06      	ble.n	8001f4c <__aeabi_dmul+0x440>
 8001f3e:	9b01      	ldr	r3, [sp, #4]
 8001f40:	2400      	movs	r4, #0
 8001f42:	401d      	ands	r5, r3
 8001f44:	2300      	movs	r3, #0
 8001f46:	2200      	movs	r2, #0
 8001f48:	4699      	mov	r9, r3
 8001f4a:	e646      	b.n	8001bda <__aeabi_dmul+0xce>
 8001f4c:	2a1f      	cmp	r2, #31
 8001f4e:	dc21      	bgt.n	8001f94 <__aeabi_dmul+0x488>
 8001f50:	2520      	movs	r5, #32
 8001f52:	0020      	movs	r0, r4
 8001f54:	1aad      	subs	r5, r5, r2
 8001f56:	001e      	movs	r6, r3
 8001f58:	40ab      	lsls	r3, r5
 8001f5a:	40a8      	lsls	r0, r5
 8001f5c:	40d6      	lsrs	r6, r2
 8001f5e:	1e5d      	subs	r5, r3, #1
 8001f60:	41ab      	sbcs	r3, r5
 8001f62:	4330      	orrs	r0, r6
 8001f64:	4318      	orrs	r0, r3
 8001f66:	40d4      	lsrs	r4, r2
 8001f68:	0743      	lsls	r3, r0, #29
 8001f6a:	d009      	beq.n	8001f80 <__aeabi_dmul+0x474>
 8001f6c:	230f      	movs	r3, #15
 8001f6e:	4003      	ands	r3, r0
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d005      	beq.n	8001f80 <__aeabi_dmul+0x474>
 8001f74:	0003      	movs	r3, r0
 8001f76:	1d18      	adds	r0, r3, #4
 8001f78:	4298      	cmp	r0, r3
 8001f7a:	419b      	sbcs	r3, r3
 8001f7c:	425b      	negs	r3, r3
 8001f7e:	18e4      	adds	r4, r4, r3
 8001f80:	0223      	lsls	r3, r4, #8
 8001f82:	d521      	bpl.n	8001fc8 <__aeabi_dmul+0x4bc>
 8001f84:	2501      	movs	r5, #1
 8001f86:	9b01      	ldr	r3, [sp, #4]
 8001f88:	2401      	movs	r4, #1
 8001f8a:	401d      	ands	r5, r3
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	2200      	movs	r2, #0
 8001f90:	4699      	mov	r9, r3
 8001f92:	e622      	b.n	8001bda <__aeabi_dmul+0xce>
 8001f94:	251f      	movs	r5, #31
 8001f96:	0021      	movs	r1, r4
 8001f98:	426d      	negs	r5, r5
 8001f9a:	1a28      	subs	r0, r5, r0
 8001f9c:	40c1      	lsrs	r1, r0
 8001f9e:	0008      	movs	r0, r1
 8001fa0:	2a20      	cmp	r2, #32
 8001fa2:	d01d      	beq.n	8001fe0 <__aeabi_dmul+0x4d4>
 8001fa4:	355f      	adds	r5, #95	; 0x5f
 8001fa6:	1aaa      	subs	r2, r5, r2
 8001fa8:	4094      	lsls	r4, r2
 8001faa:	4323      	orrs	r3, r4
 8001fac:	1e5c      	subs	r4, r3, #1
 8001fae:	41a3      	sbcs	r3, r4
 8001fb0:	2507      	movs	r5, #7
 8001fb2:	4303      	orrs	r3, r0
 8001fb4:	401d      	ands	r5, r3
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2d00      	cmp	r5, #0
 8001fba:	d009      	beq.n	8001fd0 <__aeabi_dmul+0x4c4>
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	2400      	movs	r4, #0
 8001fc0:	401a      	ands	r2, r3
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	2a04      	cmp	r2, #4
 8001fc6:	d1d6      	bne.n	8001f76 <__aeabi_dmul+0x46a>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	0765      	lsls	r5, r4, #29
 8001fcc:	0264      	lsls	r4, r4, #9
 8001fce:	0b22      	lsrs	r2, r4, #12
 8001fd0:	08db      	lsrs	r3, r3, #3
 8001fd2:	432b      	orrs	r3, r5
 8001fd4:	2501      	movs	r5, #1
 8001fd6:	4699      	mov	r9, r3
 8001fd8:	9b01      	ldr	r3, [sp, #4]
 8001fda:	2400      	movs	r4, #0
 8001fdc:	401d      	ands	r5, r3
 8001fde:	e5fc      	b.n	8001bda <__aeabi_dmul+0xce>
 8001fe0:	2400      	movs	r4, #0
 8001fe2:	e7e2      	b.n	8001faa <__aeabi_dmul+0x49e>
 8001fe4:	2280      	movs	r2, #128	; 0x80
 8001fe6:	2501      	movs	r5, #1
 8001fe8:	0312      	lsls	r2, r2, #12
 8001fea:	4322      	orrs	r2, r4
 8001fec:	9901      	ldr	r1, [sp, #4]
 8001fee:	0312      	lsls	r2, r2, #12
 8001ff0:	0b12      	lsrs	r2, r2, #12
 8001ff2:	400d      	ands	r5, r1
 8001ff4:	4699      	mov	r9, r3
 8001ff6:	4c04      	ldr	r4, [pc, #16]	; (8002008 <__aeabi_dmul+0x4fc>)
 8001ff8:	e5ef      	b.n	8001bda <__aeabi_dmul+0xce>
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	000003ff 	.word	0x000003ff
 8002000:	feffffff 	.word	0xfeffffff
 8002004:	000007fe 	.word	0x000007fe
 8002008:	000007ff 	.word	0x000007ff

0800200c <__aeabi_dsub>:
 800200c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800200e:	4646      	mov	r6, r8
 8002010:	46d6      	mov	lr, sl
 8002012:	464f      	mov	r7, r9
 8002014:	030c      	lsls	r4, r1, #12
 8002016:	b5c0      	push	{r6, r7, lr}
 8002018:	0fcd      	lsrs	r5, r1, #31
 800201a:	004e      	lsls	r6, r1, #1
 800201c:	0a61      	lsrs	r1, r4, #9
 800201e:	0f44      	lsrs	r4, r0, #29
 8002020:	430c      	orrs	r4, r1
 8002022:	00c1      	lsls	r1, r0, #3
 8002024:	0058      	lsls	r0, r3, #1
 8002026:	0d40      	lsrs	r0, r0, #21
 8002028:	4684      	mov	ip, r0
 800202a:	468a      	mov	sl, r1
 800202c:	000f      	movs	r7, r1
 800202e:	0319      	lsls	r1, r3, #12
 8002030:	0f50      	lsrs	r0, r2, #29
 8002032:	0a49      	lsrs	r1, r1, #9
 8002034:	4301      	orrs	r1, r0
 8002036:	48c6      	ldr	r0, [pc, #792]	; (8002350 <__aeabi_dsub+0x344>)
 8002038:	0d76      	lsrs	r6, r6, #21
 800203a:	46a8      	mov	r8, r5
 800203c:	0fdb      	lsrs	r3, r3, #31
 800203e:	00d2      	lsls	r2, r2, #3
 8002040:	4584      	cmp	ip, r0
 8002042:	d100      	bne.n	8002046 <__aeabi_dsub+0x3a>
 8002044:	e0d8      	b.n	80021f8 <__aeabi_dsub+0x1ec>
 8002046:	2001      	movs	r0, #1
 8002048:	4043      	eors	r3, r0
 800204a:	42ab      	cmp	r3, r5
 800204c:	d100      	bne.n	8002050 <__aeabi_dsub+0x44>
 800204e:	e0a6      	b.n	800219e <__aeabi_dsub+0x192>
 8002050:	4660      	mov	r0, ip
 8002052:	1a35      	subs	r5, r6, r0
 8002054:	2d00      	cmp	r5, #0
 8002056:	dc00      	bgt.n	800205a <__aeabi_dsub+0x4e>
 8002058:	e105      	b.n	8002266 <__aeabi_dsub+0x25a>
 800205a:	2800      	cmp	r0, #0
 800205c:	d110      	bne.n	8002080 <__aeabi_dsub+0x74>
 800205e:	000b      	movs	r3, r1
 8002060:	4313      	orrs	r3, r2
 8002062:	d100      	bne.n	8002066 <__aeabi_dsub+0x5a>
 8002064:	e0d7      	b.n	8002216 <__aeabi_dsub+0x20a>
 8002066:	1e6b      	subs	r3, r5, #1
 8002068:	2b00      	cmp	r3, #0
 800206a:	d000      	beq.n	800206e <__aeabi_dsub+0x62>
 800206c:	e14b      	b.n	8002306 <__aeabi_dsub+0x2fa>
 800206e:	4653      	mov	r3, sl
 8002070:	1a9f      	subs	r7, r3, r2
 8002072:	45ba      	cmp	sl, r7
 8002074:	4180      	sbcs	r0, r0
 8002076:	1a64      	subs	r4, r4, r1
 8002078:	4240      	negs	r0, r0
 800207a:	1a24      	subs	r4, r4, r0
 800207c:	2601      	movs	r6, #1
 800207e:	e01e      	b.n	80020be <__aeabi_dsub+0xb2>
 8002080:	4bb3      	ldr	r3, [pc, #716]	; (8002350 <__aeabi_dsub+0x344>)
 8002082:	429e      	cmp	r6, r3
 8002084:	d048      	beq.n	8002118 <__aeabi_dsub+0x10c>
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	041b      	lsls	r3, r3, #16
 800208a:	4319      	orrs	r1, r3
 800208c:	2d38      	cmp	r5, #56	; 0x38
 800208e:	dd00      	ble.n	8002092 <__aeabi_dsub+0x86>
 8002090:	e119      	b.n	80022c6 <__aeabi_dsub+0x2ba>
 8002092:	2d1f      	cmp	r5, #31
 8002094:	dd00      	ble.n	8002098 <__aeabi_dsub+0x8c>
 8002096:	e14c      	b.n	8002332 <__aeabi_dsub+0x326>
 8002098:	2320      	movs	r3, #32
 800209a:	000f      	movs	r7, r1
 800209c:	1b5b      	subs	r3, r3, r5
 800209e:	0010      	movs	r0, r2
 80020a0:	409a      	lsls	r2, r3
 80020a2:	409f      	lsls	r7, r3
 80020a4:	40e8      	lsrs	r0, r5
 80020a6:	1e53      	subs	r3, r2, #1
 80020a8:	419a      	sbcs	r2, r3
 80020aa:	40e9      	lsrs	r1, r5
 80020ac:	4307      	orrs	r7, r0
 80020ae:	4317      	orrs	r7, r2
 80020b0:	4653      	mov	r3, sl
 80020b2:	1bdf      	subs	r7, r3, r7
 80020b4:	1a61      	subs	r1, r4, r1
 80020b6:	45ba      	cmp	sl, r7
 80020b8:	41a4      	sbcs	r4, r4
 80020ba:	4264      	negs	r4, r4
 80020bc:	1b0c      	subs	r4, r1, r4
 80020be:	0223      	lsls	r3, r4, #8
 80020c0:	d400      	bmi.n	80020c4 <__aeabi_dsub+0xb8>
 80020c2:	e0c5      	b.n	8002250 <__aeabi_dsub+0x244>
 80020c4:	0264      	lsls	r4, r4, #9
 80020c6:	0a65      	lsrs	r5, r4, #9
 80020c8:	2d00      	cmp	r5, #0
 80020ca:	d100      	bne.n	80020ce <__aeabi_dsub+0xc2>
 80020cc:	e0f6      	b.n	80022bc <__aeabi_dsub+0x2b0>
 80020ce:	0028      	movs	r0, r5
 80020d0:	f000 fc0c 	bl	80028ec <__clzsi2>
 80020d4:	0003      	movs	r3, r0
 80020d6:	3b08      	subs	r3, #8
 80020d8:	2b1f      	cmp	r3, #31
 80020da:	dd00      	ble.n	80020de <__aeabi_dsub+0xd2>
 80020dc:	e0e9      	b.n	80022b2 <__aeabi_dsub+0x2a6>
 80020de:	2220      	movs	r2, #32
 80020e0:	003c      	movs	r4, r7
 80020e2:	1ad2      	subs	r2, r2, r3
 80020e4:	409d      	lsls	r5, r3
 80020e6:	40d4      	lsrs	r4, r2
 80020e8:	409f      	lsls	r7, r3
 80020ea:	4325      	orrs	r5, r4
 80020ec:	429e      	cmp	r6, r3
 80020ee:	dd00      	ble.n	80020f2 <__aeabi_dsub+0xe6>
 80020f0:	e0db      	b.n	80022aa <__aeabi_dsub+0x29e>
 80020f2:	1b9e      	subs	r6, r3, r6
 80020f4:	1c73      	adds	r3, r6, #1
 80020f6:	2b1f      	cmp	r3, #31
 80020f8:	dd00      	ble.n	80020fc <__aeabi_dsub+0xf0>
 80020fa:	e10a      	b.n	8002312 <__aeabi_dsub+0x306>
 80020fc:	2220      	movs	r2, #32
 80020fe:	0038      	movs	r0, r7
 8002100:	1ad2      	subs	r2, r2, r3
 8002102:	0029      	movs	r1, r5
 8002104:	4097      	lsls	r7, r2
 8002106:	002c      	movs	r4, r5
 8002108:	4091      	lsls	r1, r2
 800210a:	40d8      	lsrs	r0, r3
 800210c:	1e7a      	subs	r2, r7, #1
 800210e:	4197      	sbcs	r7, r2
 8002110:	40dc      	lsrs	r4, r3
 8002112:	2600      	movs	r6, #0
 8002114:	4301      	orrs	r1, r0
 8002116:	430f      	orrs	r7, r1
 8002118:	077b      	lsls	r3, r7, #29
 800211a:	d009      	beq.n	8002130 <__aeabi_dsub+0x124>
 800211c:	230f      	movs	r3, #15
 800211e:	403b      	ands	r3, r7
 8002120:	2b04      	cmp	r3, #4
 8002122:	d005      	beq.n	8002130 <__aeabi_dsub+0x124>
 8002124:	1d3b      	adds	r3, r7, #4
 8002126:	42bb      	cmp	r3, r7
 8002128:	41bf      	sbcs	r7, r7
 800212a:	427f      	negs	r7, r7
 800212c:	19e4      	adds	r4, r4, r7
 800212e:	001f      	movs	r7, r3
 8002130:	0223      	lsls	r3, r4, #8
 8002132:	d525      	bpl.n	8002180 <__aeabi_dsub+0x174>
 8002134:	4b86      	ldr	r3, [pc, #536]	; (8002350 <__aeabi_dsub+0x344>)
 8002136:	3601      	adds	r6, #1
 8002138:	429e      	cmp	r6, r3
 800213a:	d100      	bne.n	800213e <__aeabi_dsub+0x132>
 800213c:	e0af      	b.n	800229e <__aeabi_dsub+0x292>
 800213e:	4b85      	ldr	r3, [pc, #532]	; (8002354 <__aeabi_dsub+0x348>)
 8002140:	2501      	movs	r5, #1
 8002142:	401c      	ands	r4, r3
 8002144:	4643      	mov	r3, r8
 8002146:	0762      	lsls	r2, r4, #29
 8002148:	08ff      	lsrs	r7, r7, #3
 800214a:	0264      	lsls	r4, r4, #9
 800214c:	0576      	lsls	r6, r6, #21
 800214e:	4317      	orrs	r7, r2
 8002150:	0b24      	lsrs	r4, r4, #12
 8002152:	0d76      	lsrs	r6, r6, #21
 8002154:	401d      	ands	r5, r3
 8002156:	2100      	movs	r1, #0
 8002158:	0324      	lsls	r4, r4, #12
 800215a:	0b23      	lsrs	r3, r4, #12
 800215c:	0d0c      	lsrs	r4, r1, #20
 800215e:	4a7e      	ldr	r2, [pc, #504]	; (8002358 <__aeabi_dsub+0x34c>)
 8002160:	0524      	lsls	r4, r4, #20
 8002162:	431c      	orrs	r4, r3
 8002164:	4014      	ands	r4, r2
 8002166:	0533      	lsls	r3, r6, #20
 8002168:	4323      	orrs	r3, r4
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	07ed      	lsls	r5, r5, #31
 800216e:	085b      	lsrs	r3, r3, #1
 8002170:	432b      	orrs	r3, r5
 8002172:	0038      	movs	r0, r7
 8002174:	0019      	movs	r1, r3
 8002176:	bc1c      	pop	{r2, r3, r4}
 8002178:	4690      	mov	r8, r2
 800217a:	4699      	mov	r9, r3
 800217c:	46a2      	mov	sl, r4
 800217e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002180:	2501      	movs	r5, #1
 8002182:	4643      	mov	r3, r8
 8002184:	0762      	lsls	r2, r4, #29
 8002186:	08ff      	lsrs	r7, r7, #3
 8002188:	4317      	orrs	r7, r2
 800218a:	08e4      	lsrs	r4, r4, #3
 800218c:	401d      	ands	r5, r3
 800218e:	4b70      	ldr	r3, [pc, #448]	; (8002350 <__aeabi_dsub+0x344>)
 8002190:	429e      	cmp	r6, r3
 8002192:	d036      	beq.n	8002202 <__aeabi_dsub+0x1f6>
 8002194:	0324      	lsls	r4, r4, #12
 8002196:	0576      	lsls	r6, r6, #21
 8002198:	0b24      	lsrs	r4, r4, #12
 800219a:	0d76      	lsrs	r6, r6, #21
 800219c:	e7db      	b.n	8002156 <__aeabi_dsub+0x14a>
 800219e:	4663      	mov	r3, ip
 80021a0:	1af3      	subs	r3, r6, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	dc00      	bgt.n	80021a8 <__aeabi_dsub+0x19c>
 80021a6:	e094      	b.n	80022d2 <__aeabi_dsub+0x2c6>
 80021a8:	4660      	mov	r0, ip
 80021aa:	2800      	cmp	r0, #0
 80021ac:	d035      	beq.n	800221a <__aeabi_dsub+0x20e>
 80021ae:	4868      	ldr	r0, [pc, #416]	; (8002350 <__aeabi_dsub+0x344>)
 80021b0:	4286      	cmp	r6, r0
 80021b2:	d0b1      	beq.n	8002118 <__aeabi_dsub+0x10c>
 80021b4:	2780      	movs	r7, #128	; 0x80
 80021b6:	043f      	lsls	r7, r7, #16
 80021b8:	4339      	orrs	r1, r7
 80021ba:	2b38      	cmp	r3, #56	; 0x38
 80021bc:	dc00      	bgt.n	80021c0 <__aeabi_dsub+0x1b4>
 80021be:	e0fd      	b.n	80023bc <__aeabi_dsub+0x3b0>
 80021c0:	430a      	orrs	r2, r1
 80021c2:	0017      	movs	r7, r2
 80021c4:	2100      	movs	r1, #0
 80021c6:	1e7a      	subs	r2, r7, #1
 80021c8:	4197      	sbcs	r7, r2
 80021ca:	4457      	add	r7, sl
 80021cc:	4557      	cmp	r7, sl
 80021ce:	4180      	sbcs	r0, r0
 80021d0:	1909      	adds	r1, r1, r4
 80021d2:	4244      	negs	r4, r0
 80021d4:	190c      	adds	r4, r1, r4
 80021d6:	0223      	lsls	r3, r4, #8
 80021d8:	d53a      	bpl.n	8002250 <__aeabi_dsub+0x244>
 80021da:	4b5d      	ldr	r3, [pc, #372]	; (8002350 <__aeabi_dsub+0x344>)
 80021dc:	3601      	adds	r6, #1
 80021de:	429e      	cmp	r6, r3
 80021e0:	d100      	bne.n	80021e4 <__aeabi_dsub+0x1d8>
 80021e2:	e14b      	b.n	800247c <__aeabi_dsub+0x470>
 80021e4:	2201      	movs	r2, #1
 80021e6:	4b5b      	ldr	r3, [pc, #364]	; (8002354 <__aeabi_dsub+0x348>)
 80021e8:	401c      	ands	r4, r3
 80021ea:	087b      	lsrs	r3, r7, #1
 80021ec:	4017      	ands	r7, r2
 80021ee:	431f      	orrs	r7, r3
 80021f0:	07e2      	lsls	r2, r4, #31
 80021f2:	4317      	orrs	r7, r2
 80021f4:	0864      	lsrs	r4, r4, #1
 80021f6:	e78f      	b.n	8002118 <__aeabi_dsub+0x10c>
 80021f8:	0008      	movs	r0, r1
 80021fa:	4310      	orrs	r0, r2
 80021fc:	d000      	beq.n	8002200 <__aeabi_dsub+0x1f4>
 80021fe:	e724      	b.n	800204a <__aeabi_dsub+0x3e>
 8002200:	e721      	b.n	8002046 <__aeabi_dsub+0x3a>
 8002202:	0023      	movs	r3, r4
 8002204:	433b      	orrs	r3, r7
 8002206:	d100      	bne.n	800220a <__aeabi_dsub+0x1fe>
 8002208:	e1b9      	b.n	800257e <__aeabi_dsub+0x572>
 800220a:	2280      	movs	r2, #128	; 0x80
 800220c:	0312      	lsls	r2, r2, #12
 800220e:	4314      	orrs	r4, r2
 8002210:	0324      	lsls	r4, r4, #12
 8002212:	0b24      	lsrs	r4, r4, #12
 8002214:	e79f      	b.n	8002156 <__aeabi_dsub+0x14a>
 8002216:	002e      	movs	r6, r5
 8002218:	e77e      	b.n	8002118 <__aeabi_dsub+0x10c>
 800221a:	0008      	movs	r0, r1
 800221c:	4310      	orrs	r0, r2
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x216>
 8002220:	e0ca      	b.n	80023b8 <__aeabi_dsub+0x3ac>
 8002222:	1e58      	subs	r0, r3, #1
 8002224:	4684      	mov	ip, r0
 8002226:	2800      	cmp	r0, #0
 8002228:	d000      	beq.n	800222c <__aeabi_dsub+0x220>
 800222a:	e0e7      	b.n	80023fc <__aeabi_dsub+0x3f0>
 800222c:	4452      	add	r2, sl
 800222e:	4552      	cmp	r2, sl
 8002230:	4180      	sbcs	r0, r0
 8002232:	1864      	adds	r4, r4, r1
 8002234:	4240      	negs	r0, r0
 8002236:	1824      	adds	r4, r4, r0
 8002238:	0017      	movs	r7, r2
 800223a:	2601      	movs	r6, #1
 800223c:	0223      	lsls	r3, r4, #8
 800223e:	d507      	bpl.n	8002250 <__aeabi_dsub+0x244>
 8002240:	2602      	movs	r6, #2
 8002242:	e7cf      	b.n	80021e4 <__aeabi_dsub+0x1d8>
 8002244:	4664      	mov	r4, ip
 8002246:	432c      	orrs	r4, r5
 8002248:	d100      	bne.n	800224c <__aeabi_dsub+0x240>
 800224a:	e1b3      	b.n	80025b4 <__aeabi_dsub+0x5a8>
 800224c:	002c      	movs	r4, r5
 800224e:	4667      	mov	r7, ip
 8002250:	077b      	lsls	r3, r7, #29
 8002252:	d000      	beq.n	8002256 <__aeabi_dsub+0x24a>
 8002254:	e762      	b.n	800211c <__aeabi_dsub+0x110>
 8002256:	0763      	lsls	r3, r4, #29
 8002258:	08ff      	lsrs	r7, r7, #3
 800225a:	431f      	orrs	r7, r3
 800225c:	2501      	movs	r5, #1
 800225e:	4643      	mov	r3, r8
 8002260:	08e4      	lsrs	r4, r4, #3
 8002262:	401d      	ands	r5, r3
 8002264:	e793      	b.n	800218e <__aeabi_dsub+0x182>
 8002266:	2d00      	cmp	r5, #0
 8002268:	d178      	bne.n	800235c <__aeabi_dsub+0x350>
 800226a:	1c75      	adds	r5, r6, #1
 800226c:	056d      	lsls	r5, r5, #21
 800226e:	0d6d      	lsrs	r5, r5, #21
 8002270:	2d01      	cmp	r5, #1
 8002272:	dc00      	bgt.n	8002276 <__aeabi_dsub+0x26a>
 8002274:	e0f2      	b.n	800245c <__aeabi_dsub+0x450>
 8002276:	4650      	mov	r0, sl
 8002278:	1a80      	subs	r0, r0, r2
 800227a:	4582      	cmp	sl, r0
 800227c:	41bf      	sbcs	r7, r7
 800227e:	1a65      	subs	r5, r4, r1
 8002280:	427f      	negs	r7, r7
 8002282:	1bed      	subs	r5, r5, r7
 8002284:	4684      	mov	ip, r0
 8002286:	0228      	lsls	r0, r5, #8
 8002288:	d400      	bmi.n	800228c <__aeabi_dsub+0x280>
 800228a:	e08c      	b.n	80023a6 <__aeabi_dsub+0x39a>
 800228c:	4650      	mov	r0, sl
 800228e:	1a17      	subs	r7, r2, r0
 8002290:	42ba      	cmp	r2, r7
 8002292:	4192      	sbcs	r2, r2
 8002294:	1b0c      	subs	r4, r1, r4
 8002296:	4255      	negs	r5, r2
 8002298:	1b65      	subs	r5, r4, r5
 800229a:	4698      	mov	r8, r3
 800229c:	e714      	b.n	80020c8 <__aeabi_dsub+0xbc>
 800229e:	2501      	movs	r5, #1
 80022a0:	4643      	mov	r3, r8
 80022a2:	2400      	movs	r4, #0
 80022a4:	401d      	ands	r5, r3
 80022a6:	2700      	movs	r7, #0
 80022a8:	e755      	b.n	8002156 <__aeabi_dsub+0x14a>
 80022aa:	4c2a      	ldr	r4, [pc, #168]	; (8002354 <__aeabi_dsub+0x348>)
 80022ac:	1af6      	subs	r6, r6, r3
 80022ae:	402c      	ands	r4, r5
 80022b0:	e732      	b.n	8002118 <__aeabi_dsub+0x10c>
 80022b2:	003d      	movs	r5, r7
 80022b4:	3828      	subs	r0, #40	; 0x28
 80022b6:	4085      	lsls	r5, r0
 80022b8:	2700      	movs	r7, #0
 80022ba:	e717      	b.n	80020ec <__aeabi_dsub+0xe0>
 80022bc:	0038      	movs	r0, r7
 80022be:	f000 fb15 	bl	80028ec <__clzsi2>
 80022c2:	3020      	adds	r0, #32
 80022c4:	e706      	b.n	80020d4 <__aeabi_dsub+0xc8>
 80022c6:	430a      	orrs	r2, r1
 80022c8:	0017      	movs	r7, r2
 80022ca:	2100      	movs	r1, #0
 80022cc:	1e7a      	subs	r2, r7, #1
 80022ce:	4197      	sbcs	r7, r2
 80022d0:	e6ee      	b.n	80020b0 <__aeabi_dsub+0xa4>
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d000      	beq.n	80022d8 <__aeabi_dsub+0x2cc>
 80022d6:	e0e5      	b.n	80024a4 <__aeabi_dsub+0x498>
 80022d8:	1c73      	adds	r3, r6, #1
 80022da:	469c      	mov	ip, r3
 80022dc:	055b      	lsls	r3, r3, #21
 80022de:	0d5b      	lsrs	r3, r3, #21
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	dc00      	bgt.n	80022e6 <__aeabi_dsub+0x2da>
 80022e4:	e09f      	b.n	8002426 <__aeabi_dsub+0x41a>
 80022e6:	4b1a      	ldr	r3, [pc, #104]	; (8002350 <__aeabi_dsub+0x344>)
 80022e8:	459c      	cmp	ip, r3
 80022ea:	d100      	bne.n	80022ee <__aeabi_dsub+0x2e2>
 80022ec:	e0c5      	b.n	800247a <__aeabi_dsub+0x46e>
 80022ee:	4452      	add	r2, sl
 80022f0:	4552      	cmp	r2, sl
 80022f2:	4180      	sbcs	r0, r0
 80022f4:	1864      	adds	r4, r4, r1
 80022f6:	4240      	negs	r0, r0
 80022f8:	1824      	adds	r4, r4, r0
 80022fa:	07e7      	lsls	r7, r4, #31
 80022fc:	0852      	lsrs	r2, r2, #1
 80022fe:	4317      	orrs	r7, r2
 8002300:	0864      	lsrs	r4, r4, #1
 8002302:	4666      	mov	r6, ip
 8002304:	e708      	b.n	8002118 <__aeabi_dsub+0x10c>
 8002306:	4812      	ldr	r0, [pc, #72]	; (8002350 <__aeabi_dsub+0x344>)
 8002308:	4285      	cmp	r5, r0
 800230a:	d100      	bne.n	800230e <__aeabi_dsub+0x302>
 800230c:	e085      	b.n	800241a <__aeabi_dsub+0x40e>
 800230e:	001d      	movs	r5, r3
 8002310:	e6bc      	b.n	800208c <__aeabi_dsub+0x80>
 8002312:	0029      	movs	r1, r5
 8002314:	3e1f      	subs	r6, #31
 8002316:	40f1      	lsrs	r1, r6
 8002318:	2b20      	cmp	r3, #32
 800231a:	d100      	bne.n	800231e <__aeabi_dsub+0x312>
 800231c:	e07f      	b.n	800241e <__aeabi_dsub+0x412>
 800231e:	2240      	movs	r2, #64	; 0x40
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	409d      	lsls	r5, r3
 8002324:	432f      	orrs	r7, r5
 8002326:	1e7d      	subs	r5, r7, #1
 8002328:	41af      	sbcs	r7, r5
 800232a:	2400      	movs	r4, #0
 800232c:	430f      	orrs	r7, r1
 800232e:	2600      	movs	r6, #0
 8002330:	e78e      	b.n	8002250 <__aeabi_dsub+0x244>
 8002332:	002b      	movs	r3, r5
 8002334:	000f      	movs	r7, r1
 8002336:	3b20      	subs	r3, #32
 8002338:	40df      	lsrs	r7, r3
 800233a:	2d20      	cmp	r5, #32
 800233c:	d071      	beq.n	8002422 <__aeabi_dsub+0x416>
 800233e:	2340      	movs	r3, #64	; 0x40
 8002340:	1b5d      	subs	r5, r3, r5
 8002342:	40a9      	lsls	r1, r5
 8002344:	430a      	orrs	r2, r1
 8002346:	1e51      	subs	r1, r2, #1
 8002348:	418a      	sbcs	r2, r1
 800234a:	2100      	movs	r1, #0
 800234c:	4317      	orrs	r7, r2
 800234e:	e6af      	b.n	80020b0 <__aeabi_dsub+0xa4>
 8002350:	000007ff 	.word	0x000007ff
 8002354:	ff7fffff 	.word	0xff7fffff
 8002358:	800fffff 	.word	0x800fffff
 800235c:	2e00      	cmp	r6, #0
 800235e:	d03e      	beq.n	80023de <__aeabi_dsub+0x3d2>
 8002360:	4eb3      	ldr	r6, [pc, #716]	; (8002630 <__aeabi_dsub+0x624>)
 8002362:	45b4      	cmp	ip, r6
 8002364:	d045      	beq.n	80023f2 <__aeabi_dsub+0x3e6>
 8002366:	2680      	movs	r6, #128	; 0x80
 8002368:	0436      	lsls	r6, r6, #16
 800236a:	426d      	negs	r5, r5
 800236c:	4334      	orrs	r4, r6
 800236e:	2d38      	cmp	r5, #56	; 0x38
 8002370:	dd00      	ble.n	8002374 <__aeabi_dsub+0x368>
 8002372:	e0a8      	b.n	80024c6 <__aeabi_dsub+0x4ba>
 8002374:	2d1f      	cmp	r5, #31
 8002376:	dd00      	ble.n	800237a <__aeabi_dsub+0x36e>
 8002378:	e11f      	b.n	80025ba <__aeabi_dsub+0x5ae>
 800237a:	2620      	movs	r6, #32
 800237c:	0027      	movs	r7, r4
 800237e:	4650      	mov	r0, sl
 8002380:	1b76      	subs	r6, r6, r5
 8002382:	40b7      	lsls	r7, r6
 8002384:	40e8      	lsrs	r0, r5
 8002386:	4307      	orrs	r7, r0
 8002388:	4650      	mov	r0, sl
 800238a:	40b0      	lsls	r0, r6
 800238c:	1e46      	subs	r6, r0, #1
 800238e:	41b0      	sbcs	r0, r6
 8002390:	40ec      	lsrs	r4, r5
 8002392:	4338      	orrs	r0, r7
 8002394:	1a17      	subs	r7, r2, r0
 8002396:	42ba      	cmp	r2, r7
 8002398:	4192      	sbcs	r2, r2
 800239a:	1b0c      	subs	r4, r1, r4
 800239c:	4252      	negs	r2, r2
 800239e:	1aa4      	subs	r4, r4, r2
 80023a0:	4666      	mov	r6, ip
 80023a2:	4698      	mov	r8, r3
 80023a4:	e68b      	b.n	80020be <__aeabi_dsub+0xb2>
 80023a6:	4664      	mov	r4, ip
 80023a8:	4667      	mov	r7, ip
 80023aa:	432c      	orrs	r4, r5
 80023ac:	d000      	beq.n	80023b0 <__aeabi_dsub+0x3a4>
 80023ae:	e68b      	b.n	80020c8 <__aeabi_dsub+0xbc>
 80023b0:	2500      	movs	r5, #0
 80023b2:	2600      	movs	r6, #0
 80023b4:	2700      	movs	r7, #0
 80023b6:	e6ea      	b.n	800218e <__aeabi_dsub+0x182>
 80023b8:	001e      	movs	r6, r3
 80023ba:	e6ad      	b.n	8002118 <__aeabi_dsub+0x10c>
 80023bc:	2b1f      	cmp	r3, #31
 80023be:	dc60      	bgt.n	8002482 <__aeabi_dsub+0x476>
 80023c0:	2720      	movs	r7, #32
 80023c2:	1af8      	subs	r0, r7, r3
 80023c4:	000f      	movs	r7, r1
 80023c6:	4684      	mov	ip, r0
 80023c8:	4087      	lsls	r7, r0
 80023ca:	0010      	movs	r0, r2
 80023cc:	40d8      	lsrs	r0, r3
 80023ce:	4307      	orrs	r7, r0
 80023d0:	4660      	mov	r0, ip
 80023d2:	4082      	lsls	r2, r0
 80023d4:	1e50      	subs	r0, r2, #1
 80023d6:	4182      	sbcs	r2, r0
 80023d8:	40d9      	lsrs	r1, r3
 80023da:	4317      	orrs	r7, r2
 80023dc:	e6f5      	b.n	80021ca <__aeabi_dsub+0x1be>
 80023de:	0026      	movs	r6, r4
 80023e0:	4650      	mov	r0, sl
 80023e2:	4306      	orrs	r6, r0
 80023e4:	d005      	beq.n	80023f2 <__aeabi_dsub+0x3e6>
 80023e6:	43ed      	mvns	r5, r5
 80023e8:	2d00      	cmp	r5, #0
 80023ea:	d0d3      	beq.n	8002394 <__aeabi_dsub+0x388>
 80023ec:	4e90      	ldr	r6, [pc, #576]	; (8002630 <__aeabi_dsub+0x624>)
 80023ee:	45b4      	cmp	ip, r6
 80023f0:	d1bd      	bne.n	800236e <__aeabi_dsub+0x362>
 80023f2:	000c      	movs	r4, r1
 80023f4:	0017      	movs	r7, r2
 80023f6:	4666      	mov	r6, ip
 80023f8:	4698      	mov	r8, r3
 80023fa:	e68d      	b.n	8002118 <__aeabi_dsub+0x10c>
 80023fc:	488c      	ldr	r0, [pc, #560]	; (8002630 <__aeabi_dsub+0x624>)
 80023fe:	4283      	cmp	r3, r0
 8002400:	d00b      	beq.n	800241a <__aeabi_dsub+0x40e>
 8002402:	4663      	mov	r3, ip
 8002404:	e6d9      	b.n	80021ba <__aeabi_dsub+0x1ae>
 8002406:	2d00      	cmp	r5, #0
 8002408:	d000      	beq.n	800240c <__aeabi_dsub+0x400>
 800240a:	e096      	b.n	800253a <__aeabi_dsub+0x52e>
 800240c:	0008      	movs	r0, r1
 800240e:	4310      	orrs	r0, r2
 8002410:	d100      	bne.n	8002414 <__aeabi_dsub+0x408>
 8002412:	e0e2      	b.n	80025da <__aeabi_dsub+0x5ce>
 8002414:	000c      	movs	r4, r1
 8002416:	0017      	movs	r7, r2
 8002418:	4698      	mov	r8, r3
 800241a:	4e85      	ldr	r6, [pc, #532]	; (8002630 <__aeabi_dsub+0x624>)
 800241c:	e67c      	b.n	8002118 <__aeabi_dsub+0x10c>
 800241e:	2500      	movs	r5, #0
 8002420:	e780      	b.n	8002324 <__aeabi_dsub+0x318>
 8002422:	2100      	movs	r1, #0
 8002424:	e78e      	b.n	8002344 <__aeabi_dsub+0x338>
 8002426:	0023      	movs	r3, r4
 8002428:	4650      	mov	r0, sl
 800242a:	4303      	orrs	r3, r0
 800242c:	2e00      	cmp	r6, #0
 800242e:	d000      	beq.n	8002432 <__aeabi_dsub+0x426>
 8002430:	e0a8      	b.n	8002584 <__aeabi_dsub+0x578>
 8002432:	2b00      	cmp	r3, #0
 8002434:	d100      	bne.n	8002438 <__aeabi_dsub+0x42c>
 8002436:	e0de      	b.n	80025f6 <__aeabi_dsub+0x5ea>
 8002438:	000b      	movs	r3, r1
 800243a:	4313      	orrs	r3, r2
 800243c:	d100      	bne.n	8002440 <__aeabi_dsub+0x434>
 800243e:	e66b      	b.n	8002118 <__aeabi_dsub+0x10c>
 8002440:	4452      	add	r2, sl
 8002442:	4552      	cmp	r2, sl
 8002444:	4180      	sbcs	r0, r0
 8002446:	1864      	adds	r4, r4, r1
 8002448:	4240      	negs	r0, r0
 800244a:	1824      	adds	r4, r4, r0
 800244c:	0017      	movs	r7, r2
 800244e:	0223      	lsls	r3, r4, #8
 8002450:	d400      	bmi.n	8002454 <__aeabi_dsub+0x448>
 8002452:	e6fd      	b.n	8002250 <__aeabi_dsub+0x244>
 8002454:	4b77      	ldr	r3, [pc, #476]	; (8002634 <__aeabi_dsub+0x628>)
 8002456:	4666      	mov	r6, ip
 8002458:	401c      	ands	r4, r3
 800245a:	e65d      	b.n	8002118 <__aeabi_dsub+0x10c>
 800245c:	0025      	movs	r5, r4
 800245e:	4650      	mov	r0, sl
 8002460:	4305      	orrs	r5, r0
 8002462:	2e00      	cmp	r6, #0
 8002464:	d1cf      	bne.n	8002406 <__aeabi_dsub+0x3fa>
 8002466:	2d00      	cmp	r5, #0
 8002468:	d14f      	bne.n	800250a <__aeabi_dsub+0x4fe>
 800246a:	000c      	movs	r4, r1
 800246c:	4314      	orrs	r4, r2
 800246e:	d100      	bne.n	8002472 <__aeabi_dsub+0x466>
 8002470:	e0a0      	b.n	80025b4 <__aeabi_dsub+0x5a8>
 8002472:	000c      	movs	r4, r1
 8002474:	0017      	movs	r7, r2
 8002476:	4698      	mov	r8, r3
 8002478:	e64e      	b.n	8002118 <__aeabi_dsub+0x10c>
 800247a:	4666      	mov	r6, ip
 800247c:	2400      	movs	r4, #0
 800247e:	2700      	movs	r7, #0
 8002480:	e685      	b.n	800218e <__aeabi_dsub+0x182>
 8002482:	001f      	movs	r7, r3
 8002484:	0008      	movs	r0, r1
 8002486:	3f20      	subs	r7, #32
 8002488:	40f8      	lsrs	r0, r7
 800248a:	0007      	movs	r7, r0
 800248c:	2b20      	cmp	r3, #32
 800248e:	d100      	bne.n	8002492 <__aeabi_dsub+0x486>
 8002490:	e08e      	b.n	80025b0 <__aeabi_dsub+0x5a4>
 8002492:	2040      	movs	r0, #64	; 0x40
 8002494:	1ac3      	subs	r3, r0, r3
 8002496:	4099      	lsls	r1, r3
 8002498:	430a      	orrs	r2, r1
 800249a:	1e51      	subs	r1, r2, #1
 800249c:	418a      	sbcs	r2, r1
 800249e:	2100      	movs	r1, #0
 80024a0:	4317      	orrs	r7, r2
 80024a2:	e692      	b.n	80021ca <__aeabi_dsub+0x1be>
 80024a4:	2e00      	cmp	r6, #0
 80024a6:	d114      	bne.n	80024d2 <__aeabi_dsub+0x4c6>
 80024a8:	0026      	movs	r6, r4
 80024aa:	4650      	mov	r0, sl
 80024ac:	4306      	orrs	r6, r0
 80024ae:	d062      	beq.n	8002576 <__aeabi_dsub+0x56a>
 80024b0:	43db      	mvns	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d15c      	bne.n	8002570 <__aeabi_dsub+0x564>
 80024b6:	1887      	adds	r7, r0, r2
 80024b8:	4297      	cmp	r7, r2
 80024ba:	4192      	sbcs	r2, r2
 80024bc:	1864      	adds	r4, r4, r1
 80024be:	4252      	negs	r2, r2
 80024c0:	18a4      	adds	r4, r4, r2
 80024c2:	4666      	mov	r6, ip
 80024c4:	e687      	b.n	80021d6 <__aeabi_dsub+0x1ca>
 80024c6:	4650      	mov	r0, sl
 80024c8:	4320      	orrs	r0, r4
 80024ca:	1e44      	subs	r4, r0, #1
 80024cc:	41a0      	sbcs	r0, r4
 80024ce:	2400      	movs	r4, #0
 80024d0:	e760      	b.n	8002394 <__aeabi_dsub+0x388>
 80024d2:	4e57      	ldr	r6, [pc, #348]	; (8002630 <__aeabi_dsub+0x624>)
 80024d4:	45b4      	cmp	ip, r6
 80024d6:	d04e      	beq.n	8002576 <__aeabi_dsub+0x56a>
 80024d8:	2680      	movs	r6, #128	; 0x80
 80024da:	0436      	lsls	r6, r6, #16
 80024dc:	425b      	negs	r3, r3
 80024de:	4334      	orrs	r4, r6
 80024e0:	2b38      	cmp	r3, #56	; 0x38
 80024e2:	dd00      	ble.n	80024e6 <__aeabi_dsub+0x4da>
 80024e4:	e07f      	b.n	80025e6 <__aeabi_dsub+0x5da>
 80024e6:	2b1f      	cmp	r3, #31
 80024e8:	dd00      	ble.n	80024ec <__aeabi_dsub+0x4e0>
 80024ea:	e08b      	b.n	8002604 <__aeabi_dsub+0x5f8>
 80024ec:	2620      	movs	r6, #32
 80024ee:	0027      	movs	r7, r4
 80024f0:	4650      	mov	r0, sl
 80024f2:	1af6      	subs	r6, r6, r3
 80024f4:	40b7      	lsls	r7, r6
 80024f6:	40d8      	lsrs	r0, r3
 80024f8:	4307      	orrs	r7, r0
 80024fa:	4650      	mov	r0, sl
 80024fc:	40b0      	lsls	r0, r6
 80024fe:	1e46      	subs	r6, r0, #1
 8002500:	41b0      	sbcs	r0, r6
 8002502:	4307      	orrs	r7, r0
 8002504:	40dc      	lsrs	r4, r3
 8002506:	18bf      	adds	r7, r7, r2
 8002508:	e7d6      	b.n	80024b8 <__aeabi_dsub+0x4ac>
 800250a:	000d      	movs	r5, r1
 800250c:	4315      	orrs	r5, r2
 800250e:	d100      	bne.n	8002512 <__aeabi_dsub+0x506>
 8002510:	e602      	b.n	8002118 <__aeabi_dsub+0x10c>
 8002512:	4650      	mov	r0, sl
 8002514:	1a80      	subs	r0, r0, r2
 8002516:	4582      	cmp	sl, r0
 8002518:	41bf      	sbcs	r7, r7
 800251a:	1a65      	subs	r5, r4, r1
 800251c:	427f      	negs	r7, r7
 800251e:	1bed      	subs	r5, r5, r7
 8002520:	4684      	mov	ip, r0
 8002522:	0228      	lsls	r0, r5, #8
 8002524:	d400      	bmi.n	8002528 <__aeabi_dsub+0x51c>
 8002526:	e68d      	b.n	8002244 <__aeabi_dsub+0x238>
 8002528:	4650      	mov	r0, sl
 800252a:	1a17      	subs	r7, r2, r0
 800252c:	42ba      	cmp	r2, r7
 800252e:	4192      	sbcs	r2, r2
 8002530:	1b0c      	subs	r4, r1, r4
 8002532:	4252      	negs	r2, r2
 8002534:	1aa4      	subs	r4, r4, r2
 8002536:	4698      	mov	r8, r3
 8002538:	e5ee      	b.n	8002118 <__aeabi_dsub+0x10c>
 800253a:	000d      	movs	r5, r1
 800253c:	4315      	orrs	r5, r2
 800253e:	d100      	bne.n	8002542 <__aeabi_dsub+0x536>
 8002540:	e76b      	b.n	800241a <__aeabi_dsub+0x40e>
 8002542:	4650      	mov	r0, sl
 8002544:	0767      	lsls	r7, r4, #29
 8002546:	08c0      	lsrs	r0, r0, #3
 8002548:	4307      	orrs	r7, r0
 800254a:	2080      	movs	r0, #128	; 0x80
 800254c:	08e4      	lsrs	r4, r4, #3
 800254e:	0300      	lsls	r0, r0, #12
 8002550:	4204      	tst	r4, r0
 8002552:	d007      	beq.n	8002564 <__aeabi_dsub+0x558>
 8002554:	08cd      	lsrs	r5, r1, #3
 8002556:	4205      	tst	r5, r0
 8002558:	d104      	bne.n	8002564 <__aeabi_dsub+0x558>
 800255a:	002c      	movs	r4, r5
 800255c:	4698      	mov	r8, r3
 800255e:	08d7      	lsrs	r7, r2, #3
 8002560:	0749      	lsls	r1, r1, #29
 8002562:	430f      	orrs	r7, r1
 8002564:	0f7b      	lsrs	r3, r7, #29
 8002566:	00e4      	lsls	r4, r4, #3
 8002568:	431c      	orrs	r4, r3
 800256a:	00ff      	lsls	r7, r7, #3
 800256c:	4e30      	ldr	r6, [pc, #192]	; (8002630 <__aeabi_dsub+0x624>)
 800256e:	e5d3      	b.n	8002118 <__aeabi_dsub+0x10c>
 8002570:	4e2f      	ldr	r6, [pc, #188]	; (8002630 <__aeabi_dsub+0x624>)
 8002572:	45b4      	cmp	ip, r6
 8002574:	d1b4      	bne.n	80024e0 <__aeabi_dsub+0x4d4>
 8002576:	000c      	movs	r4, r1
 8002578:	0017      	movs	r7, r2
 800257a:	4666      	mov	r6, ip
 800257c:	e5cc      	b.n	8002118 <__aeabi_dsub+0x10c>
 800257e:	2700      	movs	r7, #0
 8002580:	2400      	movs	r4, #0
 8002582:	e5e8      	b.n	8002156 <__aeabi_dsub+0x14a>
 8002584:	2b00      	cmp	r3, #0
 8002586:	d039      	beq.n	80025fc <__aeabi_dsub+0x5f0>
 8002588:	000b      	movs	r3, r1
 800258a:	4313      	orrs	r3, r2
 800258c:	d100      	bne.n	8002590 <__aeabi_dsub+0x584>
 800258e:	e744      	b.n	800241a <__aeabi_dsub+0x40e>
 8002590:	08c0      	lsrs	r0, r0, #3
 8002592:	0767      	lsls	r7, r4, #29
 8002594:	4307      	orrs	r7, r0
 8002596:	2080      	movs	r0, #128	; 0x80
 8002598:	08e4      	lsrs	r4, r4, #3
 800259a:	0300      	lsls	r0, r0, #12
 800259c:	4204      	tst	r4, r0
 800259e:	d0e1      	beq.n	8002564 <__aeabi_dsub+0x558>
 80025a0:	08cb      	lsrs	r3, r1, #3
 80025a2:	4203      	tst	r3, r0
 80025a4:	d1de      	bne.n	8002564 <__aeabi_dsub+0x558>
 80025a6:	08d7      	lsrs	r7, r2, #3
 80025a8:	0749      	lsls	r1, r1, #29
 80025aa:	430f      	orrs	r7, r1
 80025ac:	001c      	movs	r4, r3
 80025ae:	e7d9      	b.n	8002564 <__aeabi_dsub+0x558>
 80025b0:	2100      	movs	r1, #0
 80025b2:	e771      	b.n	8002498 <__aeabi_dsub+0x48c>
 80025b4:	2500      	movs	r5, #0
 80025b6:	2700      	movs	r7, #0
 80025b8:	e5e9      	b.n	800218e <__aeabi_dsub+0x182>
 80025ba:	002e      	movs	r6, r5
 80025bc:	0027      	movs	r7, r4
 80025be:	3e20      	subs	r6, #32
 80025c0:	40f7      	lsrs	r7, r6
 80025c2:	2d20      	cmp	r5, #32
 80025c4:	d02f      	beq.n	8002626 <__aeabi_dsub+0x61a>
 80025c6:	2640      	movs	r6, #64	; 0x40
 80025c8:	1b75      	subs	r5, r6, r5
 80025ca:	40ac      	lsls	r4, r5
 80025cc:	4650      	mov	r0, sl
 80025ce:	4320      	orrs	r0, r4
 80025d0:	1e44      	subs	r4, r0, #1
 80025d2:	41a0      	sbcs	r0, r4
 80025d4:	2400      	movs	r4, #0
 80025d6:	4338      	orrs	r0, r7
 80025d8:	e6dc      	b.n	8002394 <__aeabi_dsub+0x388>
 80025da:	2480      	movs	r4, #128	; 0x80
 80025dc:	2500      	movs	r5, #0
 80025de:	0324      	lsls	r4, r4, #12
 80025e0:	4e13      	ldr	r6, [pc, #76]	; (8002630 <__aeabi_dsub+0x624>)
 80025e2:	2700      	movs	r7, #0
 80025e4:	e5d3      	b.n	800218e <__aeabi_dsub+0x182>
 80025e6:	4650      	mov	r0, sl
 80025e8:	4320      	orrs	r0, r4
 80025ea:	0007      	movs	r7, r0
 80025ec:	1e78      	subs	r0, r7, #1
 80025ee:	4187      	sbcs	r7, r0
 80025f0:	2400      	movs	r4, #0
 80025f2:	18bf      	adds	r7, r7, r2
 80025f4:	e760      	b.n	80024b8 <__aeabi_dsub+0x4ac>
 80025f6:	000c      	movs	r4, r1
 80025f8:	0017      	movs	r7, r2
 80025fa:	e58d      	b.n	8002118 <__aeabi_dsub+0x10c>
 80025fc:	000c      	movs	r4, r1
 80025fe:	0017      	movs	r7, r2
 8002600:	4e0b      	ldr	r6, [pc, #44]	; (8002630 <__aeabi_dsub+0x624>)
 8002602:	e589      	b.n	8002118 <__aeabi_dsub+0x10c>
 8002604:	001e      	movs	r6, r3
 8002606:	0027      	movs	r7, r4
 8002608:	3e20      	subs	r6, #32
 800260a:	40f7      	lsrs	r7, r6
 800260c:	2b20      	cmp	r3, #32
 800260e:	d00c      	beq.n	800262a <__aeabi_dsub+0x61e>
 8002610:	2640      	movs	r6, #64	; 0x40
 8002612:	1af3      	subs	r3, r6, r3
 8002614:	409c      	lsls	r4, r3
 8002616:	4650      	mov	r0, sl
 8002618:	4320      	orrs	r0, r4
 800261a:	1e44      	subs	r4, r0, #1
 800261c:	41a0      	sbcs	r0, r4
 800261e:	4307      	orrs	r7, r0
 8002620:	2400      	movs	r4, #0
 8002622:	18bf      	adds	r7, r7, r2
 8002624:	e748      	b.n	80024b8 <__aeabi_dsub+0x4ac>
 8002626:	2400      	movs	r4, #0
 8002628:	e7d0      	b.n	80025cc <__aeabi_dsub+0x5c0>
 800262a:	2400      	movs	r4, #0
 800262c:	e7f3      	b.n	8002616 <__aeabi_dsub+0x60a>
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	000007ff 	.word	0x000007ff
 8002634:	ff7fffff 	.word	0xff7fffff

08002638 <__aeabi_dcmpun>:
 8002638:	b570      	push	{r4, r5, r6, lr}
 800263a:	4e0e      	ldr	r6, [pc, #56]	; (8002674 <__aeabi_dcmpun+0x3c>)
 800263c:	030d      	lsls	r5, r1, #12
 800263e:	031c      	lsls	r4, r3, #12
 8002640:	0049      	lsls	r1, r1, #1
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	0b2d      	lsrs	r5, r5, #12
 8002646:	0d49      	lsrs	r1, r1, #21
 8002648:	0b24      	lsrs	r4, r4, #12
 800264a:	0d5b      	lsrs	r3, r3, #21
 800264c:	42b1      	cmp	r1, r6
 800264e:	d004      	beq.n	800265a <__aeabi_dcmpun+0x22>
 8002650:	4908      	ldr	r1, [pc, #32]	; (8002674 <__aeabi_dcmpun+0x3c>)
 8002652:	2000      	movs	r0, #0
 8002654:	428b      	cmp	r3, r1
 8002656:	d008      	beq.n	800266a <__aeabi_dcmpun+0x32>
 8002658:	bd70      	pop	{r4, r5, r6, pc}
 800265a:	4305      	orrs	r5, r0
 800265c:	2001      	movs	r0, #1
 800265e:	2d00      	cmp	r5, #0
 8002660:	d1fa      	bne.n	8002658 <__aeabi_dcmpun+0x20>
 8002662:	4904      	ldr	r1, [pc, #16]	; (8002674 <__aeabi_dcmpun+0x3c>)
 8002664:	2000      	movs	r0, #0
 8002666:	428b      	cmp	r3, r1
 8002668:	d1f6      	bne.n	8002658 <__aeabi_dcmpun+0x20>
 800266a:	4314      	orrs	r4, r2
 800266c:	0020      	movs	r0, r4
 800266e:	1e44      	subs	r4, r0, #1
 8002670:	41a0      	sbcs	r0, r4
 8002672:	e7f1      	b.n	8002658 <__aeabi_dcmpun+0x20>
 8002674:	000007ff 	.word	0x000007ff

08002678 <__aeabi_d2iz>:
 8002678:	b530      	push	{r4, r5, lr}
 800267a:	4d13      	ldr	r5, [pc, #76]	; (80026c8 <__aeabi_d2iz+0x50>)
 800267c:	030a      	lsls	r2, r1, #12
 800267e:	004b      	lsls	r3, r1, #1
 8002680:	0b12      	lsrs	r2, r2, #12
 8002682:	0d5b      	lsrs	r3, r3, #21
 8002684:	0fc9      	lsrs	r1, r1, #31
 8002686:	2400      	movs	r4, #0
 8002688:	42ab      	cmp	r3, r5
 800268a:	dd10      	ble.n	80026ae <__aeabi_d2iz+0x36>
 800268c:	4c0f      	ldr	r4, [pc, #60]	; (80026cc <__aeabi_d2iz+0x54>)
 800268e:	42a3      	cmp	r3, r4
 8002690:	dc0f      	bgt.n	80026b2 <__aeabi_d2iz+0x3a>
 8002692:	2480      	movs	r4, #128	; 0x80
 8002694:	4d0e      	ldr	r5, [pc, #56]	; (80026d0 <__aeabi_d2iz+0x58>)
 8002696:	0364      	lsls	r4, r4, #13
 8002698:	4322      	orrs	r2, r4
 800269a:	1aed      	subs	r5, r5, r3
 800269c:	2d1f      	cmp	r5, #31
 800269e:	dd0b      	ble.n	80026b8 <__aeabi_d2iz+0x40>
 80026a0:	480c      	ldr	r0, [pc, #48]	; (80026d4 <__aeabi_d2iz+0x5c>)
 80026a2:	1ac3      	subs	r3, r0, r3
 80026a4:	40da      	lsrs	r2, r3
 80026a6:	4254      	negs	r4, r2
 80026a8:	2900      	cmp	r1, #0
 80026aa:	d100      	bne.n	80026ae <__aeabi_d2iz+0x36>
 80026ac:	0014      	movs	r4, r2
 80026ae:	0020      	movs	r0, r4
 80026b0:	bd30      	pop	{r4, r5, pc}
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <__aeabi_d2iz+0x60>)
 80026b4:	18cc      	adds	r4, r1, r3
 80026b6:	e7fa      	b.n	80026ae <__aeabi_d2iz+0x36>
 80026b8:	4c08      	ldr	r4, [pc, #32]	; (80026dc <__aeabi_d2iz+0x64>)
 80026ba:	40e8      	lsrs	r0, r5
 80026bc:	46a4      	mov	ip, r4
 80026be:	4463      	add	r3, ip
 80026c0:	409a      	lsls	r2, r3
 80026c2:	4302      	orrs	r2, r0
 80026c4:	e7ef      	b.n	80026a6 <__aeabi_d2iz+0x2e>
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	000003fe 	.word	0x000003fe
 80026cc:	0000041d 	.word	0x0000041d
 80026d0:	00000433 	.word	0x00000433
 80026d4:	00000413 	.word	0x00000413
 80026d8:	7fffffff 	.word	0x7fffffff
 80026dc:	fffffbed 	.word	0xfffffbed

080026e0 <__aeabi_i2d>:
 80026e0:	b570      	push	{r4, r5, r6, lr}
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d030      	beq.n	8002748 <__aeabi_i2d+0x68>
 80026e6:	17c3      	asrs	r3, r0, #31
 80026e8:	18c4      	adds	r4, r0, r3
 80026ea:	405c      	eors	r4, r3
 80026ec:	0fc5      	lsrs	r5, r0, #31
 80026ee:	0020      	movs	r0, r4
 80026f0:	f000 f8fc 	bl	80028ec <__clzsi2>
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <__aeabi_i2d+0x74>)
 80026f6:	4a18      	ldr	r2, [pc, #96]	; (8002758 <__aeabi_i2d+0x78>)
 80026f8:	1a1b      	subs	r3, r3, r0
 80026fa:	1ad2      	subs	r2, r2, r3
 80026fc:	2a1f      	cmp	r2, #31
 80026fe:	dd18      	ble.n	8002732 <__aeabi_i2d+0x52>
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <__aeabi_i2d+0x7c>)
 8002702:	1ad2      	subs	r2, r2, r3
 8002704:	4094      	lsls	r4, r2
 8002706:	2200      	movs	r2, #0
 8002708:	0324      	lsls	r4, r4, #12
 800270a:	055b      	lsls	r3, r3, #21
 800270c:	0b24      	lsrs	r4, r4, #12
 800270e:	0d5b      	lsrs	r3, r3, #21
 8002710:	2100      	movs	r1, #0
 8002712:	0010      	movs	r0, r2
 8002714:	0324      	lsls	r4, r4, #12
 8002716:	0d0a      	lsrs	r2, r1, #20
 8002718:	0b24      	lsrs	r4, r4, #12
 800271a:	0512      	lsls	r2, r2, #20
 800271c:	4322      	orrs	r2, r4
 800271e:	4c10      	ldr	r4, [pc, #64]	; (8002760 <__aeabi_i2d+0x80>)
 8002720:	051b      	lsls	r3, r3, #20
 8002722:	4022      	ands	r2, r4
 8002724:	4313      	orrs	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	07ed      	lsls	r5, r5, #31
 800272a:	085b      	lsrs	r3, r3, #1
 800272c:	432b      	orrs	r3, r5
 800272e:	0019      	movs	r1, r3
 8002730:	bd70      	pop	{r4, r5, r6, pc}
 8002732:	0021      	movs	r1, r4
 8002734:	4091      	lsls	r1, r2
 8002736:	000a      	movs	r2, r1
 8002738:	210b      	movs	r1, #11
 800273a:	1a08      	subs	r0, r1, r0
 800273c:	40c4      	lsrs	r4, r0
 800273e:	055b      	lsls	r3, r3, #21
 8002740:	0324      	lsls	r4, r4, #12
 8002742:	0b24      	lsrs	r4, r4, #12
 8002744:	0d5b      	lsrs	r3, r3, #21
 8002746:	e7e3      	b.n	8002710 <__aeabi_i2d+0x30>
 8002748:	2500      	movs	r5, #0
 800274a:	2300      	movs	r3, #0
 800274c:	2400      	movs	r4, #0
 800274e:	2200      	movs	r2, #0
 8002750:	e7de      	b.n	8002710 <__aeabi_i2d+0x30>
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	0000041e 	.word	0x0000041e
 8002758:	00000433 	.word	0x00000433
 800275c:	00000413 	.word	0x00000413
 8002760:	800fffff 	.word	0x800fffff

08002764 <__aeabi_ui2d>:
 8002764:	b510      	push	{r4, lr}
 8002766:	1e04      	subs	r4, r0, #0
 8002768:	d028      	beq.n	80027bc <__aeabi_ui2d+0x58>
 800276a:	f000 f8bf 	bl	80028ec <__clzsi2>
 800276e:	4b15      	ldr	r3, [pc, #84]	; (80027c4 <__aeabi_ui2d+0x60>)
 8002770:	4a15      	ldr	r2, [pc, #84]	; (80027c8 <__aeabi_ui2d+0x64>)
 8002772:	1a1b      	subs	r3, r3, r0
 8002774:	1ad2      	subs	r2, r2, r3
 8002776:	2a1f      	cmp	r2, #31
 8002778:	dd15      	ble.n	80027a6 <__aeabi_ui2d+0x42>
 800277a:	4a14      	ldr	r2, [pc, #80]	; (80027cc <__aeabi_ui2d+0x68>)
 800277c:	1ad2      	subs	r2, r2, r3
 800277e:	4094      	lsls	r4, r2
 8002780:	2200      	movs	r2, #0
 8002782:	0324      	lsls	r4, r4, #12
 8002784:	055b      	lsls	r3, r3, #21
 8002786:	0b24      	lsrs	r4, r4, #12
 8002788:	0d5b      	lsrs	r3, r3, #21
 800278a:	2100      	movs	r1, #0
 800278c:	0010      	movs	r0, r2
 800278e:	0324      	lsls	r4, r4, #12
 8002790:	0d0a      	lsrs	r2, r1, #20
 8002792:	0b24      	lsrs	r4, r4, #12
 8002794:	0512      	lsls	r2, r2, #20
 8002796:	4322      	orrs	r2, r4
 8002798:	4c0d      	ldr	r4, [pc, #52]	; (80027d0 <__aeabi_ui2d+0x6c>)
 800279a:	051b      	lsls	r3, r3, #20
 800279c:	4022      	ands	r2, r4
 800279e:	4313      	orrs	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	0859      	lsrs	r1, r3, #1
 80027a4:	bd10      	pop	{r4, pc}
 80027a6:	0021      	movs	r1, r4
 80027a8:	4091      	lsls	r1, r2
 80027aa:	000a      	movs	r2, r1
 80027ac:	210b      	movs	r1, #11
 80027ae:	1a08      	subs	r0, r1, r0
 80027b0:	40c4      	lsrs	r4, r0
 80027b2:	055b      	lsls	r3, r3, #21
 80027b4:	0324      	lsls	r4, r4, #12
 80027b6:	0b24      	lsrs	r4, r4, #12
 80027b8:	0d5b      	lsrs	r3, r3, #21
 80027ba:	e7e6      	b.n	800278a <__aeabi_ui2d+0x26>
 80027bc:	2300      	movs	r3, #0
 80027be:	2400      	movs	r4, #0
 80027c0:	2200      	movs	r2, #0
 80027c2:	e7e2      	b.n	800278a <__aeabi_ui2d+0x26>
 80027c4:	0000041e 	.word	0x0000041e
 80027c8:	00000433 	.word	0x00000433
 80027cc:	00000413 	.word	0x00000413
 80027d0:	800fffff 	.word	0x800fffff

080027d4 <__aeabi_f2d>:
 80027d4:	0041      	lsls	r1, r0, #1
 80027d6:	0e09      	lsrs	r1, r1, #24
 80027d8:	1c4b      	adds	r3, r1, #1
 80027da:	b570      	push	{r4, r5, r6, lr}
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	0246      	lsls	r6, r0, #9
 80027e0:	0a75      	lsrs	r5, r6, #9
 80027e2:	0fc4      	lsrs	r4, r0, #31
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	dd14      	ble.n	8002812 <__aeabi_f2d+0x3e>
 80027e8:	23e0      	movs	r3, #224	; 0xe0
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	076d      	lsls	r5, r5, #29
 80027ee:	0b36      	lsrs	r6, r6, #12
 80027f0:	18cb      	adds	r3, r1, r3
 80027f2:	2100      	movs	r1, #0
 80027f4:	0d0a      	lsrs	r2, r1, #20
 80027f6:	0028      	movs	r0, r5
 80027f8:	0512      	lsls	r2, r2, #20
 80027fa:	4d1c      	ldr	r5, [pc, #112]	; (800286c <__aeabi_f2d+0x98>)
 80027fc:	4332      	orrs	r2, r6
 80027fe:	055b      	lsls	r3, r3, #21
 8002800:	402a      	ands	r2, r5
 8002802:	085b      	lsrs	r3, r3, #1
 8002804:	4313      	orrs	r3, r2
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	07e4      	lsls	r4, r4, #31
 800280a:	085b      	lsrs	r3, r3, #1
 800280c:	4323      	orrs	r3, r4
 800280e:	0019      	movs	r1, r3
 8002810:	bd70      	pop	{r4, r5, r6, pc}
 8002812:	2900      	cmp	r1, #0
 8002814:	d114      	bne.n	8002840 <__aeabi_f2d+0x6c>
 8002816:	2d00      	cmp	r5, #0
 8002818:	d01e      	beq.n	8002858 <__aeabi_f2d+0x84>
 800281a:	0028      	movs	r0, r5
 800281c:	f000 f866 	bl	80028ec <__clzsi2>
 8002820:	280a      	cmp	r0, #10
 8002822:	dc1c      	bgt.n	800285e <__aeabi_f2d+0x8a>
 8002824:	230b      	movs	r3, #11
 8002826:	002a      	movs	r2, r5
 8002828:	1a1b      	subs	r3, r3, r0
 800282a:	40da      	lsrs	r2, r3
 800282c:	0003      	movs	r3, r0
 800282e:	3315      	adds	r3, #21
 8002830:	409d      	lsls	r5, r3
 8002832:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <__aeabi_f2d+0x9c>)
 8002834:	0312      	lsls	r2, r2, #12
 8002836:	1a1b      	subs	r3, r3, r0
 8002838:	055b      	lsls	r3, r3, #21
 800283a:	0b16      	lsrs	r6, r2, #12
 800283c:	0d5b      	lsrs	r3, r3, #21
 800283e:	e7d8      	b.n	80027f2 <__aeabi_f2d+0x1e>
 8002840:	2d00      	cmp	r5, #0
 8002842:	d006      	beq.n	8002852 <__aeabi_f2d+0x7e>
 8002844:	0b32      	lsrs	r2, r6, #12
 8002846:	2680      	movs	r6, #128	; 0x80
 8002848:	0336      	lsls	r6, r6, #12
 800284a:	076d      	lsls	r5, r5, #29
 800284c:	4316      	orrs	r6, r2
 800284e:	4b09      	ldr	r3, [pc, #36]	; (8002874 <__aeabi_f2d+0xa0>)
 8002850:	e7cf      	b.n	80027f2 <__aeabi_f2d+0x1e>
 8002852:	4b08      	ldr	r3, [pc, #32]	; (8002874 <__aeabi_f2d+0xa0>)
 8002854:	2600      	movs	r6, #0
 8002856:	e7cc      	b.n	80027f2 <__aeabi_f2d+0x1e>
 8002858:	2300      	movs	r3, #0
 800285a:	2600      	movs	r6, #0
 800285c:	e7c9      	b.n	80027f2 <__aeabi_f2d+0x1e>
 800285e:	0003      	movs	r3, r0
 8002860:	002a      	movs	r2, r5
 8002862:	3b0b      	subs	r3, #11
 8002864:	409a      	lsls	r2, r3
 8002866:	2500      	movs	r5, #0
 8002868:	e7e3      	b.n	8002832 <__aeabi_f2d+0x5e>
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	800fffff 	.word	0x800fffff
 8002870:	00000389 	.word	0x00000389
 8002874:	000007ff 	.word	0x000007ff

08002878 <__aeabi_cfrcmple>:
 8002878:	4684      	mov	ip, r0
 800287a:	1c08      	adds	r0, r1, #0
 800287c:	4661      	mov	r1, ip
 800287e:	e7ff      	b.n	8002880 <__aeabi_cfcmpeq>

08002880 <__aeabi_cfcmpeq>:
 8002880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002882:	f000 f8b7 	bl	80029f4 <__lesf2>
 8002886:	2800      	cmp	r0, #0
 8002888:	d401      	bmi.n	800288e <__aeabi_cfcmpeq+0xe>
 800288a:	2100      	movs	r1, #0
 800288c:	42c8      	cmn	r0, r1
 800288e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002890 <__aeabi_fcmpeq>:
 8002890:	b510      	push	{r4, lr}
 8002892:	f000 f849 	bl	8002928 <__eqsf2>
 8002896:	4240      	negs	r0, r0
 8002898:	3001      	adds	r0, #1
 800289a:	bd10      	pop	{r4, pc}

0800289c <__aeabi_fcmplt>:
 800289c:	b510      	push	{r4, lr}
 800289e:	f000 f8a9 	bl	80029f4 <__lesf2>
 80028a2:	2800      	cmp	r0, #0
 80028a4:	db01      	blt.n	80028aa <__aeabi_fcmplt+0xe>
 80028a6:	2000      	movs	r0, #0
 80028a8:	bd10      	pop	{r4, pc}
 80028aa:	2001      	movs	r0, #1
 80028ac:	bd10      	pop	{r4, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)

080028b0 <__aeabi_fcmple>:
 80028b0:	b510      	push	{r4, lr}
 80028b2:	f000 f89f 	bl	80029f4 <__lesf2>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	dd01      	ble.n	80028be <__aeabi_fcmple+0xe>
 80028ba:	2000      	movs	r0, #0
 80028bc:	bd10      	pop	{r4, pc}
 80028be:	2001      	movs	r0, #1
 80028c0:	bd10      	pop	{r4, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)

080028c4 <__aeabi_fcmpgt>:
 80028c4:	b510      	push	{r4, lr}
 80028c6:	f000 f855 	bl	8002974 <__gesf2>
 80028ca:	2800      	cmp	r0, #0
 80028cc:	dc01      	bgt.n	80028d2 <__aeabi_fcmpgt+0xe>
 80028ce:	2000      	movs	r0, #0
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	2001      	movs	r0, #1
 80028d4:	bd10      	pop	{r4, pc}
 80028d6:	46c0      	nop			; (mov r8, r8)

080028d8 <__aeabi_fcmpge>:
 80028d8:	b510      	push	{r4, lr}
 80028da:	f000 f84b 	bl	8002974 <__gesf2>
 80028de:	2800      	cmp	r0, #0
 80028e0:	da01      	bge.n	80028e6 <__aeabi_fcmpge+0xe>
 80028e2:	2000      	movs	r0, #0
 80028e4:	bd10      	pop	{r4, pc}
 80028e6:	2001      	movs	r0, #1
 80028e8:	bd10      	pop	{r4, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)

080028ec <__clzsi2>:
 80028ec:	211c      	movs	r1, #28
 80028ee:	2301      	movs	r3, #1
 80028f0:	041b      	lsls	r3, r3, #16
 80028f2:	4298      	cmp	r0, r3
 80028f4:	d301      	bcc.n	80028fa <__clzsi2+0xe>
 80028f6:	0c00      	lsrs	r0, r0, #16
 80028f8:	3910      	subs	r1, #16
 80028fa:	0a1b      	lsrs	r3, r3, #8
 80028fc:	4298      	cmp	r0, r3
 80028fe:	d301      	bcc.n	8002904 <__clzsi2+0x18>
 8002900:	0a00      	lsrs	r0, r0, #8
 8002902:	3908      	subs	r1, #8
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	4298      	cmp	r0, r3
 8002908:	d301      	bcc.n	800290e <__clzsi2+0x22>
 800290a:	0900      	lsrs	r0, r0, #4
 800290c:	3904      	subs	r1, #4
 800290e:	a202      	add	r2, pc, #8	; (adr r2, 8002918 <__clzsi2+0x2c>)
 8002910:	5c10      	ldrb	r0, [r2, r0]
 8002912:	1840      	adds	r0, r0, r1
 8002914:	4770      	bx	lr
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	02020304 	.word	0x02020304
 800291c:	01010101 	.word	0x01010101
	...

08002928 <__eqsf2>:
 8002928:	b570      	push	{r4, r5, r6, lr}
 800292a:	0042      	lsls	r2, r0, #1
 800292c:	0245      	lsls	r5, r0, #9
 800292e:	024e      	lsls	r6, r1, #9
 8002930:	004c      	lsls	r4, r1, #1
 8002932:	0fc3      	lsrs	r3, r0, #31
 8002934:	0a6d      	lsrs	r5, r5, #9
 8002936:	0e12      	lsrs	r2, r2, #24
 8002938:	0a76      	lsrs	r6, r6, #9
 800293a:	0e24      	lsrs	r4, r4, #24
 800293c:	0fc9      	lsrs	r1, r1, #31
 800293e:	2001      	movs	r0, #1
 8002940:	2aff      	cmp	r2, #255	; 0xff
 8002942:	d006      	beq.n	8002952 <__eqsf2+0x2a>
 8002944:	2cff      	cmp	r4, #255	; 0xff
 8002946:	d003      	beq.n	8002950 <__eqsf2+0x28>
 8002948:	42a2      	cmp	r2, r4
 800294a:	d101      	bne.n	8002950 <__eqsf2+0x28>
 800294c:	42b5      	cmp	r5, r6
 800294e:	d006      	beq.n	800295e <__eqsf2+0x36>
 8002950:	bd70      	pop	{r4, r5, r6, pc}
 8002952:	2d00      	cmp	r5, #0
 8002954:	d1fc      	bne.n	8002950 <__eqsf2+0x28>
 8002956:	2cff      	cmp	r4, #255	; 0xff
 8002958:	d1fa      	bne.n	8002950 <__eqsf2+0x28>
 800295a:	2e00      	cmp	r6, #0
 800295c:	d1f8      	bne.n	8002950 <__eqsf2+0x28>
 800295e:	428b      	cmp	r3, r1
 8002960:	d006      	beq.n	8002970 <__eqsf2+0x48>
 8002962:	2001      	movs	r0, #1
 8002964:	2a00      	cmp	r2, #0
 8002966:	d1f3      	bne.n	8002950 <__eqsf2+0x28>
 8002968:	0028      	movs	r0, r5
 800296a:	1e45      	subs	r5, r0, #1
 800296c:	41a8      	sbcs	r0, r5
 800296e:	e7ef      	b.n	8002950 <__eqsf2+0x28>
 8002970:	2000      	movs	r0, #0
 8002972:	e7ed      	b.n	8002950 <__eqsf2+0x28>

08002974 <__gesf2>:
 8002974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002976:	0042      	lsls	r2, r0, #1
 8002978:	0245      	lsls	r5, r0, #9
 800297a:	024c      	lsls	r4, r1, #9
 800297c:	0fc3      	lsrs	r3, r0, #31
 800297e:	0048      	lsls	r0, r1, #1
 8002980:	0a6d      	lsrs	r5, r5, #9
 8002982:	0e12      	lsrs	r2, r2, #24
 8002984:	0a64      	lsrs	r4, r4, #9
 8002986:	0e00      	lsrs	r0, r0, #24
 8002988:	0fc9      	lsrs	r1, r1, #31
 800298a:	2aff      	cmp	r2, #255	; 0xff
 800298c:	d01e      	beq.n	80029cc <__gesf2+0x58>
 800298e:	28ff      	cmp	r0, #255	; 0xff
 8002990:	d021      	beq.n	80029d6 <__gesf2+0x62>
 8002992:	2a00      	cmp	r2, #0
 8002994:	d10a      	bne.n	80029ac <__gesf2+0x38>
 8002996:	426e      	negs	r6, r5
 8002998:	416e      	adcs	r6, r5
 800299a:	b2f6      	uxtb	r6, r6
 800299c:	2800      	cmp	r0, #0
 800299e:	d10f      	bne.n	80029c0 <__gesf2+0x4c>
 80029a0:	2c00      	cmp	r4, #0
 80029a2:	d10d      	bne.n	80029c0 <__gesf2+0x4c>
 80029a4:	2000      	movs	r0, #0
 80029a6:	2d00      	cmp	r5, #0
 80029a8:	d009      	beq.n	80029be <__gesf2+0x4a>
 80029aa:	e005      	b.n	80029b8 <__gesf2+0x44>
 80029ac:	2800      	cmp	r0, #0
 80029ae:	d101      	bne.n	80029b4 <__gesf2+0x40>
 80029b0:	2c00      	cmp	r4, #0
 80029b2:	d001      	beq.n	80029b8 <__gesf2+0x44>
 80029b4:	428b      	cmp	r3, r1
 80029b6:	d011      	beq.n	80029dc <__gesf2+0x68>
 80029b8:	2101      	movs	r1, #1
 80029ba:	4258      	negs	r0, r3
 80029bc:	4308      	orrs	r0, r1
 80029be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c0:	2e00      	cmp	r6, #0
 80029c2:	d0f7      	beq.n	80029b4 <__gesf2+0x40>
 80029c4:	2001      	movs	r0, #1
 80029c6:	3901      	subs	r1, #1
 80029c8:	4308      	orrs	r0, r1
 80029ca:	e7f8      	b.n	80029be <__gesf2+0x4a>
 80029cc:	2d00      	cmp	r5, #0
 80029ce:	d0de      	beq.n	800298e <__gesf2+0x1a>
 80029d0:	2002      	movs	r0, #2
 80029d2:	4240      	negs	r0, r0
 80029d4:	e7f3      	b.n	80029be <__gesf2+0x4a>
 80029d6:	2c00      	cmp	r4, #0
 80029d8:	d0db      	beq.n	8002992 <__gesf2+0x1e>
 80029da:	e7f9      	b.n	80029d0 <__gesf2+0x5c>
 80029dc:	4282      	cmp	r2, r0
 80029de:	dceb      	bgt.n	80029b8 <__gesf2+0x44>
 80029e0:	db04      	blt.n	80029ec <__gesf2+0x78>
 80029e2:	42a5      	cmp	r5, r4
 80029e4:	d8e8      	bhi.n	80029b8 <__gesf2+0x44>
 80029e6:	2000      	movs	r0, #0
 80029e8:	42a5      	cmp	r5, r4
 80029ea:	d2e8      	bcs.n	80029be <__gesf2+0x4a>
 80029ec:	2101      	movs	r1, #1
 80029ee:	1e58      	subs	r0, r3, #1
 80029f0:	4308      	orrs	r0, r1
 80029f2:	e7e4      	b.n	80029be <__gesf2+0x4a>

080029f4 <__lesf2>:
 80029f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f6:	0042      	lsls	r2, r0, #1
 80029f8:	024d      	lsls	r5, r1, #9
 80029fa:	004c      	lsls	r4, r1, #1
 80029fc:	0246      	lsls	r6, r0, #9
 80029fe:	0a76      	lsrs	r6, r6, #9
 8002a00:	0e12      	lsrs	r2, r2, #24
 8002a02:	0fc3      	lsrs	r3, r0, #31
 8002a04:	0a6d      	lsrs	r5, r5, #9
 8002a06:	0e24      	lsrs	r4, r4, #24
 8002a08:	0fc9      	lsrs	r1, r1, #31
 8002a0a:	2aff      	cmp	r2, #255	; 0xff
 8002a0c:	d016      	beq.n	8002a3c <__lesf2+0x48>
 8002a0e:	2cff      	cmp	r4, #255	; 0xff
 8002a10:	d018      	beq.n	8002a44 <__lesf2+0x50>
 8002a12:	2a00      	cmp	r2, #0
 8002a14:	d10a      	bne.n	8002a2c <__lesf2+0x38>
 8002a16:	4270      	negs	r0, r6
 8002a18:	4170      	adcs	r0, r6
 8002a1a:	b2c0      	uxtb	r0, r0
 8002a1c:	2c00      	cmp	r4, #0
 8002a1e:	d015      	beq.n	8002a4c <__lesf2+0x58>
 8002a20:	2800      	cmp	r0, #0
 8002a22:	d005      	beq.n	8002a30 <__lesf2+0x3c>
 8002a24:	2001      	movs	r0, #1
 8002a26:	3901      	subs	r1, #1
 8002a28:	4308      	orrs	r0, r1
 8002a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a2c:	2c00      	cmp	r4, #0
 8002a2e:	d013      	beq.n	8002a58 <__lesf2+0x64>
 8002a30:	4299      	cmp	r1, r3
 8002a32:	d014      	beq.n	8002a5e <__lesf2+0x6a>
 8002a34:	2001      	movs	r0, #1
 8002a36:	425b      	negs	r3, r3
 8002a38:	4318      	orrs	r0, r3
 8002a3a:	e7f6      	b.n	8002a2a <__lesf2+0x36>
 8002a3c:	2002      	movs	r0, #2
 8002a3e:	2e00      	cmp	r6, #0
 8002a40:	d1f3      	bne.n	8002a2a <__lesf2+0x36>
 8002a42:	e7e4      	b.n	8002a0e <__lesf2+0x1a>
 8002a44:	2002      	movs	r0, #2
 8002a46:	2d00      	cmp	r5, #0
 8002a48:	d1ef      	bne.n	8002a2a <__lesf2+0x36>
 8002a4a:	e7e2      	b.n	8002a12 <__lesf2+0x1e>
 8002a4c:	2d00      	cmp	r5, #0
 8002a4e:	d1e7      	bne.n	8002a20 <__lesf2+0x2c>
 8002a50:	2000      	movs	r0, #0
 8002a52:	2e00      	cmp	r6, #0
 8002a54:	d0e9      	beq.n	8002a2a <__lesf2+0x36>
 8002a56:	e7ed      	b.n	8002a34 <__lesf2+0x40>
 8002a58:	2d00      	cmp	r5, #0
 8002a5a:	d1e9      	bne.n	8002a30 <__lesf2+0x3c>
 8002a5c:	e7ea      	b.n	8002a34 <__lesf2+0x40>
 8002a5e:	42a2      	cmp	r2, r4
 8002a60:	dc06      	bgt.n	8002a70 <__lesf2+0x7c>
 8002a62:	dbdf      	blt.n	8002a24 <__lesf2+0x30>
 8002a64:	42ae      	cmp	r6, r5
 8002a66:	d803      	bhi.n	8002a70 <__lesf2+0x7c>
 8002a68:	2000      	movs	r0, #0
 8002a6a:	42ae      	cmp	r6, r5
 8002a6c:	d3da      	bcc.n	8002a24 <__lesf2+0x30>
 8002a6e:	e7dc      	b.n	8002a2a <__lesf2+0x36>
 8002a70:	2001      	movs	r0, #1
 8002a72:	4249      	negs	r1, r1
 8002a74:	4308      	orrs	r0, r1
 8002a76:	e7d8      	b.n	8002a2a <__lesf2+0x36>

08002a78 <ReadFromFlash>:
	FLASH->CR &= ~FLASH_CR_PG;

	Set_protection_of_flash();
}

void ReadFromFlash(uint32_t Page_adress, uint8_t* data, uint16_t data_size){
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	1dbb      	adds	r3, r7, #6
 8002a84:	801a      	strh	r2, [r3, #0]
	uint16_t data_for_read = 0;
 8002a86:	2312      	movs	r3, #18
 8002a88:	18fb      	adds	r3, r7, r3
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	e029      	b.n	8002ae8 <ReadFromFlash+0x70>
	  data_for_read = *(uint16_t*)(Page_adress + i*2);
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	001a      	movs	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	18d3      	adds	r3, r2, r3
 8002a9e:	001a      	movs	r2, r3
 8002aa0:	2312      	movs	r3, #18
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	8812      	ldrh	r2, [r2, #0]
 8002aa6:	801a      	strh	r2, [r3, #0]
      while( (FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 8002aa8:	46c0      	nop			; (mov r8, r8)
 8002aaa:	4b15      	ldr	r3, [pc, #84]	; (8002b00 <ReadFromFlash+0x88>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d0f9      	beq.n	8002aaa <ReadFromFlash+0x32>
      data[i * 2] = data_for_read & 0x00FF;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	001a      	movs	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	189b      	adds	r3, r3, r2
 8002ac0:	2212      	movs	r2, #18
 8002ac2:	18ba      	adds	r2, r7, r2
 8002ac4:	8812      	ldrh	r2, [r2, #0]
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	701a      	strb	r2, [r3, #0]
      data[i * 2 + 1] = (data_for_read >> 8) & 0x00FF;
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	3301      	adds	r3, #1
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	18d3      	adds	r3, r2, r3
 8002ad4:	2212      	movs	r2, #18
 8002ad6:	18ba      	adds	r2, r7, r2
 8002ad8:	8812      	ldrh	r2, [r2, #0]
 8002ada:	0a12      	lsrs	r2, r2, #8
 8002adc:	b292      	uxth	r2, r2
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	1dbb      	adds	r3, r7, #6
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	085b      	lsrs	r3, r3, #1
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	001a      	movs	r2, r3
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	dccd      	bgt.n	8002a94 <ReadFromFlash+0x1c>
	}
}
 8002af8:	46c0      	nop			; (mov r8, r8)
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b006      	add	sp, #24
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40022000 	.word	0x40022000

08002b04 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	0002      	movs	r2, r0
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <NVIC_EnableIRQ+0x28>)
 8002b12:	1dfa      	adds	r2, r7, #7
 8002b14:	7812      	ldrb	r2, [r2, #0]
 8002b16:	0011      	movs	r1, r2
 8002b18:	221f      	movs	r2, #31
 8002b1a:	400a      	ands	r2, r1
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	4091      	lsls	r1, r2
 8002b20:	000a      	movs	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	e000e100 	.word	0xe000e100

08002b30 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b30:	b5b0      	push	{r4, r5, r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	0002      	movs	r2, r0
 8002b38:	6039      	str	r1, [r7, #0]
 8002b3a:	1dfb      	adds	r3, r7, #7
 8002b3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002b3e:	1dfb      	adds	r3, r7, #7
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b7f      	cmp	r3, #127	; 0x7f
 8002b44:	d932      	bls.n	8002bac <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b46:	4c2f      	ldr	r4, [pc, #188]	; (8002c04 <NVIC_SetPriority+0xd4>)
 8002b48:	1dfb      	adds	r3, r7, #7
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	001a      	movs	r2, r3
 8002b4e:	230f      	movs	r3, #15
 8002b50:	4013      	ands	r3, r2
 8002b52:	3b08      	subs	r3, #8
 8002b54:	0899      	lsrs	r1, r3, #2
 8002b56:	4a2b      	ldr	r2, [pc, #172]	; (8002c04 <NVIC_SetPriority+0xd4>)
 8002b58:	1dfb      	adds	r3, r7, #7
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	230f      	movs	r3, #15
 8002b60:	4003      	ands	r3, r0
 8002b62:	3b08      	subs	r3, #8
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	3306      	adds	r3, #6
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	18d3      	adds	r3, r2, r3
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	1dfa      	adds	r2, r7, #7
 8002b72:	7812      	ldrb	r2, [r2, #0]
 8002b74:	0010      	movs	r0, r2
 8002b76:	2203      	movs	r2, #3
 8002b78:	4002      	ands	r2, r0
 8002b7a:	00d2      	lsls	r2, r2, #3
 8002b7c:	20ff      	movs	r0, #255	; 0xff
 8002b7e:	4090      	lsls	r0, r2
 8002b80:	0002      	movs	r2, r0
 8002b82:	43d2      	mvns	r2, r2
 8002b84:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	019b      	lsls	r3, r3, #6
 8002b8a:	20ff      	movs	r0, #255	; 0xff
 8002b8c:	4018      	ands	r0, r3
 8002b8e:	1dfb      	adds	r3, r7, #7
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	001d      	movs	r5, r3
 8002b94:	2303      	movs	r3, #3
 8002b96:	402b      	ands	r3, r5
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4098      	lsls	r0, r3
 8002b9c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	1d8b      	adds	r3, r1, #6
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	18e3      	adds	r3, r4, r3
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002baa:	e027      	b.n	8002bfc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bac:	4c16      	ldr	r4, [pc, #88]	; (8002c08 <NVIC_SetPriority+0xd8>)
 8002bae:	1dfb      	adds	r3, r7, #7
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	b25b      	sxtb	r3, r3
 8002bb4:	089b      	lsrs	r3, r3, #2
 8002bb6:	4914      	ldr	r1, [pc, #80]	; (8002c08 <NVIC_SetPriority+0xd8>)
 8002bb8:	1dfa      	adds	r2, r7, #7
 8002bba:	7812      	ldrb	r2, [r2, #0]
 8002bbc:	b252      	sxtb	r2, r2
 8002bbe:	0892      	lsrs	r2, r2, #2
 8002bc0:	32c0      	adds	r2, #192	; 0xc0
 8002bc2:	0092      	lsls	r2, r2, #2
 8002bc4:	5852      	ldr	r2, [r2, r1]
 8002bc6:	1df9      	adds	r1, r7, #7
 8002bc8:	7809      	ldrb	r1, [r1, #0]
 8002bca:	0008      	movs	r0, r1
 8002bcc:	2103      	movs	r1, #3
 8002bce:	4001      	ands	r1, r0
 8002bd0:	00c9      	lsls	r1, r1, #3
 8002bd2:	20ff      	movs	r0, #255	; 0xff
 8002bd4:	4088      	lsls	r0, r1
 8002bd6:	0001      	movs	r1, r0
 8002bd8:	43c9      	mvns	r1, r1
 8002bda:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	0192      	lsls	r2, r2, #6
 8002be0:	20ff      	movs	r0, #255	; 0xff
 8002be2:	4010      	ands	r0, r2
 8002be4:	1dfa      	adds	r2, r7, #7
 8002be6:	7812      	ldrb	r2, [r2, #0]
 8002be8:	0015      	movs	r5, r2
 8002bea:	2203      	movs	r2, #3
 8002bec:	402a      	ands	r2, r5
 8002bee:	00d2      	lsls	r2, r2, #3
 8002bf0:	4090      	lsls	r0, r2
 8002bf2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	33c0      	adds	r3, #192	; 0xc0
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	511a      	str	r2, [r3, r4]
}
 8002bfc:	46c0      	nop			; (mov r8, r8)
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	b002      	add	sp, #8
 8002c02:	bdb0      	pop	{r4, r5, r7, pc}
 8002c04:	e000ed00 	.word	0xe000ed00
 8002c08:	e000e100 	.word	0xe000e100

08002c0c <DMA1_Channel1_IRQHandler>:

#include "NTC_10k_using_ADC.h"

uint8_t cycle_start = 0;

void DMA1_Channel1_IRQHandler(void) {
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
	DMA1->IFCR |= DMA_IFCR_CTCIF1;
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <DMA1_Channel1_IRQHandler+0x1c>)
 8002c12:	4a05      	ldr	r2, [pc, #20]	; (8002c28 <DMA1_Channel1_IRQHandler+0x1c>)
 8002c14:	6852      	ldr	r2, [r2, #4]
 8002c16:	2102      	movs	r1, #2
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	605a      	str	r2, [r3, #4]
	ADC_HAVE_DATA = 1;
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <DMA1_Channel1_IRQHandler+0x20>)
 8002c1e:	2201      	movs	r2, #1
 8002c20:	701a      	strb	r2, [r3, #0]
}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40020000 	.word	0x40020000
 8002c2c:	20000098 	.word	0x20000098

08002c30 <NTC_get_temperature>:

double NTC_get_temperature() {
 8002c30:	b5b0      	push	{r4, r5, r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
	Ntc_R = ( (NTC_UP_R) / ( (4095.0 / ADC_value) - 1) );
 8002c36:	4b43      	ldr	r3, [pc, #268]	; (8002d44 <NTC_get_temperature+0x114>)
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f7ff fd50 	bl	80026e0 <__aeabi_i2d>
 8002c40:	0003      	movs	r3, r0
 8002c42:	000c      	movs	r4, r1
 8002c44:	001a      	movs	r2, r3
 8002c46:	0023      	movs	r3, r4
 8002c48:	2000      	movs	r0, #0
 8002c4a:	493f      	ldr	r1, [pc, #252]	; (8002d48 <NTC_get_temperature+0x118>)
 8002c4c:	f7fe fb2a 	bl	80012a4 <__aeabi_ddiv>
 8002c50:	0003      	movs	r3, r0
 8002c52:	000c      	movs	r4, r1
 8002c54:	0018      	movs	r0, r3
 8002c56:	0021      	movs	r1, r4
 8002c58:	2200      	movs	r2, #0
 8002c5a:	4b3c      	ldr	r3, [pc, #240]	; (8002d4c <NTC_get_temperature+0x11c>)
 8002c5c:	f7ff f9d6 	bl	800200c <__aeabi_dsub>
 8002c60:	0003      	movs	r3, r0
 8002c62:	000c      	movs	r4, r1
 8002c64:	001a      	movs	r2, r3
 8002c66:	0023      	movs	r3, r4
 8002c68:	2000      	movs	r0, #0
 8002c6a:	4939      	ldr	r1, [pc, #228]	; (8002d50 <NTC_get_temperature+0x120>)
 8002c6c:	f7fe fb1a 	bl	80012a4 <__aeabi_ddiv>
 8002c70:	0003      	movs	r3, r0
 8002c72:	000c      	movs	r4, r1
 8002c74:	0018      	movs	r0, r3
 8002c76:	0021      	movs	r1, r4
 8002c78:	f7fd fb28 	bl	80002cc <__aeabi_d2uiz>
 8002c7c:	0003      	movs	r3, r0
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	4b34      	ldr	r3, [pc, #208]	; (8002d54 <NTC_get_temperature+0x124>)
 8002c82:	801a      	strh	r2, [r3, #0]
	double Ntc_Ln = log(Ntc_R);
 8002c84:	4b33      	ldr	r3, [pc, #204]	; (8002d54 <NTC_get_temperature+0x124>)
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7ff fd6b 	bl	8002764 <__aeabi_ui2d>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	000c      	movs	r4, r1
 8002c92:	0018      	movs	r0, r3
 8002c94:	0021      	movs	r1, r4
 8002c96:	f002 fc61 	bl	800555c <log>
 8002c9a:	0003      	movs	r3, r0
 8002c9c:	000c      	movs	r4, r1
 8002c9e:	603b      	str	r3, [r7, #0]
 8002ca0:	607c      	str	r4, [r7, #4]
	Ntc_Tmp = (1.0/(A + B*Ntc_Ln + C*Ntc_Ln*Ntc_Ln*Ntc_Ln)) - 273.15;
 8002ca2:	22c0      	movs	r2, #192	; 0xc0
 8002ca4:	0612      	lsls	r2, r2, #24
 8002ca6:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <NTC_get_temperature+0x128>)
 8002ca8:	6838      	ldr	r0, [r7, #0]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	f7fe ff2e 	bl	8001b0c <__aeabi_dmul>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	000c      	movs	r4, r1
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	0021      	movs	r1, r4
 8002cb8:	2280      	movs	r2, #128	; 0x80
 8002cba:	0592      	lsls	r2, r2, #22
 8002cbc:	4b27      	ldr	r3, [pc, #156]	; (8002d5c <NTC_get_temperature+0x12c>)
 8002cbe:	f7fd ffe1 	bl	8000c84 <__aeabi_dadd>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	000c      	movs	r4, r1
 8002cc6:	0025      	movs	r5, r4
 8002cc8:	001c      	movs	r4, r3
 8002cca:	2280      	movs	r2, #128	; 0x80
 8002ccc:	0592      	lsls	r2, r2, #22
 8002cce:	4b24      	ldr	r3, [pc, #144]	; (8002d60 <NTC_get_temperature+0x130>)
 8002cd0:	6838      	ldr	r0, [r7, #0]
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	f7fe ff1a 	bl	8001b0c <__aeabi_dmul>
 8002cd8:	0002      	movs	r2, r0
 8002cda:	000b      	movs	r3, r1
 8002cdc:	0010      	movs	r0, r2
 8002cde:	0019      	movs	r1, r3
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f7fe ff12 	bl	8001b0c <__aeabi_dmul>
 8002ce8:	0002      	movs	r2, r0
 8002cea:	000b      	movs	r3, r1
 8002cec:	0010      	movs	r0, r2
 8002cee:	0019      	movs	r1, r3
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f7fe ff0a 	bl	8001b0c <__aeabi_dmul>
 8002cf8:	0002      	movs	r2, r0
 8002cfa:	000b      	movs	r3, r1
 8002cfc:	0020      	movs	r0, r4
 8002cfe:	0029      	movs	r1, r5
 8002d00:	f7fd ffc0 	bl	8000c84 <__aeabi_dadd>
 8002d04:	0003      	movs	r3, r0
 8002d06:	000c      	movs	r4, r1
 8002d08:	001a      	movs	r2, r3
 8002d0a:	0023      	movs	r3, r4
 8002d0c:	2000      	movs	r0, #0
 8002d0e:	490f      	ldr	r1, [pc, #60]	; (8002d4c <NTC_get_temperature+0x11c>)
 8002d10:	f7fe fac8 	bl	80012a4 <__aeabi_ddiv>
 8002d14:	0003      	movs	r3, r0
 8002d16:	000c      	movs	r4, r1
 8002d18:	0018      	movs	r0, r3
 8002d1a:	0021      	movs	r1, r4
 8002d1c:	4a11      	ldr	r2, [pc, #68]	; (8002d64 <NTC_get_temperature+0x134>)
 8002d1e:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <NTC_get_temperature+0x138>)
 8002d20:	f7ff f974 	bl	800200c <__aeabi_dsub>
 8002d24:	0003      	movs	r3, r0
 8002d26:	000c      	movs	r4, r1
 8002d28:	4a10      	ldr	r2, [pc, #64]	; (8002d6c <NTC_get_temperature+0x13c>)
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	6054      	str	r4, [r2, #4]
	ADC_HAVE_DATA = 0;
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <NTC_get_temperature+0x140>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
	return Ntc_Tmp;
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <NTC_get_temperature+0x13c>)
 8002d36:	685c      	ldr	r4, [r3, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
}
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	0021      	movs	r1, r4
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b002      	add	sp, #8
 8002d42:	bdb0      	pop	{r4, r5, r7, pc}
 8002d44:	200000a8 	.word	0x200000a8
 8002d48:	40affe00 	.word	0x40affe00
 8002d4c:	3ff00000 	.word	0x3ff00000
 8002d50:	40c38800 	.word	0x40c38800
 8002d54:	200000aa 	.word	0x200000aa
 8002d58:	3f2f3184 	.word	0x3f2f3184
 8002d5c:	3f5233df 	.word	0x3f5233df
 8002d60:	3e7172c4 	.word	0x3e7172c4
 8002d64:	66666666 	.word	0x66666666
 8002d68:	40711266 	.word	0x40711266
 8002d6c:	200000a0 	.word	0x200000a0
 8002d70:	20000098 	.word	0x20000098

08002d74 <NTC_init_periphery>:

void NTC_init_periphery() {
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
	ADC_init();
 8002d78:	f000 f806 	bl	8002d88 <ADC_init>
	init_TIM15_as_TRGO();
 8002d7c:	f000 f876 	bl	8002e6c <init_TIM15_as_TRGO>
}
 8002d80:	46c0      	nop			; (mov r8, r8)
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <ADC_init>:


void ADC_init() {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
	//RCC on for GPIOA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8002d8c:	4b32      	ldr	r3, [pc, #200]	; (8002e58 <ADC_init+0xd0>)
 8002d8e:	4a32      	ldr	r2, [pc, #200]	; (8002e58 <ADC_init+0xd0>)
 8002d90:	6952      	ldr	r2, [r2, #20]
 8002d92:	2180      	movs	r1, #128	; 0x80
 8002d94:	0289      	lsls	r1, r1, #10
 8002d96:	430a      	orrs	r2, r1
 8002d98:	615a      	str	r2, [r3, #20]
	//analog func
	GPIOA->MODER |= GPIO_MODER_MODER0;
 8002d9a:	2390      	movs	r3, #144	; 0x90
 8002d9c:	05db      	lsls	r3, r3, #23
 8002d9e:	2290      	movs	r2, #144	; 0x90
 8002da0:	05d2      	lsls	r2, r2, #23
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	2103      	movs	r1, #3
 8002da6:	430a      	orrs	r2, r1
 8002da8:	601a      	str	r2, [r3, #0]

	//turn on RCC
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8002daa:	4b2b      	ldr	r3, [pc, #172]	; (8002e58 <ADC_init+0xd0>)
 8002dac:	4a2a      	ldr	r2, [pc, #168]	; (8002e58 <ADC_init+0xd0>)
 8002dae:	6992      	ldr	r2, [r2, #24]
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0089      	lsls	r1, r1, #2
 8002db4:	430a      	orrs	r2, r1
 8002db6:	619a      	str	r2, [r3, #24]
	//turn on 14 MHz osc
	RCC->CR2 |= RCC_CR2_HSI14ON;
 8002db8:	4b27      	ldr	r3, [pc, #156]	; (8002e58 <ADC_init+0xd0>)
 8002dba:	4a27      	ldr	r2, [pc, #156]	; (8002e58 <ADC_init+0xd0>)
 8002dbc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	635a      	str	r2, [r3, #52]	; 0x34
	//wait while is starting
	while((RCC->CR2 & RCC_CR2_HSI14RDY) != RCC_CR2_HSI14RDY);
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <ADC_init+0xd0>)
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	2202      	movs	r2, #2
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d1f9      	bne.n	8002dc6 <ADC_init+0x3e>

	//calibration
	ADC1->CR |= ADC_CR_ADCAL;
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <ADC_init+0xd4>)
 8002dd4:	4a21      	ldr	r2, [pc, #132]	; (8002e5c <ADC_init+0xd4>)
 8002dd6:	6892      	ldr	r2, [r2, #8]
 8002dd8:	2180      	movs	r1, #128	; 0x80
 8002dda:	0609      	lsls	r1, r1, #24
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	609a      	str	r2, [r3, #8]
	//wait until calibration is done
	while(ADC1->CR & ADC_CR_ADCAL);
 8002de0:	46c0      	nop			; (mov r8, r8)
 8002de2:	4b1e      	ldr	r3, [pc, #120]	; (8002e5c <ADC_init+0xd4>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	dbfb      	blt.n	8002de2 <ADC_init+0x5a>

	//239.5 cycles
	ADC1->SMPR |= ADC_SMPR_SMP;
 8002dea:	4b1c      	ldr	r3, [pc, #112]	; (8002e5c <ADC_init+0xd4>)
 8002dec:	4a1b      	ldr	r2, [pc, #108]	; (8002e5c <ADC_init+0xd4>)
 8002dee:	6952      	ldr	r2, [r2, #20]
 8002df0:	2107      	movs	r1, #7
 8002df2:	430a      	orrs	r2, r1
 8002df4:	615a      	str	r2, [r3, #20]
	//PA0 select
	ADC1->CHSELR |= ADC_CHSELR_CHSEL0;
 8002df6:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <ADC_init+0xd4>)
 8002df8:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <ADC_init+0xd4>)
 8002dfa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	629a      	str	r2, [r3, #40]	; 0x28
	//select TRGO timer 15
	ADC1->CFGR1 &= ~ADC_CFGR1_CONT;
 8002e02:	4b16      	ldr	r3, [pc, #88]	; (8002e5c <ADC_init+0xd4>)
 8002e04:	4a15      	ldr	r2, [pc, #84]	; (8002e5c <ADC_init+0xd4>)
 8002e06:	68d2      	ldr	r2, [r2, #12]
 8002e08:	4915      	ldr	r1, [pc, #84]	; (8002e60 <ADC_init+0xd8>)
 8002e0a:	400a      	ands	r2, r1
 8002e0c:	60da      	str	r2, [r3, #12]
	ADC1->CFGR1 |= ADC_CFGR1_EXTEN_0 | ADC_CFGR1_DISCEN | ADC_CFGR1_EXTSEL_2;
 8002e0e:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <ADC_init+0xd4>)
 8002e10:	4a12      	ldr	r2, [pc, #72]	; (8002e5c <ADC_init+0xd4>)
 8002e12:	68d2      	ldr	r2, [r2, #12]
 8002e14:	4913      	ldr	r1, [pc, #76]	; (8002e64 <ADC_init+0xdc>)
 8002e16:	430a      	orrs	r2, r1
 8002e18:	60da      	str	r2, [r3, #12]
	//ADC DMA en
	ADC1->CFGR1 |= ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN | ADC_CFGR1_OVRMOD;
 8002e1a:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <ADC_init+0xd4>)
 8002e1c:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <ADC_init+0xd4>)
 8002e1e:	68d2      	ldr	r2, [r2, #12]
 8002e20:	4911      	ldr	r1, [pc, #68]	; (8002e68 <ADC_init+0xe0>)
 8002e22:	430a      	orrs	r2, r1
 8002e24:	60da      	str	r2, [r3, #12]

	DMA_for_ADC_init();
 8002e26:	f000 f847 	bl	8002eb8 <DMA_for_ADC_init>

	//ADC enable
	ADC1->CR |= ADC_CR_ADEN;
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <ADC_init+0xd4>)
 8002e2c:	4a0b      	ldr	r2, [pc, #44]	; (8002e5c <ADC_init+0xd4>)
 8002e2e:	6892      	ldr	r2, [r2, #8]
 8002e30:	2101      	movs	r1, #1
 8002e32:	430a      	orrs	r2, r1
 8002e34:	609a      	str	r2, [r3, #8]
	//wait until ADC is ready
	while( (ADC1->ISR & ADC_ISR_ADRDY) != ADC_ISR_ADRDY);
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <ADC_init+0xd4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	4013      	ands	r3, r2
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d1f9      	bne.n	8002e38 <ADC_init+0xb0>

	ADC1->CR |= ADC_CR_ADSTART;
 8002e44:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <ADC_init+0xd4>)
 8002e46:	4a05      	ldr	r2, [pc, #20]	; (8002e5c <ADC_init+0xd4>)
 8002e48:	6892      	ldr	r2, [r2, #8]
 8002e4a:	2104      	movs	r1, #4
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	609a      	str	r2, [r3, #8]
}
 8002e50:	46c0      	nop			; (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40012400 	.word	0x40012400
 8002e60:	ffffdfff 	.word	0xffffdfff
 8002e64:	00010500 	.word	0x00010500
 8002e68:	00001003 	.word	0x00001003

08002e6c <init_TIM15_as_TRGO>:

void init_TIM15_as_TRGO() {
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <init_TIM15_as_TRGO+0x40>)
 8002e72:	4a0e      	ldr	r2, [pc, #56]	; (8002eac <init_TIM15_as_TRGO+0x40>)
 8002e74:	6992      	ldr	r2, [r2, #24]
 8002e76:	2180      	movs	r1, #128	; 0x80
 8002e78:	0249      	lsls	r1, r1, #9
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	619a      	str	r2, [r3, #24]

	TIM15->ARR = 8000;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e80:	22fa      	movs	r2, #250	; 0xfa
 8002e82:	0152      	lsls	r2, r2, #5
 8002e84:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 8002e86:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e88:	4a0a      	ldr	r2, [pc, #40]	; (8002eb4 <init_TIM15_as_TRGO+0x48>)
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28

	TIM15->CR2 |= TIM_CR2_MMS_1;
 8002e8c:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e8e:	4a08      	ldr	r2, [pc, #32]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e90:	6852      	ldr	r2, [r2, #4]
 8002e92:	2120      	movs	r1, #32
 8002e94:	430a      	orrs	r2, r1
 8002e96:	605a      	str	r2, [r3, #4]

	TIM15->CR1 |= TIM_CR1_CEN;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e9a:	4a05      	ldr	r2, [pc, #20]	; (8002eb0 <init_TIM15_as_TRGO+0x44>)
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
}
 8002ea4:	46c0      	nop			; (mov r8, r8)
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	40014000 	.word	0x40014000
 8002eb4:	00001388 	.word	0x00001388

08002eb8 <DMA_for_ADC_init>:

void DMA_for_ADC_init() {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8002ebc:	4b15      	ldr	r3, [pc, #84]	; (8002f14 <DMA_for_ADC_init+0x5c>)
 8002ebe:	4a15      	ldr	r2, [pc, #84]	; (8002f14 <DMA_for_ADC_init+0x5c>)
 8002ec0:	6952      	ldr	r2, [r2, #20]
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	615a      	str	r2, [r3, #20]

	DMA1_Channel1->CCR |= DMA_CCR_CIRC | DMA_CCR_PSIZE_0 | DMA_CCR_MSIZE_0;
 8002ec8:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002eca:	4a13      	ldr	r2, [pc, #76]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002ecc:	6812      	ldr	r2, [r2, #0]
 8002ece:	21a4      	movs	r1, #164	; 0xa4
 8002ed0:	00c9      	lsls	r1, r1, #3
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	601a      	str	r2, [r3, #0]
	DMA1_Channel1->CNDTR = 1;
 8002ed6:	4b10      	ldr	r3, [pc, #64]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CMAR = (uint32_t)(&ADC_value);
 8002edc:	4b0e      	ldr	r3, [pc, #56]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002ede:	4a0f      	ldr	r2, [pc, #60]	; (8002f1c <DMA_for_ADC_init+0x64>)
 8002ee0:	60da      	str	r2, [r3, #12]
	DMA1_Channel1->CPAR = (uint32_t)(&ADC1->DR);
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	; (8002f20 <DMA_for_ADC_init+0x68>)
 8002ee6:	609a      	str	r2, [r3, #8]

	DMA1_Channel1->CCR |= DMA_CCR_TCIE;
 8002ee8:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002eea:	4a0b      	ldr	r2, [pc, #44]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	2102      	movs	r1, #2
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002ef4:	2009      	movs	r0, #9
 8002ef6:	f7ff fe05 	bl	8002b04 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel1_IRQn, 5);
 8002efa:	2105      	movs	r1, #5
 8002efc:	2009      	movs	r0, #9
 8002efe:	f7ff fe17 	bl	8002b30 <NVIC_SetPriority>

	DMA1_Channel1->CCR |= DMA_CCR_EN;
 8002f02:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002f04:	4a04      	ldr	r2, [pc, #16]	; (8002f18 <DMA_for_ADC_init+0x60>)
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	2101      	movs	r1, #1
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	601a      	str	r2, [r3, #0]

}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40020008 	.word	0x40020008
 8002f1c:	200000a8 	.word	0x200000a8
 8002f20:	40012440 	.word	0x40012440

08002f24 <NVIC_EnableIRQ>:
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	0002      	movs	r2, r0
 8002f2c:	1dfb      	adds	r3, r7, #7
 8002f2e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <NVIC_EnableIRQ+0x28>)
 8002f32:	1dfa      	adds	r2, r7, #7
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	0011      	movs	r1, r2
 8002f38:	221f      	movs	r2, #31
 8002f3a:	400a      	ands	r2, r1
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4091      	lsls	r1, r2
 8002f40:	000a      	movs	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b002      	add	sp, #8
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	e000e100 	.word	0xe000e100

08002f50 <NVIC_SetPriority>:
{
 8002f50:	b5b0      	push	{r4, r5, r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	0002      	movs	r2, r0
 8002f58:	6039      	str	r1, [r7, #0]
 8002f5a:	1dfb      	adds	r3, r7, #7
 8002f5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002f5e:	1dfb      	adds	r3, r7, #7
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b7f      	cmp	r3, #127	; 0x7f
 8002f64:	d932      	bls.n	8002fcc <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f66:	4c2f      	ldr	r4, [pc, #188]	; (8003024 <NVIC_SetPriority+0xd4>)
 8002f68:	1dfb      	adds	r3, r7, #7
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	001a      	movs	r2, r3
 8002f6e:	230f      	movs	r3, #15
 8002f70:	4013      	ands	r3, r2
 8002f72:	3b08      	subs	r3, #8
 8002f74:	0899      	lsrs	r1, r3, #2
 8002f76:	4a2b      	ldr	r2, [pc, #172]	; (8003024 <NVIC_SetPriority+0xd4>)
 8002f78:	1dfb      	adds	r3, r7, #7
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	230f      	movs	r3, #15
 8002f80:	4003      	ands	r3, r0
 8002f82:	3b08      	subs	r3, #8
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	3306      	adds	r3, #6
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	18d3      	adds	r3, r2, r3
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	1dfa      	adds	r2, r7, #7
 8002f92:	7812      	ldrb	r2, [r2, #0]
 8002f94:	0010      	movs	r0, r2
 8002f96:	2203      	movs	r2, #3
 8002f98:	4002      	ands	r2, r0
 8002f9a:	00d2      	lsls	r2, r2, #3
 8002f9c:	20ff      	movs	r0, #255	; 0xff
 8002f9e:	4090      	lsls	r0, r2
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	43d2      	mvns	r2, r2
 8002fa4:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	019b      	lsls	r3, r3, #6
 8002faa:	20ff      	movs	r0, #255	; 0xff
 8002fac:	4018      	ands	r0, r3
 8002fae:	1dfb      	adds	r3, r7, #7
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	001d      	movs	r5, r3
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	402b      	ands	r3, r5
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	4098      	lsls	r0, r3
 8002fbc:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	1d8b      	adds	r3, r1, #6
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	18e3      	adds	r3, r4, r3
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	601a      	str	r2, [r3, #0]
}
 8002fca:	e027      	b.n	800301c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fcc:	4c16      	ldr	r4, [pc, #88]	; (8003028 <NVIC_SetPriority+0xd8>)
 8002fce:	1dfb      	adds	r3, r7, #7
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	b25b      	sxtb	r3, r3
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	4914      	ldr	r1, [pc, #80]	; (8003028 <NVIC_SetPriority+0xd8>)
 8002fd8:	1dfa      	adds	r2, r7, #7
 8002fda:	7812      	ldrb	r2, [r2, #0]
 8002fdc:	b252      	sxtb	r2, r2
 8002fde:	0892      	lsrs	r2, r2, #2
 8002fe0:	32c0      	adds	r2, #192	; 0xc0
 8002fe2:	0092      	lsls	r2, r2, #2
 8002fe4:	5852      	ldr	r2, [r2, r1]
 8002fe6:	1df9      	adds	r1, r7, #7
 8002fe8:	7809      	ldrb	r1, [r1, #0]
 8002fea:	0008      	movs	r0, r1
 8002fec:	2103      	movs	r1, #3
 8002fee:	4001      	ands	r1, r0
 8002ff0:	00c9      	lsls	r1, r1, #3
 8002ff2:	20ff      	movs	r0, #255	; 0xff
 8002ff4:	4088      	lsls	r0, r1
 8002ff6:	0001      	movs	r1, r0
 8002ff8:	43c9      	mvns	r1, r1
 8002ffa:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	0192      	lsls	r2, r2, #6
 8003000:	20ff      	movs	r0, #255	; 0xff
 8003002:	4010      	ands	r0, r2
 8003004:	1dfa      	adds	r2, r7, #7
 8003006:	7812      	ldrb	r2, [r2, #0]
 8003008:	0015      	movs	r5, r2
 800300a:	2203      	movs	r2, #3
 800300c:	402a      	ands	r2, r5
 800300e:	00d2      	lsls	r2, r2, #3
 8003010:	4090      	lsls	r0, r2
 8003012:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003014:	430a      	orrs	r2, r1
 8003016:	33c0      	adds	r3, #192	; 0xc0
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	511a      	str	r2, [r3, r4]
}
 800301c:	46c0      	nop			; (mov r8, r8)
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bdb0      	pop	{r4, r5, r7, pc}
 8003024:	e000ed00 	.word	0xe000ed00
 8003028:	e000e100 	.word	0xe000e100

0800302c <DMA1_Channel2_3_IRQHandler>:
 */

#include "SPI_for_TFT.h"


void DMA1_Channel2_3_IRQHandler() {
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
	if (DMA1->ISR & DMA_ISR_TCIF3) {
 8003030:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <DMA1_Channel2_3_IRQHandler+0x34>)
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	2380      	movs	r3, #128	; 0x80
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4013      	ands	r3, r2
 800303a:	d00e      	beq.n	800305a <DMA1_Channel2_3_IRQHandler+0x2e>
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 800303c:	4b08      	ldr	r3, [pc, #32]	; (8003060 <DMA1_Channel2_3_IRQHandler+0x34>)
 800303e:	4a08      	ldr	r2, [pc, #32]	; (8003060 <DMA1_Channel2_3_IRQHandler+0x34>)
 8003040:	6852      	ldr	r2, [r2, #4]
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	0089      	lsls	r1, r1, #2
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]
		SPI_cs_set();
 800304a:	f000 f8b1 	bl	80031b0 <SPI_cs_set>
		DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 800304e:	4b05      	ldr	r3, [pc, #20]	; (8003064 <DMA1_Channel2_3_IRQHandler+0x38>)
 8003050:	4a04      	ldr	r2, [pc, #16]	; (8003064 <DMA1_Channel2_3_IRQHandler+0x38>)
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	2101      	movs	r1, #1
 8003056:	438a      	bics	r2, r1
 8003058:	601a      	str	r2, [r3, #0]
	}
}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40020000 	.word	0x40020000
 8003064:	40020030 	.word	0x40020030

08003068 <init_GPIO_for_SPI>:

void init_GPIO_for_SPI() {
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= SPI_RCC_GPIO;
 800306c:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <init_GPIO_for_SPI+0x50>)
 800306e:	4a12      	ldr	r2, [pc, #72]	; (80030b8 <init_GPIO_for_SPI+0x50>)
 8003070:	6952      	ldr	r2, [r2, #20]
 8003072:	2180      	movs	r1, #128	; 0x80
 8003074:	0289      	lsls	r1, r1, #10
 8003076:	430a      	orrs	r2, r1
 8003078:	615a      	str	r2, [r3, #20]
	PORT_SPI->MODER |= SPI_SCK_MODER | SPI_MOSI_MODER;
 800307a:	2390      	movs	r3, #144	; 0x90
 800307c:	05db      	lsls	r3, r3, #23
 800307e:	2290      	movs	r2, #144	; 0x90
 8003080:	05d2      	lsls	r2, r2, #23
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	2188      	movs	r1, #136	; 0x88
 8003086:	0209      	lsls	r1, r1, #8
 8003088:	430a      	orrs	r2, r1
 800308a:	601a      	str	r2, [r3, #0]
	//AF0
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5 | GPIO_AFRL_AFRL7);
 800308c:	2390      	movs	r3, #144	; 0x90
 800308e:	05db      	lsls	r3, r3, #23
 8003090:	2290      	movs	r2, #144	; 0x90
 8003092:	05d2      	lsls	r2, r2, #23
 8003094:	6a12      	ldr	r2, [r2, #32]
 8003096:	4909      	ldr	r1, [pc, #36]	; (80030bc <init_GPIO_for_SPI+0x54>)
 8003098:	400a      	ands	r2, r1
 800309a:	621a      	str	r2, [r3, #32]
	PORT_SPI->MODER |= TFT_DC_MODER | SPI_CS_MODER | TFT_RES_MODER;
 800309c:	2390      	movs	r3, #144	; 0x90
 800309e:	05db      	lsls	r3, r3, #23
 80030a0:	2290      	movs	r2, #144	; 0x90
 80030a2:	05d2      	lsls	r2, r2, #23
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	218a      	movs	r1, #138	; 0x8a
 80030a8:	0149      	lsls	r1, r1, #5
 80030aa:	430a      	orrs	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]

	SPI_cs_set();
 80030ae:	f000 f87f 	bl	80031b0 <SPI_cs_set>
}
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	0f0fffff 	.word	0x0f0fffff

080030c0 <SPI1_Master_init>:

void SPI1_Master_init(uint8_t am_bits_send) {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	0002      	movs	r2, r0
 80030c8:	1dfb      	adds	r3, r7, #7
 80030ca:	701a      	strb	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80030cc:	4b1b      	ldr	r3, [pc, #108]	; (800313c <SPI1_Master_init+0x7c>)
 80030ce:	4a1b      	ldr	r2, [pc, #108]	; (800313c <SPI1_Master_init+0x7c>)
 80030d0:	6992      	ldr	r2, [r2, #24]
 80030d2:	2180      	movs	r1, #128	; 0x80
 80030d4:	0149      	lsls	r1, r1, #5
 80030d6:	430a      	orrs	r2, r1
 80030d8:	619a      	str	r2, [r3, #24]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <SPI1_Master_init+0x80>)
 80030dc:	4a18      	ldr	r2, [pc, #96]	; (8003140 <SPI1_Master_init+0x80>)
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	2140      	movs	r1, #64	; 0x40
 80030e2:	438a      	bics	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI;
 80030e6:	4b16      	ldr	r3, [pc, #88]	; (8003140 <SPI1_Master_init+0x80>)
 80030e8:	4a15      	ldr	r2, [pc, #84]	; (8003140 <SPI1_Master_init+0x80>)
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	21c1      	movs	r1, #193	; 0xc1
 80030ee:	0089      	lsls	r1, r1, #2
 80030f0:	430a      	orrs	r2, r1
 80030f2:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = 0;
 80030f4:	230e      	movs	r3, #14
 80030f6:	18fb      	adds	r3, r7, r3
 80030f8:	2200      	movs	r2, #0
 80030fa:	801a      	strh	r2, [r3, #0]
    DataSize |= ((am_bits_send - 1) << SPI_CR2_DS_Pos);
 80030fc:	1dfb      	adds	r3, r7, #7
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	3b01      	subs	r3, #1
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	b21a      	sxth	r2, r3
 8003106:	230e      	movs	r3, #14
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2100      	movs	r1, #0
 800310c:	5e5b      	ldrsh	r3, [r3, r1]
 800310e:	4313      	orrs	r3, r2
 8003110:	b21a      	sxth	r2, r3
 8003112:	230e      	movs	r3, #14
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8003118:	4b09      	ldr	r3, [pc, #36]	; (8003140 <SPI1_Master_init+0x80>)
 800311a:	220e      	movs	r2, #14
 800311c:	18ba      	adds	r2, r7, r2
 800311e:	8812      	ldrh	r2, [r2, #0]
 8003120:	605a      	str	r2, [r3, #4]
	DMA_for_SPI_init();
 8003122:	f000 f85f 	bl	80031e4 <DMA_for_SPI_init>
	SPI1->CR1 |= SPI_CR1_SPE;
 8003126:	4b06      	ldr	r3, [pc, #24]	; (8003140 <SPI1_Master_init+0x80>)
 8003128:	4a05      	ldr	r2, [pc, #20]	; (8003140 <SPI1_Master_init+0x80>)
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	2140      	movs	r1, #64	; 0x40
 800312e:	430a      	orrs	r2, r1
 8003130:	601a      	str	r2, [r3, #0]
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	40021000 	.word	0x40021000
 8003140:	40013000 	.word	0x40013000

08003144 <SPI1_setDataSize>:

void SPI1_setDataSize(uint8_t am_bits_send) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	0002      	movs	r2, r0
 800314c:	1dfb      	adds	r3, r7, #7
 800314e:	701a      	strb	r2, [r3, #0]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8003150:	4b15      	ldr	r3, [pc, #84]	; (80031a8 <SPI1_setDataSize+0x64>)
 8003152:	4a15      	ldr	r2, [pc, #84]	; (80031a8 <SPI1_setDataSize+0x64>)
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	2140      	movs	r1, #64	; 0x40
 8003158:	438a      	bics	r2, r1
 800315a:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = SPI1->CR2 & ~SPI_CR2_DS;
 800315c:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <SPI1_setDataSize+0x64>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	b29a      	uxth	r2, r3
 8003162:	230e      	movs	r3, #14
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	4911      	ldr	r1, [pc, #68]	; (80031ac <SPI1_setDataSize+0x68>)
 8003168:	400a      	ands	r2, r1
 800316a:	801a      	strh	r2, [r3, #0]
	DataSize |= (am_bits_send - 1) << 8;
 800316c:	1dfb      	adds	r3, r7, #7
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	3b01      	subs	r3, #1
 8003172:	021b      	lsls	r3, r3, #8
 8003174:	b21a      	sxth	r2, r3
 8003176:	230e      	movs	r3, #14
 8003178:	18fb      	adds	r3, r7, r3
 800317a:	2100      	movs	r1, #0
 800317c:	5e5b      	ldrsh	r3, [r3, r1]
 800317e:	4313      	orrs	r3, r2
 8003180:	b21a      	sxth	r2, r3
 8003182:	230e      	movs	r3, #14
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8003188:	4b07      	ldr	r3, [pc, #28]	; (80031a8 <SPI1_setDataSize+0x64>)
 800318a:	220e      	movs	r2, #14
 800318c:	18ba      	adds	r2, r7, r2
 800318e:	8812      	ldrh	r2, [r2, #0]
 8003190:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 8003192:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <SPI1_setDataSize+0x64>)
 8003194:	4a04      	ldr	r2, [pc, #16]	; (80031a8 <SPI1_setDataSize+0x64>)
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	2140      	movs	r1, #64	; 0x40
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]
}
 800319e:	46c0      	nop			; (mov r8, r8)
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b004      	add	sp, #16
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	40013000 	.word	0x40013000
 80031ac:	fffff0ff 	.word	0xfffff0ff

080031b0 <SPI_cs_set>:

void SPI_cs_set() {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_CS);
 80031b4:	2390      	movs	r3, #144	; 0x90
 80031b6:	05db      	lsls	r3, r3, #23
 80031b8:	2290      	movs	r2, #144	; 0x90
 80031ba:	05d2      	lsls	r2, r2, #23
 80031bc:	6952      	ldr	r2, [r2, #20]
 80031be:	2110      	movs	r1, #16
 80031c0:	430a      	orrs	r2, r1
 80031c2:	615a      	str	r2, [r3, #20]
}
 80031c4:	46c0      	nop			; (mov r8, r8)
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <SPI_cs_clear>:

void SPI_cs_clear() {
 80031ca:	b580      	push	{r7, lr}
 80031cc:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_CS);
 80031ce:	2390      	movs	r3, #144	; 0x90
 80031d0:	05db      	lsls	r3, r3, #23
 80031d2:	2290      	movs	r2, #144	; 0x90
 80031d4:	05d2      	lsls	r2, r2, #23
 80031d6:	6952      	ldr	r2, [r2, #20]
 80031d8:	2110      	movs	r1, #16
 80031da:	438a      	bics	r2, r1
 80031dc:	615a      	str	r2, [r3, #20]
}
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <DMA_for_SPI_init>:

void DMA_for_SPI_init() {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 80031e8:	4b12      	ldr	r3, [pc, #72]	; (8003234 <DMA_for_SPI_init+0x50>)
 80031ea:	4a12      	ldr	r2, [pc, #72]	; (8003234 <DMA_for_SPI_init+0x50>)
 80031ec:	6952      	ldr	r2, [r2, #20]
 80031ee:	2101      	movs	r1, #1
 80031f0:	430a      	orrs	r2, r1
 80031f2:	615a      	str	r2, [r3, #20]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 80031f4:	4b10      	ldr	r3, [pc, #64]	; (8003238 <DMA_for_SPI_init+0x54>)
 80031f6:	4a11      	ldr	r2, [pc, #68]	; (800323c <DMA_for_SPI_init+0x58>)
 80031f8:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CPAR = (uint32_t)(&(SPI1->DR));
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <DMA_for_SPI_init+0x54>)
 80031fc:	4a10      	ldr	r2, [pc, #64]	; (8003240 <DMA_for_SPI_init+0x5c>)
 80031fe:	609a      	str	r2, [r3, #8]
    DMA1_Channel3->CNDTR = 0;
 8003200:	4b0d      	ldr	r3, [pc, #52]	; (8003238 <DMA_for_SPI_init+0x54>)
 8003202:	2200      	movs	r2, #0
 8003204:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE;
 8003206:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <DMA_for_SPI_init+0x54>)
 8003208:	4a0b      	ldr	r2, [pc, #44]	; (8003238 <DMA_for_SPI_init+0x54>)
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	2192      	movs	r1, #146	; 0x92
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 8003212:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <DMA_for_SPI_init+0x60>)
 8003214:	4a0b      	ldr	r2, [pc, #44]	; (8003244 <DMA_for_SPI_init+0x60>)
 8003216:	6852      	ldr	r2, [r2, #4]
 8003218:	2102      	movs	r1, #2
 800321a:	430a      	orrs	r2, r1
 800321c:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800321e:	200a      	movs	r0, #10
 8003220:	f7ff fe80 	bl	8002f24 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 5);
 8003224:	2105      	movs	r1, #5
 8003226:	200a      	movs	r0, #10
 8003228:	f7ff fe92 	bl	8002f50 <NVIC_SetPriority>
}
 800322c:	46c0      	nop			; (mov r8, r8)
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	46c0      	nop			; (mov r8, r8)
 8003234:	40021000 	.word	0x40021000
 8003238:	40020030 	.word	0x40020030
 800323c:	200004c0 	.word	0x200004c0
 8003240:	4001300c 	.word	0x4001300c
 8003244:	40013000 	.word	0x40013000

08003248 <SPI1_SendDataDMA_2byteNTimes>:

void SPI1_SendDataDMA_2byteNTimes(uint16_t data, uint16_t count_word) {
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	0002      	movs	r2, r0
 8003250:	1dbb      	adds	r3, r7, #6
 8003252:	801a      	strh	r2, [r3, #0]
 8003254:	1d3b      	adds	r3, r7, #4
 8003256:	1c0a      	adds	r2, r1, #0
 8003258:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 800325a:	4b1b      	ldr	r3, [pc, #108]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800325c:	4a1a      	ldr	r2, [pc, #104]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	2101      	movs	r1, #1
 8003262:	438a      	bics	r2, r1
 8003264:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8003268:	4a17      	ldr	r2, [pc, #92]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	21a0      	movs	r1, #160	; 0xa0
 800326e:	00c9      	lsls	r1, r1, #3
 8003270:	430a      	orrs	r2, r1
 8003272:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_MINC;
 8003274:	4b14      	ldr	r3, [pc, #80]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8003276:	4a14      	ldr	r2, [pc, #80]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8003278:	6812      	ldr	r2, [r2, #0]
 800327a:	2180      	movs	r1, #128	; 0x80
 800327c:	438a      	bics	r2, r1
 800327e:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8003280:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8003282:	4a12      	ldr	r2, [pc, #72]	; (80032cc <SPI1_SendDataDMA_2byteNTimes+0x84>)
 8003284:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 8003286:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8003288:	1d3a      	adds	r2, r7, #4
 800328a:	8812      	ldrh	r2, [r2, #0]
 800328c:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 800328e:	2010      	movs	r0, #16
 8003290:	f7ff ff58 	bl	8003144 <SPI1_setDataSize>
	color_mat[0] = data;
 8003294:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <SPI1_SendDataDMA_2byteNTimes+0x84>)
 8003296:	1dba      	adds	r2, r7, #6
 8003298:	8812      	ldrh	r2, [r2, #0]
 800329a:	801a      	strh	r2, [r3, #0]

	SPI_cs_clear();
 800329c:	f7ff ff95 	bl	80031ca <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	e002      	b.n	80032ac <SPI1_SendDataDMA_2byteNTimes+0x64>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3301      	adds	r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2b09      	cmp	r3, #9
 80032b0:	ddf9      	ble.n	80032a6 <SPI1_SendDataDMA_2byteNTimes+0x5e>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 80032b2:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80032b4:	4a04      	ldr	r2, [pc, #16]	; (80032c8 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	430a      	orrs	r2, r1
 80032bc:	601a      	str	r2, [r3, #0]
}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b004      	add	sp, #16
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	40020030 	.word	0x40020030
 80032cc:	200004c0 	.word	0x200004c0

080032d0 <SPI1_SendDataDMA>:

void SPI1_SendDataDMA(uint16_t* data, uint16_t count_word) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	000a      	movs	r2, r1
 80032da:	1cbb      	adds	r3, r7, #2
 80032dc:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80032de:	4b19      	ldr	r3, [pc, #100]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032e0:	4a18      	ldr	r2, [pc, #96]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	2101      	movs	r1, #1
 80032e6:	438a      	bics	r2, r1
 80032e8:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 80032ea:	4b16      	ldr	r3, [pc, #88]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032ec:	4a15      	ldr	r2, [pc, #84]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032ee:	6812      	ldr	r2, [r2, #0]
 80032f0:	21a0      	movs	r1, #160	; 0xa0
 80032f2:	00c9      	lsls	r1, r1, #3
 80032f4:	430a      	orrs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032fa:	4a12      	ldr	r2, [pc, #72]	; (8003344 <SPI1_SendDataDMA+0x74>)
 80032fc:	6812      	ldr	r2, [r2, #0]
 80032fe:	2180      	movs	r1, #128	; 0x80
 8003300:	430a      	orrs	r2, r1
 8003302:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8003304:	4b0f      	ldr	r3, [pc, #60]	; (8003344 <SPI1_SendDataDMA+0x74>)
 8003306:	4a10      	ldr	r2, [pc, #64]	; (8003348 <SPI1_SendDataDMA+0x78>)
 8003308:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 800330a:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <SPI1_SendDataDMA+0x74>)
 800330c:	1cba      	adds	r2, r7, #2
 800330e:	8812      	ldrh	r2, [r2, #0]
 8003310:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 8003312:	2010      	movs	r0, #16
 8003314:	f7ff ff16 	bl	8003144 <SPI1_setDataSize>

	SPI_cs_clear();
 8003318:	f7ff ff57 	bl	80031ca <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 800331c:	2300      	movs	r3, #0
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	e002      	b.n	8003328 <SPI1_SendDataDMA+0x58>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	3301      	adds	r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b09      	cmp	r3, #9
 800332c:	ddf9      	ble.n	8003322 <SPI1_SendDataDMA+0x52>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 800332e:	4b05      	ldr	r3, [pc, #20]	; (8003344 <SPI1_SendDataDMA+0x74>)
 8003330:	4a04      	ldr	r2, [pc, #16]	; (8003344 <SPI1_SendDataDMA+0x74>)
 8003332:	6812      	ldr	r2, [r2, #0]
 8003334:	2101      	movs	r1, #1
 8003336:	430a      	orrs	r2, r1
 8003338:	601a      	str	r2, [r3, #0]
}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	46bd      	mov	sp, r7
 800333e:	b004      	add	sp, #16
 8003340:	bd80      	pop	{r7, pc}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	40020030 	.word	0x40020030
 8003348:	200004c0 	.word	0x200004c0

0800334c <SPI1_Send1byte>:

void SPI1_Send1byte(uint8_t* data, uint8_t count_byte) {
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	000a      	movs	r2, r1
 8003356:	1cfb      	adds	r3, r7, #3
 8003358:	701a      	strb	r2, [r3, #0]
	SPI1_setDataSize(8);
 800335a:	2008      	movs	r0, #8
 800335c:	f7ff fef2 	bl	8003144 <SPI1_setDataSize>
	SPI_cs_clear();
 8003360:	f7ff ff33 	bl	80031ca <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	e002      	b.n	8003370 <SPI1_Send1byte+0x24>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	3301      	adds	r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b09      	cmp	r3, #9
 8003374:	ddf9      	ble.n	800336a <SPI1_Send1byte+0x1e>
	for( uint8_t i = 0; i < count_byte; i++) {
 8003376:	230b      	movs	r3, #11
 8003378:	18fb      	adds	r3, r7, r3
 800337a:	2200      	movs	r2, #0
 800337c:	701a      	strb	r2, [r3, #0]
 800337e:	e014      	b.n	80033aa <SPI1_Send1byte+0x5e>
		while (!(SPI1->SR & SPI_SR_TXE)) {};
 8003380:	46c0      	nop			; (mov r8, r8)
 8003382:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <SPI1_Send1byte+0x84>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2202      	movs	r2, #2
 8003388:	4013      	ands	r3, r2
 800338a:	d0fa      	beq.n	8003382 <SPI1_Send1byte+0x36>
		*(uint8_t*)&(SPI1->DR) = data[i];
 800338c:	4911      	ldr	r1, [pc, #68]	; (80033d4 <SPI1_Send1byte+0x88>)
 800338e:	230b      	movs	r3, #11
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	18d3      	adds	r3, r2, r3
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	700b      	strb	r3, [r1, #0]
	for( uint8_t i = 0; i < count_byte; i++) {
 800339c:	230b      	movs	r3, #11
 800339e:	18fb      	adds	r3, r7, r3
 80033a0:	781a      	ldrb	r2, [r3, #0]
 80033a2:	230b      	movs	r3, #11
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	3201      	adds	r2, #1
 80033a8:	701a      	strb	r2, [r3, #0]
 80033aa:	230b      	movs	r3, #11
 80033ac:	18fa      	adds	r2, r7, r3
 80033ae:	1cfb      	adds	r3, r7, #3
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d3e3      	bcc.n	8003380 <SPI1_Send1byte+0x34>
	}
	while ((SPI1->SR & SPI_SR_BSY)) {};
 80033b8:	46c0      	nop			; (mov r8, r8)
 80033ba:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <SPI1_Send1byte+0x84>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	2280      	movs	r2, #128	; 0x80
 80033c0:	4013      	ands	r3, r2
 80033c2:	d1fa      	bne.n	80033ba <SPI1_Send1byte+0x6e>
	SPI_cs_set();
 80033c4:	f7ff fef4 	bl	80031b0 <SPI_cs_set>
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b004      	add	sp, #16
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40013000 	.word	0x40013000
 80033d4:	4001300c 	.word	0x4001300c

080033d8 <display_temperature>:

Symbols_Distribution symbols_distribution;
uint8_t previous_full_width_curr_temp = 0;
uint8_t previous_full_width_aim_temp = 0;

void display_temperature(double temperature, TYPE_OF_TEMPERATURE type_of_temp) {
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	; 0x28
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60b8      	str	r0, [r7, #8]
 80033e0:	60f9      	str	r1, [r7, #12]
 80033e2:	1dfb      	adds	r3, r7, #7
 80033e4:	701a      	strb	r2, [r3, #0]
	Symbol_Distribution_clear();
 80033e6:	f000 f8c3 	bl	8003570 <Symbol_Distribution_clear>
	Parse_temperature(&temperature);
 80033ea:	2308      	movs	r3, #8
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	0018      	movs	r0, r3
 80033f0:	f000 f8f0 	bl	80035d4 <Parse_temperature>

	uint8_t full_width = 0;
 80033f4:	231f      	movs	r3, #31
 80033f6:	18fb      	adds	r3, r7, r3
 80033f8:	2200      	movs	r2, #0
 80033fa:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbols_distribution.amout_of_symbols; i++)
 80033fc:	231e      	movs	r3, #30
 80033fe:	18fb      	adds	r3, r7, r3
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
 8003404:	e013      	b.n	800342e <display_temperature+0x56>
		full_width += symbols_distribution.custom_width[i];
 8003406:	231e      	movs	r3, #30
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	4a54      	ldr	r2, [pc, #336]	; (8003560 <display_temperature+0x188>)
 800340e:	18d3      	adds	r3, r2, r3
 8003410:	79d9      	ldrb	r1, [r3, #7]
 8003412:	231f      	movs	r3, #31
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	221f      	movs	r2, #31
 8003418:	18ba      	adds	r2, r7, r2
 800341a:	7812      	ldrb	r2, [r2, #0]
 800341c:	188a      	adds	r2, r1, r2
 800341e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbols_distribution.amout_of_symbols; i++)
 8003420:	231e      	movs	r3, #30
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	231e      	movs	r3, #30
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	3201      	adds	r2, #1
 800342c:	701a      	strb	r2, [r3, #0]
 800342e:	4b4c      	ldr	r3, [pc, #304]	; (8003560 <display_temperature+0x188>)
 8003430:	7b9b      	ldrb	r3, [r3, #14]
 8003432:	221e      	movs	r2, #30
 8003434:	18ba      	adds	r2, r7, r2
 8003436:	7812      	ldrb	r2, [r2, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	d3e4      	bcc.n	8003406 <display_temperature+0x2e>

	uint8_t start_row = 0;
 800343c:	231d      	movs	r3, #29
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]
	switch(type_of_temp) {
 8003444:	1dfb      	adds	r3, r7, #7
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d017      	beq.n	800347c <display_temperature+0xa4>
 800344c:	2b02      	cmp	r3, #2
 800344e:	d029      	beq.n	80034a4 <display_temperature+0xcc>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d12c      	bne.n	80034ae <display_temperature+0xd6>
		case CURRENT_TEMP:
			if(previous_full_width_curr_temp != full_width)
 8003454:	4b43      	ldr	r3, [pc, #268]	; (8003564 <display_temperature+0x18c>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	221f      	movs	r2, #31
 800345a:	18ba      	adds	r2, r7, r2
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d007      	beq.n	8003472 <display_temperature+0x9a>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_CURR_TEMP, START_ROW_CURR_TEMP + DIGIT_HEIGHT);
 8003462:	2372      	movs	r3, #114	; 0x72
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	2332      	movs	r3, #50	; 0x32
 8003468:	2200      	movs	r2, #0
 800346a:	2100      	movs	r1, #0
 800346c:	2000      	movs	r0, #0
 800346e:	f000 fd4f 	bl	8003f10 <TFT_clearPartDisplay>
			start_row = START_ROW_CURR_TEMP;
 8003472:	231d      	movs	r3, #29
 8003474:	18fb      	adds	r3, r7, r3
 8003476:	2232      	movs	r2, #50	; 0x32
 8003478:	701a      	strb	r2, [r3, #0]
			break;
 800347a:	e018      	b.n	80034ae <display_temperature+0xd6>
		case AIM_TEMP:
			if(previous_full_width_aim_temp != full_width)
 800347c:	4b3a      	ldr	r3, [pc, #232]	; (8003568 <display_temperature+0x190>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	221f      	movs	r2, #31
 8003482:	18ba      	adds	r2, r7, r2
 8003484:	7812      	ldrb	r2, [r2, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d007      	beq.n	800349a <display_temperature+0xc2>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_AIM_TEMP, START_ROW_AIM_TEMP + DIGIT_HEIGHT);
 800348a:	23b8      	movs	r3, #184	; 0xb8
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2378      	movs	r3, #120	; 0x78
 8003490:	2200      	movs	r2, #0
 8003492:	2100      	movs	r1, #0
 8003494:	2000      	movs	r0, #0
 8003496:	f000 fd3b 	bl	8003f10 <TFT_clearPartDisplay>
			start_row = START_ROW_AIM_TEMP;
 800349a:	231d      	movs	r3, #29
 800349c:	18fb      	adds	r3, r7, r3
 800349e:	2278      	movs	r2, #120	; 0x78
 80034a0:	701a      	strb	r2, [r3, #0]
			break;
 80034a2:	e004      	b.n	80034ae <display_temperature+0xd6>
		case NTC_TEMP:
			start_row = START_ROW_NTC_TEMP;
 80034a4:	231d      	movs	r3, #29
 80034a6:	18fb      	adds	r3, r7, r3
 80034a8:	22be      	movs	r2, #190	; 0xbe
 80034aa:	701a      	strb	r2, [r3, #0]
			break;
 80034ac:	46c0      	nop			; (mov r8, r8)
	}

	uint8_t start_col = (TFT_WIDTH - full_width) / 2;
 80034ae:	231f      	movs	r3, #31
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	22f0      	movs	r2, #240	; 0xf0
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	d500      	bpl.n	80034bc <display_temperature+0xe4>
 80034ba:	3301      	adds	r3, #1
 80034bc:	105b      	asrs	r3, r3, #1
 80034be:	001a      	movs	r2, r3
 80034c0:	231c      	movs	r3, #28
 80034c2:	18fb      	adds	r3, r7, r3
 80034c4:	701a      	strb	r2, [r3, #0]
	//mirror output just for eliminate sending cmd to TFT
	for(int i = symbols_distribution.amout_of_symbols - 1; i >= 0; i--) {
 80034c6:	4b26      	ldr	r3, [pc, #152]	; (8003560 <display_temperature+0x188>)
 80034c8:	7b9b      	ldrb	r3, [r3, #14]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	e02d      	b.n	800352c <display_temperature+0x154>
		Choose_symbol_for_draw(symbols_distribution.char_output[i], start_row, start_col);
 80034d0:	4a23      	ldr	r2, [pc, #140]	; (8003560 <display_temperature+0x188>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	18d3      	adds	r3, r2, r3
 80034d6:	7818      	ldrb	r0, [r3, #0]
 80034d8:	231c      	movs	r3, #28
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	231d      	movs	r3, #29
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	0019      	movs	r1, r3
 80034e6:	f000 f99b 	bl	8003820 <Choose_symbol_for_draw>
		start_col += symbols_distribution.custom_width[i];
 80034ea:	4a1d      	ldr	r2, [pc, #116]	; (8003560 <display_temperature+0x188>)
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	18d3      	adds	r3, r2, r3
 80034f0:	3307      	adds	r3, #7
 80034f2:	7819      	ldrb	r1, [r3, #0]
 80034f4:	231c      	movs	r3, #28
 80034f6:	18fb      	adds	r3, r7, r3
 80034f8:	221c      	movs	r2, #28
 80034fa:	18ba      	adds	r2, r7, r2
 80034fc:	7812      	ldrb	r2, [r2, #0]
 80034fe:	188a      	adds	r2, r1, r2
 8003500:	701a      	strb	r2, [r3, #0]
		for(uint16_t i = 0; i < 1000; i++);
 8003502:	2316      	movs	r3, #22
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	2200      	movs	r2, #0
 8003508:	801a      	strh	r2, [r3, #0]
 800350a:	e006      	b.n	800351a <display_temperature+0x142>
 800350c:	2316      	movs	r3, #22
 800350e:	18fb      	adds	r3, r7, r3
 8003510:	881a      	ldrh	r2, [r3, #0]
 8003512:	2316      	movs	r3, #22
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	3201      	adds	r2, #1
 8003518:	801a      	strh	r2, [r3, #0]
 800351a:	2316      	movs	r3, #22
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	4a12      	ldr	r2, [pc, #72]	; (800356c <display_temperature+0x194>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d9f2      	bls.n	800350c <display_temperature+0x134>
	for(int i = symbols_distribution.amout_of_symbols - 1; i >= 0; i--) {
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	3b01      	subs	r3, #1
 800352a:	61bb      	str	r3, [r7, #24]
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	2b00      	cmp	r3, #0
 8003530:	dace      	bge.n	80034d0 <display_temperature+0xf8>
	}

	switch(type_of_temp) {
 8003532:	1dfb      	adds	r3, r7, #7
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d002      	beq.n	8003540 <display_temperature+0x168>
 800353a:	2b01      	cmp	r3, #1
 800353c:	d006      	beq.n	800354c <display_temperature+0x174>
			break;
		case AIM_TEMP:
			previous_full_width_aim_temp = full_width;
			break;
	}
}
 800353e:	e00b      	b.n	8003558 <display_temperature+0x180>
			previous_full_width_curr_temp = full_width;
 8003540:	4b08      	ldr	r3, [pc, #32]	; (8003564 <display_temperature+0x18c>)
 8003542:	221f      	movs	r2, #31
 8003544:	18ba      	adds	r2, r7, r2
 8003546:	7812      	ldrb	r2, [r2, #0]
 8003548:	701a      	strb	r2, [r3, #0]
			break;
 800354a:	e005      	b.n	8003558 <display_temperature+0x180>
			previous_full_width_aim_temp = full_width;
 800354c:	4b06      	ldr	r3, [pc, #24]	; (8003568 <display_temperature+0x190>)
 800354e:	221f      	movs	r2, #31
 8003550:	18ba      	adds	r2, r7, r2
 8003552:	7812      	ldrb	r2, [r2, #0]
 8003554:	701a      	strb	r2, [r3, #0]
			break;
 8003556:	46c0      	nop			; (mov r8, r8)
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b008      	add	sp, #32
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000cc0 	.word	0x20000cc0
 8003564:	2000008c 	.word	0x2000008c
 8003568:	2000008d 	.word	0x2000008d
 800356c:	000003e7 	.word	0x000003e7

08003570 <Symbol_Distribution_clear>:

void Symbol_Distribution_clear () {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8003576:	1dfb      	adds	r3, r7, #7
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	e009      	b.n	8003592 <Symbol_Distribution_clear+0x22>
		symbols_distribution.char_output[i] = 0;
 800357e:	1dfb      	adds	r3, r7, #7
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	4a13      	ldr	r2, [pc, #76]	; (80035d0 <Symbol_Distribution_clear+0x60>)
 8003584:	2100      	movs	r1, #0
 8003586:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8003588:	1dfb      	adds	r3, r7, #7
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	1dfb      	adds	r3, r7, #7
 800358e:	3201      	adds	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b06      	cmp	r3, #6
 8003598:	d9f1      	bls.n	800357e <Symbol_Distribution_clear+0xe>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 800359a:	1dbb      	adds	r3, r7, #6
 800359c:	2200      	movs	r2, #0
 800359e:	701a      	strb	r2, [r3, #0]
 80035a0:	e00a      	b.n	80035b8 <Symbol_Distribution_clear+0x48>
		symbols_distribution.custom_width[i] = 0;
 80035a2:	1dbb      	adds	r3, r7, #6
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	4a0a      	ldr	r2, [pc, #40]	; (80035d0 <Symbol_Distribution_clear+0x60>)
 80035a8:	18d3      	adds	r3, r2, r3
 80035aa:	2200      	movs	r2, #0
 80035ac:	71da      	strb	r2, [r3, #7]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 80035ae:	1dbb      	adds	r3, r7, #6
 80035b0:	781a      	ldrb	r2, [r3, #0]
 80035b2:	1dbb      	adds	r3, r7, #6
 80035b4:	3201      	adds	r2, #1
 80035b6:	701a      	strb	r2, [r3, #0]
 80035b8:	1dbb      	adds	r3, r7, #6
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b06      	cmp	r3, #6
 80035be:	d9f0      	bls.n	80035a2 <Symbol_Distribution_clear+0x32>
	symbols_distribution.amout_of_symbols = 0;
 80035c0:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <Symbol_Distribution_clear+0x60>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	739a      	strb	r2, [r3, #14]
}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b002      	add	sp, #8
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	20000cc0 	.word	0x20000cc0

080035d4 <Parse_temperature>:

void Parse_temperature(double* temperature) {
 80035d4:	b590      	push	{r4, r7, lr}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	double temp = *temperature;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685c      	ldr	r4, [r3, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	617c      	str	r4, [r7, #20]
	//if temperature is 0xFF then aim temperature not got
	if(*temperature == 255){
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6818      	ldr	r0, [r3, #0]
 80035ea:	6859      	ldr	r1, [r3, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	4b75      	ldr	r3, [pc, #468]	; (80037c4 <Parse_temperature+0x1f0>)
 80035f0:	f7fc fe26 	bl	8000240 <__aeabi_dcmpeq>
 80035f4:	1e03      	subs	r3, r0, #0
 80035f6:	d008      	beq.n	800360a <Parse_temperature+0x36>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 80035f8:	212d      	movs	r1, #45	; 0x2d
 80035fa:	2016      	movs	r0, #22
 80035fc:	f000 f8ee 	bl	80037dc <Symbol_distribution_add_char>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 8003600:	212d      	movs	r1, #45	; 0x2d
 8003602:	2016      	movs	r0, #22
 8003604:	f000 f8ea 	bl	80037dc <Symbol_distribution_add_char>
		return;
 8003608:	e0d8      	b.n	80037bc <Parse_temperature+0x1e8>
	}
	//if temperature is negative then add minus to symbols array
	if(*temperature < 0)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	6859      	ldr	r1, [r3, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	2300      	movs	r3, #0
 8003614:	f7fc fe1a 	bl	800024c <__aeabi_dcmplt>
 8003618:	1e03      	subs	r3, r0, #0
 800361a:	d003      	beq.n	8003624 <Parse_temperature+0x50>
		Symbol_distribution_add_char(MINUS_WIDTH,'-');
 800361c:	212d      	movs	r1, #45	; 0x2d
 800361e:	2016      	movs	r0, #22
 8003620:	f000 f8dc 	bl	80037dc <Symbol_distribution_add_char>
	//find amount of hundred
	if(abs(*temperature) >= 100 )
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685c      	ldr	r4, [r3, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	0018      	movs	r0, r3
 800362c:	0021      	movs	r1, r4
 800362e:	f7ff f823 	bl	8002678 <__aeabi_d2iz>
 8003632:	0003      	movs	r3, r0
 8003634:	17da      	asrs	r2, r3, #31
 8003636:	189b      	adds	r3, r3, r2
 8003638:	4053      	eors	r3, r2
 800363a:	2b63      	cmp	r3, #99	; 0x63
 800363c:	dd03      	ble.n	8003646 <Parse_temperature+0x72>
		Symbol_distribution_add_char(DIGIT_WIDTH, '1');
 800363e:	2131      	movs	r1, #49	; 0x31
 8003640:	2020      	movs	r0, #32
 8003642:	f000 f8cb 	bl	80037dc <Symbol_distribution_add_char>
	//find amount of tens
	if(abs(*temperature) >= 10 ) {
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685c      	ldr	r4, [r3, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	0018      	movs	r0, r3
 800364e:	0021      	movs	r1, r4
 8003650:	f7ff f812 	bl	8002678 <__aeabi_d2iz>
 8003654:	0003      	movs	r3, r0
 8003656:	17da      	asrs	r2, r3, #31
 8003658:	189b      	adds	r3, r3, r2
 800365a:	4053      	eors	r3, r2
 800365c:	2b09      	cmp	r3, #9
 800365e:	dd23      	ble.n	80036a8 <Parse_temperature+0xd4>
		temp = fmod(*temperature / 10, 10.0);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	6859      	ldr	r1, [r3, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	4b57      	ldr	r3, [pc, #348]	; (80037c8 <Parse_temperature+0x1f4>)
 800366a:	f7fd fe1b 	bl	80012a4 <__aeabi_ddiv>
 800366e:	0003      	movs	r3, r0
 8003670:	000c      	movs	r4, r1
 8003672:	0018      	movs	r0, r3
 8003674:	0021      	movs	r1, r4
 8003676:	2300      	movs	r3, #0
 8003678:	4c53      	ldr	r4, [pc, #332]	; (80037c8 <Parse_temperature+0x1f4>)
 800367a:	001a      	movs	r2, r3
 800367c:	0023      	movs	r3, r4
 800367e:	f001 ff0b 	bl	8005498 <fmod>
 8003682:	0003      	movs	r3, r0
 8003684:	000c      	movs	r4, r1
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	617c      	str	r4, [r7, #20]
		Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 800368a:	6938      	ldr	r0, [r7, #16]
 800368c:	6979      	ldr	r1, [r7, #20]
 800368e:	f7fe fff3 	bl	8002678 <__aeabi_d2iz>
 8003692:	0003      	movs	r3, r0
 8003694:	17da      	asrs	r2, r3, #31
 8003696:	189b      	adds	r3, r3, r2
 8003698:	4053      	eors	r3, r2
 800369a:	b2db      	uxtb	r3, r3
 800369c:	3330      	adds	r3, #48	; 0x30
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	0019      	movs	r1, r3
 80036a2:	2020      	movs	r0, #32
 80036a4:	f000 f89a 	bl	80037dc <Symbol_distribution_add_char>
	}
	//find amount of units
	temp = fmod(*temperature,10.0);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	6859      	ldr	r1, [r3, #4]
 80036ae:	2300      	movs	r3, #0
 80036b0:	4c45      	ldr	r4, [pc, #276]	; (80037c8 <Parse_temperature+0x1f4>)
 80036b2:	001a      	movs	r2, r3
 80036b4:	0023      	movs	r3, r4
 80036b6:	f001 feef 	bl	8005498 <fmod>
 80036ba:	0003      	movs	r3, r0
 80036bc:	000c      	movs	r4, r1
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	617c      	str	r4, [r7, #20]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 80036c2:	6938      	ldr	r0, [r7, #16]
 80036c4:	6979      	ldr	r1, [r7, #20]
 80036c6:	f7fe ffd7 	bl	8002678 <__aeabi_d2iz>
 80036ca:	0003      	movs	r3, r0
 80036cc:	17da      	asrs	r2, r3, #31
 80036ce:	189b      	adds	r3, r3, r2
 80036d0:	4053      	eors	r3, r2
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	3330      	adds	r3, #48	; 0x30
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	0019      	movs	r1, r3
 80036da:	2020      	movs	r0, #32
 80036dc:	f000 f87e 	bl	80037dc <Symbol_distribution_add_char>
	//check on fractional part of digit
	temp = fmod(*temperature,1.0);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6818      	ldr	r0, [r3, #0]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	2300      	movs	r3, #0
 80036e8:	4c38      	ldr	r4, [pc, #224]	; (80037cc <Parse_temperature+0x1f8>)
 80036ea:	001a      	movs	r2, r3
 80036ec:	0023      	movs	r3, r4
 80036ee:	f001 fed3 	bl	8005498 <fmod>
 80036f2:	0003      	movs	r3, r0
 80036f4:	000c      	movs	r4, r1
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	617c      	str	r4, [r7, #20]
	if(temp == 0) {				   //if it absent then add celsium symbol and return
 80036fa:	2200      	movs	r2, #0
 80036fc:	2300      	movs	r3, #0
 80036fe:	6938      	ldr	r0, [r7, #16]
 8003700:	6979      	ldr	r1, [r7, #20]
 8003702:	f7fc fd9d 	bl	8000240 <__aeabi_dcmpeq>
 8003706:	1e03      	subs	r3, r0, #0
 8003708:	d004      	beq.n	8003714 <Parse_temperature+0x140>
		Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 800370a:	2140      	movs	r1, #64	; 0x40
 800370c:	2040      	movs	r0, #64	; 0x40
 800370e:	f000 f865 	bl	80037dc <Symbol_distribution_add_char>
		return;
 8003712:	e053      	b.n	80037bc <Parse_temperature+0x1e8>
	}

	//else display digit with 2 digit after dot
	Symbol_distribution_add_char(DOT_WIDTH, '.');
 8003714:	212e      	movs	r1, #46	; 0x2e
 8003716:	200a      	movs	r0, #10
 8003718:	f000 f860 	bl	80037dc <Symbol_distribution_add_char>

	double fractionalPart = fmod(*temperature, 1.0);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6818      	ldr	r0, [r3, #0]
 8003720:	6859      	ldr	r1, [r3, #4]
 8003722:	2300      	movs	r3, #0
 8003724:	4c29      	ldr	r4, [pc, #164]	; (80037cc <Parse_temperature+0x1f8>)
 8003726:	001a      	movs	r2, r3
 8003728:	0023      	movs	r3, r4
 800372a:	f001 feb5 	bl	8005498 <fmod>
 800372e:	0003      	movs	r3, r0
 8003730:	000c      	movs	r4, r1
 8003732:	60bb      	str	r3, [r7, #8]
 8003734:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 10.0;
 8003736:	2200      	movs	r2, #0
 8003738:	4b23      	ldr	r3, [pc, #140]	; (80037c8 <Parse_temperature+0x1f4>)
 800373a:	68b8      	ldr	r0, [r7, #8]
 800373c:	68f9      	ldr	r1, [r7, #12]
 800373e:	f7fe f9e5 	bl	8001b0c <__aeabi_dmul>
 8003742:	0003      	movs	r3, r0
 8003744:	000c      	movs	r4, r1
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 800374a:	68b8      	ldr	r0, [r7, #8]
 800374c:	68f9      	ldr	r1, [r7, #12]
 800374e:	f7fe ff93 	bl	8002678 <__aeabi_d2iz>
 8003752:	0003      	movs	r3, r0
 8003754:	17da      	asrs	r2, r3, #31
 8003756:	189b      	adds	r3, r3, r2
 8003758:	4053      	eors	r3, r2
 800375a:	b2db      	uxtb	r3, r3
 800375c:	3330      	adds	r3, #48	; 0x30
 800375e:	b2db      	uxtb	r3, r3
 8003760:	0019      	movs	r1, r3
 8003762:	2020      	movs	r0, #32
 8003764:	f000 f83a 	bl	80037dc <Symbol_distribution_add_char>

	fractionalPart = fmod(*temperature, 0.1);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	6859      	ldr	r1, [r3, #4]
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <Parse_temperature+0x1fc>)
 8003770:	4c18      	ldr	r4, [pc, #96]	; (80037d4 <Parse_temperature+0x200>)
 8003772:	001a      	movs	r2, r3
 8003774:	0023      	movs	r3, r4
 8003776:	f001 fe8f 	bl	8005498 <fmod>
 800377a:	0003      	movs	r3, r0
 800377c:	000c      	movs	r4, r1
 800377e:	60bb      	str	r3, [r7, #8]
 8003780:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 100.0;
 8003782:	2200      	movs	r2, #0
 8003784:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <Parse_temperature+0x204>)
 8003786:	68b8      	ldr	r0, [r7, #8]
 8003788:	68f9      	ldr	r1, [r7, #12]
 800378a:	f7fe f9bf 	bl	8001b0c <__aeabi_dmul>
 800378e:	0003      	movs	r3, r0
 8003790:	000c      	movs	r4, r1
 8003792:	60bb      	str	r3, [r7, #8]
 8003794:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 8003796:	68b8      	ldr	r0, [r7, #8]
 8003798:	68f9      	ldr	r1, [r7, #12]
 800379a:	f7fe ff6d 	bl	8002678 <__aeabi_d2iz>
 800379e:	0003      	movs	r3, r0
 80037a0:	17da      	asrs	r2, r3, #31
 80037a2:	189b      	adds	r3, r3, r2
 80037a4:	4053      	eors	r3, r2
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	3330      	adds	r3, #48	; 0x30
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	0019      	movs	r1, r3
 80037ae:	2020      	movs	r0, #32
 80037b0:	f000 f814 	bl	80037dc <Symbol_distribution_add_char>

	Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 80037b4:	2140      	movs	r1, #64	; 0x40
 80037b6:	2040      	movs	r0, #64	; 0x40
 80037b8:	f000 f810 	bl	80037dc <Symbol_distribution_add_char>
}
 80037bc:	46bd      	mov	sp, r7
 80037be:	b007      	add	sp, #28
 80037c0:	bd90      	pop	{r4, r7, pc}
 80037c2:	46c0      	nop			; (mov r8, r8)
 80037c4:	406fe000 	.word	0x406fe000
 80037c8:	40240000 	.word	0x40240000
 80037cc:	3ff00000 	.word	0x3ff00000
 80037d0:	9999999a 	.word	0x9999999a
 80037d4:	3fb99999 	.word	0x3fb99999
 80037d8:	40590000 	.word	0x40590000

080037dc <Symbol_distribution_add_char>:

void Symbol_distribution_add_char(uint8_t width, uint8_t symbol) {
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	0002      	movs	r2, r0
 80037e4:	1dfb      	adds	r3, r7, #7
 80037e6:	701a      	strb	r2, [r3, #0]
 80037e8:	1dbb      	adds	r3, r7, #6
 80037ea:	1c0a      	adds	r2, r1, #0
 80037ec:	701a      	strb	r2, [r3, #0]
	symbols_distribution.custom_width[symbols_distribution.amout_of_symbols] = width;
 80037ee:	4b0b      	ldr	r3, [pc, #44]	; (800381c <Symbol_distribution_add_char+0x40>)
 80037f0:	7b9b      	ldrb	r3, [r3, #14]
 80037f2:	001a      	movs	r2, r3
 80037f4:	4b09      	ldr	r3, [pc, #36]	; (800381c <Symbol_distribution_add_char+0x40>)
 80037f6:	189b      	adds	r3, r3, r2
 80037f8:	1dfa      	adds	r2, r7, #7
 80037fa:	7812      	ldrb	r2, [r2, #0]
 80037fc:	71da      	strb	r2, [r3, #7]
	symbols_distribution.char_output[symbols_distribution.amout_of_symbols++] = symbol;
 80037fe:	4b07      	ldr	r3, [pc, #28]	; (800381c <Symbol_distribution_add_char+0x40>)
 8003800:	7b9b      	ldrb	r3, [r3, #14]
 8003802:	1c5a      	adds	r2, r3, #1
 8003804:	b2d1      	uxtb	r1, r2
 8003806:	4a05      	ldr	r2, [pc, #20]	; (800381c <Symbol_distribution_add_char+0x40>)
 8003808:	7391      	strb	r1, [r2, #14]
 800380a:	0019      	movs	r1, r3
 800380c:	4b03      	ldr	r3, [pc, #12]	; (800381c <Symbol_distribution_add_char+0x40>)
 800380e:	1dba      	adds	r2, r7, #6
 8003810:	7812      	ldrb	r2, [r2, #0]
 8003812:	545a      	strb	r2, [r3, r1]
}
 8003814:	46c0      	nop			; (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	b002      	add	sp, #8
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20000cc0 	.word	0x20000cc0

08003820 <Choose_symbol_for_draw>:

void Choose_symbol_for_draw(uint8_t symbol, uint8_t start_row, uint8_t start_col) {
 8003820:	b590      	push	{r4, r7, lr}
 8003822:	b085      	sub	sp, #20
 8003824:	af02      	add	r7, sp, #8
 8003826:	0004      	movs	r4, r0
 8003828:	0008      	movs	r0, r1
 800382a:	0011      	movs	r1, r2
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	1c22      	adds	r2, r4, #0
 8003830:	701a      	strb	r2, [r3, #0]
 8003832:	1dbb      	adds	r3, r7, #6
 8003834:	1c02      	adds	r2, r0, #0
 8003836:	701a      	strb	r2, [r3, #0]
 8003838:	1d7b      	adds	r3, r7, #5
 800383a:	1c0a      	adds	r2, r1, #0
 800383c:	701a      	strb	r2, [r3, #0]
	//read symbol arr from FLASH and draw it
	switch(symbol) {
 800383e:	1dfb      	adds	r3, r7, #7
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	3b2d      	subs	r3, #45	; 0x2d
 8003844:	2b13      	cmp	r3, #19
 8003846:	d900      	bls.n	800384a <Choose_symbol_for_draw+0x2a>
 8003848:	e11c      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
 800384a:	009a      	lsls	r2, r3, #2
 800384c:	4b8f      	ldr	r3, [pc, #572]	; (8003a8c <Choose_symbol_for_draw+0x26c>)
 800384e:	18d3      	adds	r3, r2, r3
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	469f      	mov	pc, r3
	case '0':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003854:	2380      	movs	r3, #128	; 0x80
 8003856:	00da      	lsls	r2, r3, #3
 8003858:	4b8d      	ldr	r3, [pc, #564]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 800385a:	488e      	ldr	r0, [pc, #568]	; (8003a94 <Choose_symbol_for_draw+0x274>)
 800385c:	0019      	movs	r1, r3
 800385e:	f7ff f90b 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_0_POSITION,PAGE60_0_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8003862:	2380      	movs	r3, #128	; 0x80
 8003864:	0059      	lsls	r1, r3, #1
 8003866:	1d7b      	adds	r3, r7, #5
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	9301      	str	r3, [sp, #4]
 800386c:	1dbb      	adds	r3, r7, #6
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	2340      	movs	r3, #64	; 0x40
 8003874:	2220      	movs	r2, #32
 8003876:	2000      	movs	r0, #0
 8003878:	f000 f914 	bl	8003aa4 <TFT_draw_symbol>
		break;
 800387c:	e102      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '1':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 800387e:	2380      	movs	r3, #128	; 0x80
 8003880:	00da      	lsls	r2, r3, #3
 8003882:	4b83      	ldr	r3, [pc, #524]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003884:	4883      	ldr	r0, [pc, #524]	; (8003a94 <Choose_symbol_for_draw+0x274>)
 8003886:	0019      	movs	r1, r3
 8003888:	f7ff f8f6 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_1_POSITION,PAGE60_1_POSITION + SIZE_1_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 800388c:	2380      	movs	r3, #128	; 0x80
 800388e:	0099      	lsls	r1, r3, #2
 8003890:	2380      	movs	r3, #128	; 0x80
 8003892:	0058      	lsls	r0, r3, #1
 8003894:	1d7b      	adds	r3, r7, #5
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	9301      	str	r3, [sp, #4]
 800389a:	1dbb      	adds	r3, r7, #6
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2340      	movs	r3, #64	; 0x40
 80038a2:	2220      	movs	r2, #32
 80038a4:	f000 f8fe 	bl	8003aa4 <TFT_draw_symbol>
		break;
 80038a8:	e0ec      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '2':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80038aa:	2380      	movs	r3, #128	; 0x80
 80038ac:	00da      	lsls	r2, r3, #3
 80038ae:	4b78      	ldr	r3, [pc, #480]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 80038b0:	4878      	ldr	r0, [pc, #480]	; (8003a94 <Choose_symbol_for_draw+0x274>)
 80038b2:	0019      	movs	r1, r3
 80038b4:	f7ff f8e0 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_2_POSITION,PAGE60_2_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 80038b8:	23c0      	movs	r3, #192	; 0xc0
 80038ba:	0099      	lsls	r1, r3, #2
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	0098      	lsls	r0, r3, #2
 80038c0:	1d7b      	adds	r3, r7, #5
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	9301      	str	r3, [sp, #4]
 80038c6:	1dbb      	adds	r3, r7, #6
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	2340      	movs	r3, #64	; 0x40
 80038ce:	2220      	movs	r2, #32
 80038d0:	f000 f8e8 	bl	8003aa4 <TFT_draw_symbol>
			break;
 80038d4:	e0d6      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '3':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80038d6:	2380      	movs	r3, #128	; 0x80
 80038d8:	00da      	lsls	r2, r3, #3
 80038da:	4b6d      	ldr	r3, [pc, #436]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 80038dc:	486d      	ldr	r0, [pc, #436]	; (8003a94 <Choose_symbol_for_draw+0x274>)
 80038de:	0019      	movs	r1, r3
 80038e0:	f7ff f8ca 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_3_POSITION,PAGE60_3_POSITION + SIZE_3_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 80038e4:	2380      	movs	r3, #128	; 0x80
 80038e6:	00d9      	lsls	r1, r3, #3
 80038e8:	23c0      	movs	r3, #192	; 0xc0
 80038ea:	0098      	lsls	r0, r3, #2
 80038ec:	1d7b      	adds	r3, r7, #5
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	1dbb      	adds	r3, r7, #6
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	2340      	movs	r3, #64	; 0x40
 80038fa:	2220      	movs	r2, #32
 80038fc:	f000 f8d2 	bl	8003aa4 <TFT_draw_symbol>
			break;
 8003900:	e0c0      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '4':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	00da      	lsls	r2, r3, #3
 8003906:	4b62      	ldr	r3, [pc, #392]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003908:	4863      	ldr	r0, [pc, #396]	; (8003a98 <Choose_symbol_for_draw+0x278>)
 800390a:	0019      	movs	r1, r3
 800390c:	f7ff f8b4 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_4_POSITION,PAGE61_4_POSITION + SIZE_4_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8003910:	2380      	movs	r3, #128	; 0x80
 8003912:	0059      	lsls	r1, r3, #1
 8003914:	1d7b      	adds	r3, r7, #5
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	1dbb      	adds	r3, r7, #6
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	2340      	movs	r3, #64	; 0x40
 8003922:	2220      	movs	r2, #32
 8003924:	2000      	movs	r0, #0
 8003926:	f000 f8bd 	bl	8003aa4 <TFT_draw_symbol>
			break;
 800392a:	e0ab      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '5':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 800392c:	2380      	movs	r3, #128	; 0x80
 800392e:	00da      	lsls	r2, r3, #3
 8003930:	4b57      	ldr	r3, [pc, #348]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003932:	4859      	ldr	r0, [pc, #356]	; (8003a98 <Choose_symbol_for_draw+0x278>)
 8003934:	0019      	movs	r1, r3
 8003936:	f7ff f89f 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_5_POSITION,PAGE61_5_POSITION + SIZE_5_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 800393a:	2380      	movs	r3, #128	; 0x80
 800393c:	0099      	lsls	r1, r3, #2
 800393e:	2380      	movs	r3, #128	; 0x80
 8003940:	0058      	lsls	r0, r3, #1
 8003942:	1d7b      	adds	r3, r7, #5
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	1dbb      	adds	r3, r7, #6
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	2340      	movs	r3, #64	; 0x40
 8003950:	2220      	movs	r2, #32
 8003952:	f000 f8a7 	bl	8003aa4 <TFT_draw_symbol>
			break;
 8003956:	e095      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '6':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003958:	2380      	movs	r3, #128	; 0x80
 800395a:	00da      	lsls	r2, r3, #3
 800395c:	4b4c      	ldr	r3, [pc, #304]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 800395e:	484e      	ldr	r0, [pc, #312]	; (8003a98 <Choose_symbol_for_draw+0x278>)
 8003960:	0019      	movs	r1, r3
 8003962:	f7ff f889 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_6_POSITION,PAGE61_6_POSITION + SIZE_6_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8003966:	23c0      	movs	r3, #192	; 0xc0
 8003968:	0099      	lsls	r1, r3, #2
 800396a:	2380      	movs	r3, #128	; 0x80
 800396c:	0098      	lsls	r0, r3, #2
 800396e:	1d7b      	adds	r3, r7, #5
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	9301      	str	r3, [sp, #4]
 8003974:	1dbb      	adds	r3, r7, #6
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	2340      	movs	r3, #64	; 0x40
 800397c:	2220      	movs	r2, #32
 800397e:	f000 f891 	bl	8003aa4 <TFT_draw_symbol>
			break;
 8003982:	e07f      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '7':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003984:	2380      	movs	r3, #128	; 0x80
 8003986:	00da      	lsls	r2, r3, #3
 8003988:	4b41      	ldr	r3, [pc, #260]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 800398a:	4843      	ldr	r0, [pc, #268]	; (8003a98 <Choose_symbol_for_draw+0x278>)
 800398c:	0019      	movs	r1, r3
 800398e:	f7ff f873 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_7_POSITION,PAGE61_7_POSITION + SIZE_7_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8003992:	2380      	movs	r3, #128	; 0x80
 8003994:	00d9      	lsls	r1, r3, #3
 8003996:	23c0      	movs	r3, #192	; 0xc0
 8003998:	0098      	lsls	r0, r3, #2
 800399a:	1d7b      	adds	r3, r7, #5
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	9301      	str	r3, [sp, #4]
 80039a0:	1dbb      	adds	r3, r7, #6
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	2340      	movs	r3, #64	; 0x40
 80039a8:	2220      	movs	r2, #32
 80039aa:	f000 f87b 	bl	8003aa4 <TFT_draw_symbol>
			break;
 80039ae:	e069      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '8':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80039b0:	2380      	movs	r3, #128	; 0x80
 80039b2:	00da      	lsls	r2, r3, #3
 80039b4:	4b36      	ldr	r3, [pc, #216]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 80039b6:	4839      	ldr	r0, [pc, #228]	; (8003a9c <Choose_symbol_for_draw+0x27c>)
 80039b8:	0019      	movs	r1, r3
 80039ba:	f7ff f85d 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_8_POSITION,PAGE62_8_POSITION + SIZE_8_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 80039be:	2380      	movs	r3, #128	; 0x80
 80039c0:	0059      	lsls	r1, r3, #1
 80039c2:	1d7b      	adds	r3, r7, #5
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	9301      	str	r3, [sp, #4]
 80039c8:	1dbb      	adds	r3, r7, #6
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	2340      	movs	r3, #64	; 0x40
 80039d0:	2220      	movs	r2, #32
 80039d2:	2000      	movs	r0, #0
 80039d4:	f000 f866 	bl	8003aa4 <TFT_draw_symbol>
			break;
 80039d8:	e054      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '9':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80039da:	2380      	movs	r3, #128	; 0x80
 80039dc:	00da      	lsls	r2, r3, #3
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 80039e0:	482e      	ldr	r0, [pc, #184]	; (8003a9c <Choose_symbol_for_draw+0x27c>)
 80039e2:	0019      	movs	r1, r3
 80039e4:	f7ff f848 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_9_POSITION,PAGE62_9_POSITION + SIZE_9_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	0099      	lsls	r1, r3, #2
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	0058      	lsls	r0, r3, #1
 80039f0:	1d7b      	adds	r3, r7, #5
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	9301      	str	r3, [sp, #4]
 80039f6:	1dbb      	adds	r3, r7, #6
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	9300      	str	r3, [sp, #0]
 80039fc:	2340      	movs	r3, #64	; 0x40
 80039fe:	2220      	movs	r2, #32
 8003a00:	f000 f850 	bl	8003aa4 <TFT_draw_symbol>
			break;
 8003a04:	e03e      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '@':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003a06:	2380      	movs	r3, #128	; 0x80
 8003a08:	00da      	lsls	r2, r3, #3
 8003a0a:	4b21      	ldr	r3, [pc, #132]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003a0c:	4823      	ldr	r0, [pc, #140]	; (8003a9c <Choose_symbol_for_draw+0x27c>)
 8003a0e:	0019      	movs	r1, r3
 8003a10:	f7ff f832 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_CELSIUM_POSITION,PAGE62_CELSIUM_POSITION + CELSIUM_SIZE_BYTE, CELSIUM_WIDTH, CELSIUM_HEIGHT, start_row, start_col);
 8003a14:	2380      	movs	r3, #128	; 0x80
 8003a16:	00d9      	lsls	r1, r3, #3
 8003a18:	2380      	movs	r3, #128	; 0x80
 8003a1a:	0098      	lsls	r0, r3, #2
 8003a1c:	1d7b      	adds	r3, r7, #5
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	1dbb      	adds	r3, r7, #6
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2340      	movs	r3, #64	; 0x40
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	f000 f83a 	bl	8003aa4 <TFT_draw_symbol>
			break;
 8003a30:	e028      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '.':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003a32:	2380      	movs	r3, #128	; 0x80
 8003a34:	00da      	lsls	r2, r3, #3
 8003a36:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003a38:	4819      	ldr	r0, [pc, #100]	; (8003aa0 <Choose_symbol_for_draw+0x280>)
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	f7ff f81c 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_DOT_POSITION,PAGE63_DOT_POSITION + DOT_SIZE_BYTE, DOT_WIDTH, DOT_HEIGHT, start_row, start_col);
 8003a40:	1d7b      	adds	r3, r7, #5
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	9301      	str	r3, [sp, #4]
 8003a46:	1dbb      	adds	r3, r7, #6
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	2340      	movs	r3, #64	; 0x40
 8003a4e:	220a      	movs	r2, #10
 8003a50:	2150      	movs	r1, #80	; 0x50
 8003a52:	2000      	movs	r0, #0
 8003a54:	f000 f826 	bl	8003aa4 <TFT_draw_symbol>
				break;
 8003a58:	e014      	b.n	8003a84 <Choose_symbol_for_draw+0x264>
	case '-':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8003a5a:	2380      	movs	r3, #128	; 0x80
 8003a5c:	00da      	lsls	r2, r3, #3
 8003a5e:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <Choose_symbol_for_draw+0x270>)
 8003a60:	480f      	ldr	r0, [pc, #60]	; (8003aa0 <Choose_symbol_for_draw+0x280>)
 8003a62:	0019      	movs	r1, r3
 8003a64:	f7ff f808 	bl	8002a78 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_MINUS_POSITION,PAGE63_MINUS_POSITION + MINUSE_SIZE_BYTE, MINUS_WIDTH, MINUS_HEIGHT, start_row, start_col);
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	0059      	lsls	r1, r3, #1
 8003a6c:	1d7b      	adds	r3, r7, #5
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	1dbb      	adds	r3, r7, #6
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	2340      	movs	r3, #64	; 0x40
 8003a7a:	2216      	movs	r2, #22
 8003a7c:	2050      	movs	r0, #80	; 0x50
 8003a7e:	f000 f811 	bl	8003aa4 <TFT_draw_symbol>
				break;
 8003a82:	46c0      	nop			; (mov r8, r8)
	}
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b003      	add	sp, #12
 8003a8a:	bd90      	pop	{r4, r7, pc}
 8003a8c:	08005d30 	.word	0x08005d30
 8003a90:	200000c0 	.word	0x200000c0
 8003a94:	0800f000 	.word	0x0800f000
 8003a98:	0800f400 	.word	0x0800f400
 8003a9c:	0800f800 	.word	0x0800f800
 8003aa0:	0800fc00 	.word	0x0800fc00

08003aa4 <TFT_draw_symbol>:

void TFT_draw_symbol(uint16_t start_position_in_arr, uint16_t end_position_in_arr, uint8_t symbol_width, uint8_t symbol_height, uint8_t start_row, uint8_t start_col) {
 8003aa4:	b5b0      	push	{r4, r5, r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	0005      	movs	r5, r0
 8003aac:	000c      	movs	r4, r1
 8003aae:	0010      	movs	r0, r2
 8003ab0:	0019      	movs	r1, r3
 8003ab2:	1dbb      	adds	r3, r7, #6
 8003ab4:	1c2a      	adds	r2, r5, #0
 8003ab6:	801a      	strh	r2, [r3, #0]
 8003ab8:	1d3b      	adds	r3, r7, #4
 8003aba:	1c22      	adds	r2, r4, #0
 8003abc:	801a      	strh	r2, [r3, #0]
 8003abe:	1cfb      	adds	r3, r7, #3
 8003ac0:	1c02      	adds	r2, r0, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
 8003ac4:	1cbb      	adds	r3, r7, #2
 8003ac6:	1c0a      	adds	r2, r1, #0
 8003ac8:	701a      	strb	r2, [r3, #0]
	//split color mat on block, because 64*64 symbol need 4096*2 byte, but RAM just 8kb, so to reduce size of color_mat there are parcels
	uint16_t parcel = (end_position_in_arr - start_position_in_arr) / AMOUNT_OF_PARCEL;
 8003aca:	1d3b      	adds	r3, r7, #4
 8003acc:	881a      	ldrh	r2, [r3, #0]
 8003ace:	1dbb      	adds	r3, r7, #6
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	d500      	bpl.n	8003ad8 <TFT_draw_symbol+0x34>
 8003ad6:	3303      	adds	r3, #3
 8003ad8:	109b      	asrs	r3, r3, #2
 8003ada:	001a      	movs	r2, r3
 8003adc:	2308      	movs	r3, #8
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	801a      	strh	r2, [r3, #0]
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8003ae2:	230f      	movs	r3, #15
 8003ae4:	18fb      	adds	r3, r7, r3
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	e0cc      	b.n	8003c86 <TFT_draw_symbol+0x1e2>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8003aec:	230f      	movs	r3, #15
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2208      	movs	r2, #8
 8003af6:	18ba      	adds	r2, r7, r2
 8003af8:	8812      	ldrh	r2, [r2, #0]
 8003afa:	4353      	muls	r3, r2
 8003afc:	b299      	uxth	r1, r3
 8003afe:	230c      	movs	r3, #12
 8003b00:	18fb      	adds	r3, r7, r3
 8003b02:	1dba      	adds	r2, r7, #6
 8003b04:	8812      	ldrh	r2, [r2, #0]
 8003b06:	188a      	adds	r2, r1, r2
 8003b08:	801a      	strh	r2, [r3, #0]
 8003b0a:	e055      	b.n	8003bb8 <TFT_draw_symbol+0x114>
			for(uint16_t j = 0; j < 8; j++) {
 8003b0c:	230a      	movs	r3, #10
 8003b0e:	18fb      	adds	r3, r7, r3
 8003b10:	2200      	movs	r2, #0
 8003b12:	801a      	strh	r2, [r3, #0]
 8003b14:	e044      	b.n	8003ba0 <TFT_draw_symbol+0xfc>
				//take the bit from byte and, depending on 0 or 1 it is, write color in color_mat
				if((mat_for_symbol[i] << j) & 0x80) {
 8003b16:	230c      	movs	r3, #12
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	881b      	ldrh	r3, [r3, #0]
 8003b1c:	4a5f      	ldr	r2, [pc, #380]	; (8003c9c <TFT_draw_symbol+0x1f8>)
 8003b1e:	5cd3      	ldrb	r3, [r2, r3]
 8003b20:	001a      	movs	r2, r3
 8003b22:	230a      	movs	r3, #10
 8003b24:	18fb      	adds	r3, r7, r3
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	0013      	movs	r3, r2
 8003b2c:	2280      	movs	r2, #128	; 0x80
 8003b2e:	4013      	ands	r3, r2
 8003b30:	d017      	beq.n	8003b62 <TFT_draw_symbol+0xbe>
					color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0x0000;
 8003b32:	230c      	movs	r3, #12
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	881a      	ldrh	r2, [r3, #0]
 8003b38:	1dbb      	adds	r3, r7, #6
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	1ad2      	subs	r2, r2, r3
 8003b3e:	230f      	movs	r3, #15
 8003b40:	18fb      	adds	r3, r7, r3
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2108      	movs	r1, #8
 8003b46:	1879      	adds	r1, r7, r1
 8003b48:	8809      	ldrh	r1, [r1, #0]
 8003b4a:	434b      	muls	r3, r1
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	00da      	lsls	r2, r3, #3
 8003b50:	230a      	movs	r3, #10
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	881b      	ldrh	r3, [r3, #0]
 8003b56:	18d2      	adds	r2, r2, r3
 8003b58:	4b51      	ldr	r3, [pc, #324]	; (8003ca0 <TFT_draw_symbol+0x1fc>)
 8003b5a:	0052      	lsls	r2, r2, #1
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	52d1      	strh	r1, [r2, r3]
					continue;
 8003b60:	e017      	b.n	8003b92 <TFT_draw_symbol+0xee>
				}
				color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0xFFFF;
 8003b62:	230c      	movs	r3, #12
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	881a      	ldrh	r2, [r3, #0]
 8003b68:	1dbb      	adds	r3, r7, #6
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	1ad2      	subs	r2, r2, r3
 8003b6e:	230f      	movs	r3, #15
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	2108      	movs	r1, #8
 8003b76:	1879      	adds	r1, r7, r1
 8003b78:	8809      	ldrh	r1, [r1, #0]
 8003b7a:	434b      	muls	r3, r1
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	00da      	lsls	r2, r3, #3
 8003b80:	230a      	movs	r3, #10
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	881b      	ldrh	r3, [r3, #0]
 8003b86:	18d2      	adds	r2, r2, r3
 8003b88:	4b45      	ldr	r3, [pc, #276]	; (8003ca0 <TFT_draw_symbol+0x1fc>)
 8003b8a:	0052      	lsls	r2, r2, #1
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4249      	negs	r1, r1
 8003b90:	52d1      	strh	r1, [r2, r3]
			for(uint16_t j = 0; j < 8; j++) {
 8003b92:	230a      	movs	r3, #10
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	881a      	ldrh	r2, [r3, #0]
 8003b98:	230a      	movs	r3, #10
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	3201      	adds	r2, #1
 8003b9e:	801a      	strh	r2, [r3, #0]
 8003ba0:	230a      	movs	r3, #10
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	2b07      	cmp	r3, #7
 8003ba8:	d9b5      	bls.n	8003b16 <TFT_draw_symbol+0x72>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8003baa:	230c      	movs	r3, #12
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	881a      	ldrh	r2, [r3, #0]
 8003bb0:	230c      	movs	r3, #12
 8003bb2:	18fb      	adds	r3, r7, r3
 8003bb4:	3201      	adds	r2, #1
 8003bb6:	801a      	strh	r2, [r3, #0]
 8003bb8:	230c      	movs	r3, #12
 8003bba:	18fb      	adds	r3, r7, r3
 8003bbc:	881a      	ldrh	r2, [r3, #0]
 8003bbe:	1dbb      	adds	r3, r7, #6
 8003bc0:	8819      	ldrh	r1, [r3, #0]
 8003bc2:	2308      	movs	r3, #8
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	18c9      	adds	r1, r1, r3
 8003bca:	230f      	movs	r3, #15
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2008      	movs	r0, #8
 8003bd2:	1838      	adds	r0, r7, r0
 8003bd4:	8800      	ldrh	r0, [r0, #0]
 8003bd6:	4343      	muls	r3, r0
 8003bd8:	18cb      	adds	r3, r1, r3
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	db96      	blt.n	8003b0c <TFT_draw_symbol+0x68>
			}
		}
		TFT_set_region(0x00, start_row + symbol_height / AMOUNT_OF_PARCEL * parcel_iter, start_row + symbol_height / AMOUNT_OF_PARCEL + symbol_height / AMOUNT_OF_PARCEL * parcel_iter - 1, start_col, start_col + symbol_width - 1);
 8003bde:	2320      	movs	r3, #32
 8003be0:	18fb      	adds	r3, r7, r3
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	1cbb      	adds	r3, r7, #2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	089b      	lsrs	r3, r3, #2
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	210f      	movs	r1, #15
 8003bf2:	1879      	adds	r1, r7, r1
 8003bf4:	7809      	ldrb	r1, [r1, #0]
 8003bf6:	b289      	uxth	r1, r1
 8003bf8:	434b      	muls	r3, r1
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	18d3      	adds	r3, r2, r3
 8003bfe:	b298      	uxth	r0, r3
 8003c00:	2320      	movs	r3, #32
 8003c02:	18fb      	adds	r3, r7, r3
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	1cbb      	adds	r3, r7, #2
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	089b      	lsrs	r3, r3, #2
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	18d3      	adds	r3, r2, r3
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	1cbb      	adds	r3, r7, #2
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	210f      	movs	r1, #15
 8003c22:	1879      	adds	r1, r7, r1
 8003c24:	7809      	ldrb	r1, [r1, #0]
 8003c26:	b289      	uxth	r1, r1
 8003c28:	434b      	muls	r3, r1
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	18d3      	adds	r3, r2, r3
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b299      	uxth	r1, r3
 8003c34:	2324      	movs	r3, #36	; 0x24
 8003c36:	18fb      	adds	r3, r7, r3
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	b29c      	uxth	r4, r3
 8003c3c:	2324      	movs	r3, #36	; 0x24
 8003c3e:	18fb      	adds	r3, r7, r3
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	1cfb      	adds	r3, r7, #3
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	18d3      	adds	r3, r2, r3
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	0023      	movs	r3, r4
 8003c56:	000a      	movs	r2, r1
 8003c58:	0001      	movs	r1, r0
 8003c5a:	2000      	movs	r0, #0
 8003c5c:	f000 f992 	bl	8003f84 <TFT_set_region>
		Set_DC_data();
 8003c60:	f000 f8dd 	bl	8003e1e <Set_DC_data>
		SPI1_SendDataDMA(&color_mat[0], parcel*8);
 8003c64:	2308      	movs	r3, #8
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	881b      	ldrh	r3, [r3, #0]
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <TFT_draw_symbol+0x1fc>)
 8003c70:	0011      	movs	r1, r2
 8003c72:	0018      	movs	r0, r3
 8003c74:	f7ff fb2c 	bl	80032d0 <SPI1_SendDataDMA>
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8003c78:	230f      	movs	r3, #15
 8003c7a:	18fb      	adds	r3, r7, r3
 8003c7c:	781a      	ldrb	r2, [r3, #0]
 8003c7e:	230f      	movs	r3, #15
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	3201      	adds	r2, #1
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	230f      	movs	r3, #15
 8003c88:	18fb      	adds	r3, r7, r3
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d800      	bhi.n	8003c92 <TFT_draw_symbol+0x1ee>
 8003c90:	e72c      	b.n	8003aec <TFT_draw_symbol+0x48>
	}
}
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b004      	add	sp, #16
 8003c98:	bdb0      	pop	{r4, r5, r7, pc}
 8003c9a:	46c0      	nop			; (mov r8, r8)
 8003c9c:	200000c0 	.word	0x200000c0
 8003ca0:	200004c0 	.word	0x200004c0

08003ca4 <TFT_reset_temperature>:

void TFT_reset_temperature() {
 8003ca4:	b5b0      	push	{r4, r5, r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
	temperatures.curr_temperature = temperatures.aim_temperature = RESET_TEMPERATURE;
 8003ca8:	4b0f      	ldr	r3, [pc, #60]	; (8003ce8 <TFT_reset_temperature+0x44>)
 8003caa:	22ff      	movs	r2, #255	; 0xff
 8003cac:	609a      	str	r2, [r3, #8]
 8003cae:	4a0e      	ldr	r2, [pc, #56]	; (8003ce8 <TFT_reset_temperature+0x44>)
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	4c0e      	ldr	r4, [pc, #56]	; (8003cec <TFT_reset_temperature+0x48>)
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	6054      	str	r4, [r2, #4]
	display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ce8 <TFT_reset_temperature+0x44>)
 8003cba:	685c      	ldr	r4, [r3, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	0021      	movs	r1, r4
 8003cc4:	f7ff fb88 	bl	80033d8 <display_temperature>
	display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8003cc8:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <TFT_reset_temperature+0x44>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f7fe fd07 	bl	80026e0 <__aeabi_i2d>
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	000c      	movs	r4, r1
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	0018      	movs	r0, r3
 8003cda:	0021      	movs	r1, r4
 8003cdc:	f7ff fb7c 	bl	80033d8 <display_temperature>
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	200000b0 	.word	0x200000b0
 8003cec:	406fe000 	.word	0x406fe000

08003cf0 <TFT_init>:
 */


#include <TFT_through_SPI.h>

void TFT_init() {
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
  init_GPIO_for_SPI();
 8003cf6:	f7ff f9b7 	bl	8003068 <init_GPIO_for_SPI>
  SPI1_Master_init(8);
 8003cfa:	2008      	movs	r0, #8
 8003cfc:	f7ff f9e0 	bl	80030c0 <SPI1_Master_init>
  TFT_reset();
 8003d00:	f000 f81e 	bl	8003d40 <TFT_reset>
  for (int i = 0; i < 150000; i++);
 8003d04:	2300      	movs	r3, #0
 8003d06:	607b      	str	r3, [r7, #4]
 8003d08:	e002      	b.n	8003d10 <TFT_init+0x20>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	607b      	str	r3, [r7, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <TFT_init+0x4c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	ddf8      	ble.n	8003d0a <TFT_init+0x1a>

  TFT_cmd_sleep_out();
 8003d18:	f000 f820 	bl	8003d5c <TFT_cmd_sleep_out>
  TFT_display_normal_mode();
 8003d1c:	f000 f83c 	bl	8003d98 <TFT_display_normal_mode>
  TFT_display_on();
 8003d20:	f000 f84b 	bl	8003dba <TFT_display_on>
  TFT_pixel_format();
 8003d24:	f000 f853 	bl	8003dce <TFT_pixel_format>
  TFT_clearAllDisplay(0x00, 0x00, 0x00);
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	f000 f88f 	bl	8003e50 <TFT_clearAllDisplay>
}
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	46bd      	mov	sp, r7
 8003d36:	b002      	add	sp, #8
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	000249ef 	.word	0x000249ef

08003d40 <TFT_reset>:

void TFT_reset() {
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_RST);
 8003d44:	2390      	movs	r3, #144	; 0x90
 8003d46:	05db      	lsls	r3, r3, #23
 8003d48:	2290      	movs	r2, #144	; 0x90
 8003d4a:	05d2      	lsls	r2, r2, #23
 8003d4c:	6952      	ldr	r2, [r2, #20]
 8003d4e:	2108      	movs	r1, #8
 8003d50:	430a      	orrs	r2, r1
 8003d52:	615a      	str	r2, [r3, #20]
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
	...

08003d5c <TFT_cmd_sleep_out>:

void TFT_cmd_sleep_out() {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
	uint8_t data = 0x11;
 8003d62:	1cfb      	adds	r3, r7, #3
 8003d64:	2211      	movs	r2, #17
 8003d66:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 8003d68:	1cfb      	adds	r3, r7, #3
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2100      	movs	r1, #0
 8003d70:	0018      	movs	r0, r3
 8003d72:	f000 f995 	bl	80040a0 <TFT_send_cmd>
	for (int i = 0; i < 100000; i++);
 8003d76:	2300      	movs	r3, #0
 8003d78:	607b      	str	r3, [r7, #4]
 8003d7a:	e002      	b.n	8003d82 <TFT_cmd_sleep_out+0x26>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	607b      	str	r3, [r7, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a03      	ldr	r2, [pc, #12]	; (8003d94 <TFT_cmd_sleep_out+0x38>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	ddf8      	ble.n	8003d7c <TFT_cmd_sleep_out+0x20>
}
 8003d8a:	46c0      	nop			; (mov r8, r8)
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b002      	add	sp, #8
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	0001869f 	.word	0x0001869f

08003d98 <TFT_display_normal_mode>:

void TFT_display_normal_mode() {
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
	uint8_t data = 0x13;
 8003d9e:	1dfb      	adds	r3, r7, #7
 8003da0:	2213      	movs	r2, #19
 8003da2:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 8003da4:	1dfb      	adds	r3, r7, #7
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	2200      	movs	r2, #0
 8003daa:	2100      	movs	r1, #0
 8003dac:	0018      	movs	r0, r3
 8003dae:	f000 f977 	bl	80040a0 <TFT_send_cmd>
}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b002      	add	sp, #8
 8003db8:	bd80      	pop	{r7, pc}

08003dba <TFT_display_on>:

void TFT_display_on() {
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	af00      	add	r7, sp, #0
	TFT_send_cmd(0x29, 0, 0);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	2029      	movs	r0, #41	; 0x29
 8003dc4:	f000 f96c 	bl	80040a0 <TFT_send_cmd>
}
 8003dc8:	46c0      	nop			; (mov r8, r8)
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <TFT_pixel_format>:

void TFT_pixel_format() {
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
	uint8_t data = 0x55;	//pixel forma is 565 bit
 8003dd4:	1dfb      	adds	r3, r7, #7
 8003dd6:	2255      	movs	r2, #85	; 0x55
 8003dd8:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(0x3A, &data, 1);
 8003dda:	1dfb      	adds	r3, r7, #7
 8003ddc:	2201      	movs	r2, #1
 8003dde:	0019      	movs	r1, r3
 8003de0:	203a      	movs	r0, #58	; 0x3a
 8003de2:	f000 f95d 	bl	80040a0 <TFT_send_cmd>
}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b002      	add	sp, #8
 8003dec:	bd80      	pop	{r7, pc}

08003dee <Set_DC_cmd>:

void DC_clear() {
	PORT_SPI->ODR &= ~(1 << PIN_DC);
}

void Set_DC_cmd() {
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_DC);
 8003df4:	2390      	movs	r3, #144	; 0x90
 8003df6:	05db      	lsls	r3, r3, #23
 8003df8:	2290      	movs	r2, #144	; 0x90
 8003dfa:	05d2      	lsls	r2, r2, #23
 8003dfc:	6952      	ldr	r2, [r2, #20]
 8003dfe:	2140      	movs	r1, #64	; 0x40
 8003e00:	438a      	bics	r2, r1
 8003e02:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 8003e04:	2300      	movs	r3, #0
 8003e06:	607b      	str	r3, [r7, #4]
 8003e08:	e002      	b.n	8003e10 <Set_DC_cmd+0x22>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	607b      	str	r3, [r7, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b09      	cmp	r3, #9
 8003e14:	ddf9      	ble.n	8003e0a <Set_DC_cmd+0x1c>
}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b002      	add	sp, #8
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <Set_DC_data>:

void Set_DC_data() {
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_DC);
 8003e24:	2390      	movs	r3, #144	; 0x90
 8003e26:	05db      	lsls	r3, r3, #23
 8003e28:	2290      	movs	r2, #144	; 0x90
 8003e2a:	05d2      	lsls	r2, r2, #23
 8003e2c:	6952      	ldr	r2, [r2, #20]
 8003e2e:	2140      	movs	r1, #64	; 0x40
 8003e30:	430a      	orrs	r2, r1
 8003e32:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 8003e34:	2300      	movs	r3, #0
 8003e36:	607b      	str	r3, [r7, #4]
 8003e38:	e002      	b.n	8003e40 <Set_DC_data+0x22>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	607b      	str	r3, [r7, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b09      	cmp	r3, #9
 8003e44:	ddf9      	ble.n	8003e3a <Set_DC_data+0x1c>
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b002      	add	sp, #8
 8003e4c:	bd80      	pop	{r7, pc}
	...

08003e50 <TFT_clearAllDisplay>:

static uint16_t count_pixels;
void TFT_clearAllDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 8003e50:	b590      	push	{r4, r7, lr}
 8003e52:	b089      	sub	sp, #36	; 0x24
 8003e54:	af02      	add	r7, sp, #8
 8003e56:	0004      	movs	r4, r0
 8003e58:	0008      	movs	r0, r1
 8003e5a:	0011      	movs	r1, r2
 8003e5c:	1dfb      	adds	r3, r7, #7
 8003e5e:	1c22      	adds	r2, r4, #0
 8003e60:	701a      	strb	r2, [r3, #0]
 8003e62:	1dbb      	adds	r3, r7, #6
 8003e64:	1c02      	adds	r2, r0, #0
 8003e66:	701a      	strb	r2, [r3, #0]
 8003e68:	1d7b      	adds	r3, r7, #5
 8003e6a:	1c0a      	adds	r2, r1, #0
 8003e6c:	701a      	strb	r2, [r3, #0]
	uint16_t row_start = 0;
 8003e6e:	2316      	movs	r3, #22
 8003e70:	18fb      	adds	r3, r7, r3
 8003e72:	2200      	movs	r2, #0
 8003e74:	801a      	strh	r2, [r3, #0]
	uint16_t row_end = 0x10;
 8003e76:	2314      	movs	r3, #20
 8003e78:	18fb      	adds	r3, r7, r3
 8003e7a:	2210      	movs	r2, #16
 8003e7c:	801a      	strh	r2, [r3, #0]

	for (;;) {
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8003e7e:	2314      	movs	r3, #20
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	881a      	ldrh	r2, [r3, #0]
 8003e84:	2316      	movs	r3, #22
 8003e86:	18fb      	adds	r3, r7, r3
 8003e88:	8819      	ldrh	r1, [r3, #0]
 8003e8a:	23f0      	movs	r3, #240	; 0xf0
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	2000      	movs	r0, #0
 8003e92:	f000 f877 	bl	8003f84 <TFT_set_region>
		TFT_colorise(red, green, blue);
 8003e96:	1d7b      	adds	r3, r7, #5
 8003e98:	781a      	ldrb	r2, [r3, #0]
 8003e9a:	1dbb      	adds	r3, r7, #6
 8003e9c:	7819      	ldrb	r1, [r3, #0]
 8003e9e:	1dfb      	adds	r3, r7, #7
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f000 f8b2 	bl	800400c <TFT_colorise>
		row_start += 0x10;
 8003ea8:	2316      	movs	r3, #22
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	2216      	movs	r2, #22
 8003eae:	18ba      	adds	r2, r7, r2
 8003eb0:	8812      	ldrh	r2, [r2, #0]
 8003eb2:	3210      	adds	r2, #16
 8003eb4:	801a      	strh	r2, [r3, #0]
		row_end += 0x10;
 8003eb6:	2314      	movs	r3, #20
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2214      	movs	r2, #20
 8003ebc:	18ba      	adds	r2, r7, r2
 8003ebe:	8812      	ldrh	r2, [r2, #0]
 8003ec0:	3210      	adds	r2, #16
 8003ec2:	801a      	strh	r2, [r3, #0]

		if (row_start > 320)
 8003ec4:	2316      	movs	r3, #22
 8003ec6:	18fb      	adds	r3, r7, r3
 8003ec8:	881a      	ldrh	r2, [r3, #0]
 8003eca:	23a0      	movs	r3, #160	; 0xa0
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d80a      	bhi.n	8003ee8 <TFT_clearAllDisplay+0x98>
			break;

		for (int i = 0; i < 20000; i++);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	613b      	str	r3, [r7, #16]
 8003ed6:	e002      	b.n	8003ede <TFT_clearAllDisplay+0x8e>
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	3301      	adds	r3, #1
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	4a09      	ldr	r2, [pc, #36]	; (8003f08 <TFT_clearAllDisplay+0xb8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	ddf8      	ble.n	8003ed8 <TFT_clearAllDisplay+0x88>
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8003ee6:	e7ca      	b.n	8003e7e <TFT_clearAllDisplay+0x2e>
			break;
 8003ee8:	46c0      	nop			; (mov r8, r8)
	}

	  for(int i = 0; i < 80000; i++);
 8003eea:	2300      	movs	r3, #0
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	e002      	b.n	8003ef6 <TFT_clearAllDisplay+0xa6>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4a04      	ldr	r2, [pc, #16]	; (8003f0c <TFT_clearAllDisplay+0xbc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	ddf8      	ble.n	8003ef0 <TFT_clearAllDisplay+0xa0>
}
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	46bd      	mov	sp, r7
 8003f02:	b007      	add	sp, #28
 8003f04:	bd90      	pop	{r4, r7, pc}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	00004e1f 	.word	0x00004e1f
 8003f0c:	0001387f 	.word	0x0001387f

08003f10 <TFT_clearPartDisplay>:

void TFT_clearPartDisplay(uint8_t red, uint8_t green, uint8_t blue, uint8_t row_start, uint8_t row_end) {
 8003f10:	b5b0      	push	{r4, r5, r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	0005      	movs	r5, r0
 8003f18:	000c      	movs	r4, r1
 8003f1a:	0010      	movs	r0, r2
 8003f1c:	0019      	movs	r1, r3
 8003f1e:	1dfb      	adds	r3, r7, #7
 8003f20:	1c2a      	adds	r2, r5, #0
 8003f22:	701a      	strb	r2, [r3, #0]
 8003f24:	1dbb      	adds	r3, r7, #6
 8003f26:	1c22      	adds	r2, r4, #0
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	1d7b      	adds	r3, r7, #5
 8003f2c:	1c02      	adds	r2, r0, #0
 8003f2e:	701a      	strb	r2, [r3, #0]
 8003f30:	1d3b      	adds	r3, r7, #4
 8003f32:	1c0a      	adds	r2, r1, #0
 8003f34:	701a      	strb	r2, [r3, #0]
	TFT_set_region(0x00, row_start, row_end, 0, 240);
 8003f36:	1d3b      	adds	r3, r7, #4
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	b299      	uxth	r1, r3
 8003f3c:	2320      	movs	r3, #32
 8003f3e:	18fb      	adds	r3, r7, r3
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	23f0      	movs	r3, #240	; 0xf0
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	2300      	movs	r3, #0
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f000 f81a 	bl	8003f84 <TFT_set_region>
	TFT_colorise(red, green, blue);
 8003f50:	1d7b      	adds	r3, r7, #5
 8003f52:	781a      	ldrb	r2, [r3, #0]
 8003f54:	1dbb      	adds	r3, r7, #6
 8003f56:	7819      	ldrb	r1, [r3, #0]
 8003f58:	1dfb      	adds	r3, r7, #7
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	f000 f855 	bl	800400c <TFT_colorise>
	for(int i = 0; i < 40000; i++);
 8003f62:	2300      	movs	r3, #0
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	e002      	b.n	8003f6e <TFT_clearPartDisplay+0x5e>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4a03      	ldr	r2, [pc, #12]	; (8003f80 <TFT_clearPartDisplay+0x70>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	ddf8      	ble.n	8003f68 <TFT_clearPartDisplay+0x58>
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b004      	add	sp, #16
 8003f7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	00009c3f 	.word	0x00009c3f

08003f84 <TFT_set_region>:


void TFT_set_region(uint8_t data, uint16_t row_start, uint16_t row_end, uint16_t col_start, uint16_t col_end) {
 8003f84:	b5b0      	push	{r4, r5, r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	0005      	movs	r5, r0
 8003f8c:	000c      	movs	r4, r1
 8003f8e:	0010      	movs	r0, r2
 8003f90:	0019      	movs	r1, r3
 8003f92:	1dfb      	adds	r3, r7, #7
 8003f94:	1c2a      	adds	r2, r5, #0
 8003f96:	701a      	strb	r2, [r3, #0]
 8003f98:	1d3b      	adds	r3, r7, #4
 8003f9a:	1c22      	adds	r2, r4, #0
 8003f9c:	801a      	strh	r2, [r3, #0]
 8003f9e:	1cbb      	adds	r3, r7, #2
 8003fa0:	1c02      	adds	r2, r0, #0
 8003fa2:	801a      	strh	r2, [r3, #0]
 8003fa4:	003b      	movs	r3, r7
 8003fa6:	1c0a      	adds	r2, r1, #0
 8003fa8:	801a      	strh	r2, [r3, #0]
	count_pixels = (row_end - row_start) * (col_end - col_start);
 8003faa:	1cba      	adds	r2, r7, #2
 8003fac:	1d3b      	adds	r3, r7, #4
 8003fae:	8812      	ldrh	r2, [r2, #0]
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2218      	movs	r2, #24
 8003fb8:	18b9      	adds	r1, r7, r2
 8003fba:	003a      	movs	r2, r7
 8003fbc:	8809      	ldrh	r1, [r1, #0]
 8003fbe:	8812      	ldrh	r2, [r2, #0]
 8003fc0:	1a8a      	subs	r2, r1, r2
 8003fc2:	b292      	uxth	r2, r2
 8003fc4:	4353      	muls	r3, r2
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	4b0f      	ldr	r3, [pc, #60]	; (8004008 <TFT_set_region+0x84>)
 8003fca:	801a      	strh	r2, [r3, #0]
	TFT_send_cmd(0x36, &data, 1);
 8003fcc:	1dfb      	adds	r3, r7, #7
 8003fce:	2201      	movs	r2, #1
 8003fd0:	0019      	movs	r1, r3
 8003fd2:	2036      	movs	r0, #54	; 0x36
 8003fd4:	f000 f864 	bl	80040a0 <TFT_send_cmd>

	TFT_set_column(col_start, col_end);
 8003fd8:	2318      	movs	r3, #24
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	881a      	ldrh	r2, [r3, #0]
 8003fde:	003b      	movs	r3, r7
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	0011      	movs	r1, r2
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f000 f892 	bl	800410e <TFT_set_column>
	TFT_set_row(row_start, row_end);
 8003fea:	1cbb      	adds	r3, r7, #2
 8003fec:	881a      	ldrh	r2, [r3, #0]
 8003fee:	1d3b      	adds	r3, r7, #4
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	0011      	movs	r1, r2
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	f000 f8ba 	bl	800416e <TFT_set_row>
	TFT_ram_write();
 8003ffa:	f000 f875 	bl	80040e8 <TFT_ram_write>
}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	46bd      	mov	sp, r7
 8004002:	b002      	add	sp, #8
 8004004:	bdb0      	pop	{r4, r5, r7, pc}
 8004006:	46c0      	nop			; (mov r8, r8)
 8004008:	2000008e 	.word	0x2000008e

0800400c <TFT_colorise>:

void TFT_colorise(uint8_t red, uint8_t green, uint8_t blue) {
 800400c:	b590      	push	{r4, r7, lr}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	0004      	movs	r4, r0
 8004014:	0008      	movs	r0, r1
 8004016:	0011      	movs	r1, r2
 8004018:	1dfb      	adds	r3, r7, #7
 800401a:	1c22      	adds	r2, r4, #0
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	1c02      	adds	r2, r0, #0
 8004022:	701a      	strb	r2, [r3, #0]
 8004024:	1d7b      	adds	r3, r7, #5
 8004026:	1c0a      	adds	r2, r1, #0
 8004028:	701a      	strb	r2, [r3, #0]
	Set_DC_data();
 800402a:	f7ff fef8 	bl	8003e1e <Set_DC_data>
	uint16_t total_color = ((blue << 11) & 0xF800) | ((green << 5) & 0x07E0) | (red & 0x001F);
 800402e:	1d7b      	adds	r3, r7, #5
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	02db      	lsls	r3, r3, #11
 8004034:	b21a      	sxth	r2, r3
 8004036:	1dbb      	adds	r3, r7, #6
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	015b      	lsls	r3, r3, #5
 800403c:	b219      	sxth	r1, r3
 800403e:	23fc      	movs	r3, #252	; 0xfc
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	400b      	ands	r3, r1
 8004044:	b21b      	sxth	r3, r3
 8004046:	4313      	orrs	r3, r2
 8004048:	b21a      	sxth	r2, r3
 800404a:	1dfb      	adds	r3, r7, #7
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	b21b      	sxth	r3, r3
 8004050:	211f      	movs	r1, #31
 8004052:	400b      	ands	r3, r1
 8004054:	b21b      	sxth	r3, r3
 8004056:	4313      	orrs	r3, r2
 8004058:	b21a      	sxth	r2, r3
 800405a:	230e      	movs	r3, #14
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	801a      	strh	r2, [r3, #0]
	total_color = (total_color << 8) | (total_color >> 8);
 8004060:	230e      	movs	r3, #14
 8004062:	18fb      	adds	r3, r7, r3
 8004064:	881b      	ldrh	r3, [r3, #0]
 8004066:	021b      	lsls	r3, r3, #8
 8004068:	b21a      	sxth	r2, r3
 800406a:	230e      	movs	r3, #14
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	0a1b      	lsrs	r3, r3, #8
 8004072:	b29b      	uxth	r3, r3
 8004074:	b21b      	sxth	r3, r3
 8004076:	4313      	orrs	r3, r2
 8004078:	b21a      	sxth	r2, r3
 800407a:	230e      	movs	r3, #14
 800407c:	18fb      	adds	r3, r7, r3
 800407e:	801a      	strh	r2, [r3, #0]
	SPI1_SendDataDMA_2byteNTimes(total_color, count_pixels);
 8004080:	4b06      	ldr	r3, [pc, #24]	; (800409c <TFT_colorise+0x90>)
 8004082:	881a      	ldrh	r2, [r3, #0]
 8004084:	230e      	movs	r3, #14
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	0011      	movs	r1, r2
 800408c:	0018      	movs	r0, r3
 800408e:	f7ff f8db 	bl	8003248 <SPI1_SendDataDMA_2byteNTimes>
}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	b005      	add	sp, #20
 8004098:	bd90      	pop	{r4, r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	2000008e 	.word	0x2000008e

080040a0 <TFT_send_cmd>:

void TFT_send_cmd(uint8_t cmd, uint8_t *data, uint8_t size) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6039      	str	r1, [r7, #0]
 80040a8:	0011      	movs	r1, r2
 80040aa:	1dfb      	adds	r3, r7, #7
 80040ac:	1c02      	adds	r2, r0, #0
 80040ae:	701a      	strb	r2, [r3, #0]
 80040b0:	1dbb      	adds	r3, r7, #6
 80040b2:	1c0a      	adds	r2, r1, #0
 80040b4:	701a      	strb	r2, [r3, #0]
	Set_DC_cmd();
 80040b6:	f7ff fe9a 	bl	8003dee <Set_DC_cmd>
	SPI1_Send1byte(&cmd, 1);
 80040ba:	1dfb      	adds	r3, r7, #7
 80040bc:	2101      	movs	r1, #1
 80040be:	0018      	movs	r0, r3
 80040c0:	f7ff f944 	bl	800334c <SPI1_Send1byte>

	if (size == 0) {
 80040c4:	1dbb      	adds	r3, r7, #6
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d009      	beq.n	80040e0 <TFT_send_cmd+0x40>
		return;
	}

	Set_DC_data();
 80040cc:	f7ff fea7 	bl	8003e1e <Set_DC_data>
	SPI1_Send1byte(&data[0], size);
 80040d0:	1dbb      	adds	r3, r7, #6
 80040d2:	781a      	ldrb	r2, [r3, #0]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	0011      	movs	r1, r2
 80040d8:	0018      	movs	r0, r3
 80040da:	f7ff f937 	bl	800334c <SPI1_Send1byte>
 80040de:	e000      	b.n	80040e2 <TFT_send_cmd+0x42>
		return;
 80040e0:	46c0      	nop			; (mov r8, r8)
}
 80040e2:	46bd      	mov	sp, r7
 80040e4:	b002      	add	sp, #8
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <TFT_ram_write>:

void TFT_ram_write() {
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
	uint8_t data_row[2] = {0x00, 0x00};
 80040ee:	1d3b      	adds	r3, r7, #4
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
 80040f4:	1d3b      	adds	r3, r7, #4
 80040f6:	2200      	movs	r2, #0
 80040f8:	705a      	strb	r2, [r3, #1]
	TFT_send_cmd(0x2C, &data_row[0], 2);
 80040fa:	1d3b      	adds	r3, r7, #4
 80040fc:	2202      	movs	r2, #2
 80040fe:	0019      	movs	r1, r3
 8004100:	202c      	movs	r0, #44	; 0x2c
 8004102:	f7ff ffcd 	bl	80040a0 <TFT_send_cmd>
}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	46bd      	mov	sp, r7
 800410a:	b002      	add	sp, #8
 800410c:	bd80      	pop	{r7, pc}

0800410e <TFT_set_column>:

void TFT_set_column(uint16_t col_start, uint16_t col_end) {
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	0002      	movs	r2, r0
 8004116:	1dbb      	adds	r3, r7, #6
 8004118:	801a      	strh	r2, [r3, #0]
 800411a:	1d3b      	adds	r3, r7, #4
 800411c:	1c0a      	adds	r2, r1, #0
 800411e:	801a      	strh	r2, [r3, #0]
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8004120:	1dbb      	adds	r3, r7, #6
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	0a1b      	lsrs	r3, r3, #8
 8004126:	b29b      	uxth	r3, r3
 8004128:	b2da      	uxtb	r2, r3
 800412a:	230c      	movs	r3, #12
 800412c:	18fb      	adds	r3, r7, r3
 800412e:	701a      	strb	r2, [r3, #0]
								(uint8_t)(col_start & 0xFF),
 8004130:	1dbb      	adds	r3, r7, #6
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8004136:	230c      	movs	r3, #12
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	705a      	strb	r2, [r3, #1]
								(uint8_t)((col_end >> 8) & 0xFF),
 800413c:	1d3b      	adds	r3, r7, #4
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	0a1b      	lsrs	r3, r3, #8
 8004142:	b29b      	uxth	r3, r3
 8004144:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8004146:	230c      	movs	r3, #12
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	709a      	strb	r2, [r3, #2]
								(uint8_t)(col_end & 0xFF)};
 800414c:	1d3b      	adds	r3, r7, #4
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8004152:	230c      	movs	r3, #12
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2A, &data_column[0], 4);
 8004158:	230c      	movs	r3, #12
 800415a:	18fb      	adds	r3, r7, r3
 800415c:	2204      	movs	r2, #4
 800415e:	0019      	movs	r1, r3
 8004160:	202a      	movs	r0, #42	; 0x2a
 8004162:	f7ff ff9d 	bl	80040a0 <TFT_send_cmd>
}
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	46bd      	mov	sp, r7
 800416a:	b004      	add	sp, #16
 800416c:	bd80      	pop	{r7, pc}

0800416e <TFT_set_row>:

void TFT_set_row(uint16_t row_start, uint16_t row_end) {
 800416e:	b580      	push	{r7, lr}
 8004170:	b084      	sub	sp, #16
 8004172:	af00      	add	r7, sp, #0
 8004174:	0002      	movs	r2, r0
 8004176:	1dbb      	adds	r3, r7, #6
 8004178:	801a      	strh	r2, [r3, #0]
 800417a:	1d3b      	adds	r3, r7, #4
 800417c:	1c0a      	adds	r2, r1, #0
 800417e:	801a      	strh	r2, [r3, #0]
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8004180:	1dbb      	adds	r3, r7, #6
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	0a1b      	lsrs	r3, r3, #8
 8004186:	b29b      	uxth	r3, r3
 8004188:	b2da      	uxtb	r2, r3
 800418a:	230c      	movs	r3, #12
 800418c:	18fb      	adds	r3, r7, r3
 800418e:	701a      	strb	r2, [r3, #0]
							(uint8_t)(row_start & 0xFF),
 8004190:	1dbb      	adds	r3, r7, #6
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8004196:	230c      	movs	r3, #12
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	705a      	strb	r2, [r3, #1]
							(uint8_t)((row_end >> 8) & 0xFF),
 800419c:	1d3b      	adds	r3, r7, #4
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	0a1b      	lsrs	r3, r3, #8
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 80041a6:	230c      	movs	r3, #12
 80041a8:	18fb      	adds	r3, r7, r3
 80041aa:	709a      	strb	r2, [r3, #2]
							(uint8_t)(row_end & 0xFF)};
 80041ac:	1d3b      	adds	r3, r7, #4
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 80041b2:	230c      	movs	r3, #12
 80041b4:	18fb      	adds	r3, r7, r3
 80041b6:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2B, &data_row[0], 4);
 80041b8:	230c      	movs	r3, #12
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	2204      	movs	r2, #4
 80041be:	0019      	movs	r1, r3
 80041c0:	202b      	movs	r0, #43	; 0x2b
 80041c2:	f7ff ff6d 	bl	80040a0 <TFT_send_cmd>
}
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b004      	add	sp, #16
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <NVIC_EnableIRQ>:
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	0002      	movs	r2, r0
 80041d8:	1dfb      	adds	r3, r7, #7
 80041da:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80041dc:	4b06      	ldr	r3, [pc, #24]	; (80041f8 <NVIC_EnableIRQ+0x28>)
 80041de:	1dfa      	adds	r2, r7, #7
 80041e0:	7812      	ldrb	r2, [r2, #0]
 80041e2:	0011      	movs	r1, r2
 80041e4:	221f      	movs	r2, #31
 80041e6:	400a      	ands	r2, r1
 80041e8:	2101      	movs	r1, #1
 80041ea:	4091      	lsls	r1, r2
 80041ec:	000a      	movs	r2, r1
 80041ee:	601a      	str	r2, [r3, #0]
}
 80041f0:	46c0      	nop			; (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b002      	add	sp, #8
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	e000e100 	.word	0xe000e100

080041fc <NVIC_SetPriority>:
{
 80041fc:	b5b0      	push	{r4, r5, r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	0002      	movs	r2, r0
 8004204:	6039      	str	r1, [r7, #0]
 8004206:	1dfb      	adds	r3, r7, #7
 8004208:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800420a:	1dfb      	adds	r3, r7, #7
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b7f      	cmp	r3, #127	; 0x7f
 8004210:	d932      	bls.n	8004278 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004212:	4c2f      	ldr	r4, [pc, #188]	; (80042d0 <NVIC_SetPriority+0xd4>)
 8004214:	1dfb      	adds	r3, r7, #7
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	001a      	movs	r2, r3
 800421a:	230f      	movs	r3, #15
 800421c:	4013      	ands	r3, r2
 800421e:	3b08      	subs	r3, #8
 8004220:	0899      	lsrs	r1, r3, #2
 8004222:	4a2b      	ldr	r2, [pc, #172]	; (80042d0 <NVIC_SetPriority+0xd4>)
 8004224:	1dfb      	adds	r3, r7, #7
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	0018      	movs	r0, r3
 800422a:	230f      	movs	r3, #15
 800422c:	4003      	ands	r3, r0
 800422e:	3b08      	subs	r3, #8
 8004230:	089b      	lsrs	r3, r3, #2
 8004232:	3306      	adds	r3, #6
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	18d3      	adds	r3, r2, r3
 8004238:	3304      	adds	r3, #4
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	1dfa      	adds	r2, r7, #7
 800423e:	7812      	ldrb	r2, [r2, #0]
 8004240:	0010      	movs	r0, r2
 8004242:	2203      	movs	r2, #3
 8004244:	4002      	ands	r2, r0
 8004246:	00d2      	lsls	r2, r2, #3
 8004248:	20ff      	movs	r0, #255	; 0xff
 800424a:	4090      	lsls	r0, r2
 800424c:	0002      	movs	r2, r0
 800424e:	43d2      	mvns	r2, r2
 8004250:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	019b      	lsls	r3, r3, #6
 8004256:	20ff      	movs	r0, #255	; 0xff
 8004258:	4018      	ands	r0, r3
 800425a:	1dfb      	adds	r3, r7, #7
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	001d      	movs	r5, r3
 8004260:	2303      	movs	r3, #3
 8004262:	402b      	ands	r3, r5
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4098      	lsls	r0, r3
 8004268:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800426a:	431a      	orrs	r2, r3
 800426c:	1d8b      	adds	r3, r1, #6
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	18e3      	adds	r3, r4, r3
 8004272:	3304      	adds	r3, #4
 8004274:	601a      	str	r2, [r3, #0]
}
 8004276:	e027      	b.n	80042c8 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004278:	4c16      	ldr	r4, [pc, #88]	; (80042d4 <NVIC_SetPriority+0xd8>)
 800427a:	1dfb      	adds	r3, r7, #7
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b25b      	sxtb	r3, r3
 8004280:	089b      	lsrs	r3, r3, #2
 8004282:	4914      	ldr	r1, [pc, #80]	; (80042d4 <NVIC_SetPriority+0xd8>)
 8004284:	1dfa      	adds	r2, r7, #7
 8004286:	7812      	ldrb	r2, [r2, #0]
 8004288:	b252      	sxtb	r2, r2
 800428a:	0892      	lsrs	r2, r2, #2
 800428c:	32c0      	adds	r2, #192	; 0xc0
 800428e:	0092      	lsls	r2, r2, #2
 8004290:	5852      	ldr	r2, [r2, r1]
 8004292:	1df9      	adds	r1, r7, #7
 8004294:	7809      	ldrb	r1, [r1, #0]
 8004296:	0008      	movs	r0, r1
 8004298:	2103      	movs	r1, #3
 800429a:	4001      	ands	r1, r0
 800429c:	00c9      	lsls	r1, r1, #3
 800429e:	20ff      	movs	r0, #255	; 0xff
 80042a0:	4088      	lsls	r0, r1
 80042a2:	0001      	movs	r1, r0
 80042a4:	43c9      	mvns	r1, r1
 80042a6:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	0192      	lsls	r2, r2, #6
 80042ac:	20ff      	movs	r0, #255	; 0xff
 80042ae:	4010      	ands	r0, r2
 80042b0:	1dfa      	adds	r2, r7, #7
 80042b2:	7812      	ldrb	r2, [r2, #0]
 80042b4:	0015      	movs	r5, r2
 80042b6:	2203      	movs	r2, #3
 80042b8:	402a      	ands	r2, r5
 80042ba:	00d2      	lsls	r2, r2, #3
 80042bc:	4090      	lsls	r0, r2
 80042be:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042c0:	430a      	orrs	r2, r1
 80042c2:	33c0      	adds	r3, #192	; 0xc0
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	511a      	str	r2, [r3, r4]
}
 80042c8:	46c0      	nop			; (mov r8, r8)
 80042ca:	46bd      	mov	sp, r7
 80042cc:	b002      	add	sp, #8
 80042ce:	bdb0      	pop	{r4, r5, r7, pc}
 80042d0:	e000ed00 	.word	0xe000ed00
 80042d4:	e000e100 	.word	0xe000e100

080042d8 <DMA1_Channel4_5_IRQHandler>:

#include "UART_for_PC.h"

uint8_t rx_data_state = DATA_WAITING;

void DMA1_Channel4_5_IRQHandler(void) {
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
	if ((DMA1->ISR & DMA_ISR_TCIF4) == DMA_ISR_TCIF4) {
 80042dc:	4b15      	ldr	r3, [pc, #84]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	2380      	movs	r3, #128	; 0x80
 80042e2:	019b      	lsls	r3, r3, #6
 80042e4:	401a      	ands	r2, r3
 80042e6:	2380      	movs	r3, #128	; 0x80
 80042e8:	019b      	lsls	r3, r3, #6
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d10c      	bne.n	8004308 <DMA1_Channel4_5_IRQHandler+0x30>
		DMA1->IFCR |= DMA_IFCR_CTCIF4;
 80042ee:	4b11      	ldr	r3, [pc, #68]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 80042f0:	4a10      	ldr	r2, [pc, #64]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 80042f2:	6852      	ldr	r2, [r2, #4]
 80042f4:	2180      	movs	r1, #128	; 0x80
 80042f6:	0189      	lsls	r1, r1, #6
 80042f8:	430a      	orrs	r2, r1
 80042fa:	605a      	str	r2, [r3, #4]
		DMA1_Channel4->CCR &= ~DMA_CCR_EN;
 80042fc:	4b0e      	ldr	r3, [pc, #56]	; (8004338 <DMA1_Channel4_5_IRQHandler+0x60>)
 80042fe:	4a0e      	ldr	r2, [pc, #56]	; (8004338 <DMA1_Channel4_5_IRQHandler+0x60>)
 8004300:	6812      	ldr	r2, [r2, #0]
 8004302:	2101      	movs	r1, #1
 8004304:	438a      	bics	r2, r1
 8004306:	601a      	str	r2, [r3, #0]
	}
	if ((DMA1->ISR & DMA_ISR_TCIF5) == DMA_ISR_TCIF5) {
 8004308:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	2380      	movs	r3, #128	; 0x80
 800430e:	029b      	lsls	r3, r3, #10
 8004310:	401a      	ands	r2, r3
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	029b      	lsls	r3, r3, #10
 8004316:	429a      	cmp	r2, r3
 8004318:	d109      	bne.n	800432e <DMA1_Channel4_5_IRQHandler+0x56>
		DMA1->IFCR |= DMA_IFCR_CTCIF5;
 800431a:	4b06      	ldr	r3, [pc, #24]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 800431c:	4a05      	ldr	r2, [pc, #20]	; (8004334 <DMA1_Channel4_5_IRQHandler+0x5c>)
 800431e:	6852      	ldr	r2, [r2, #4]
 8004320:	2180      	movs	r1, #128	; 0x80
 8004322:	0289      	lsls	r1, r1, #10
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
		rx_data_state = DATA_IN_BUF;
 8004328:	4b04      	ldr	r3, [pc, #16]	; (800433c <DMA1_Channel4_5_IRQHandler+0x64>)
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
	}
}
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40020000 	.word	0x40020000
 8004338:	40020044 	.word	0x40020044
 800433c:	20000090 	.word	0x20000090

08004340 <init_GPIO_for_USART>:

void init_GPIO_for_USART() {
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8004344:	4b12      	ldr	r3, [pc, #72]	; (8004390 <init_GPIO_for_USART+0x50>)
 8004346:	4a12      	ldr	r2, [pc, #72]	; (8004390 <init_GPIO_for_USART+0x50>)
 8004348:	6952      	ldr	r2, [r2, #20]
 800434a:	2180      	movs	r1, #128	; 0x80
 800434c:	0289      	lsls	r1, r1, #10
 800434e:	430a      	orrs	r2, r1
 8004350:	615a      	str	r2, [r3, #20]
	//IO - AF
	PORT_USART->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR10;
 8004352:	2390      	movs	r3, #144	; 0x90
 8004354:	05db      	lsls	r3, r3, #23
 8004356:	2290      	movs	r2, #144	; 0x90
 8004358:	05d2      	lsls	r2, r2, #23
 800435a:	6892      	ldr	r2, [r2, #8]
 800435c:	21f0      	movs	r1, #240	; 0xf0
 800435e:	0389      	lsls	r1, r1, #14
 8004360:	430a      	orrs	r2, r1
 8004362:	609a      	str	r2, [r3, #8]
	PORT_USART->MODER |= GPIO_USART_TX | GPIO_USART_RX;
 8004364:	2390      	movs	r3, #144	; 0x90
 8004366:	05db      	lsls	r3, r3, #23
 8004368:	2290      	movs	r2, #144	; 0x90
 800436a:	05d2      	lsls	r2, r2, #23
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	21a0      	movs	r1, #160	; 0xa0
 8004370:	0389      	lsls	r1, r1, #14
 8004372:	430a      	orrs	r2, r1
 8004374:	601a      	str	r2, [r3, #0]
	//AF1 on PA9(UART_TX) and PA10(UART_RX)
	PORT_USART->AFR[1] |= (1 << GPIO_AFRH_AFRH1_Pos) | (1 << GPIO_AFRH_AFRH2_Pos);
 8004376:	2390      	movs	r3, #144	; 0x90
 8004378:	05db      	lsls	r3, r3, #23
 800437a:	2290      	movs	r2, #144	; 0x90
 800437c:	05d2      	lsls	r2, r2, #23
 800437e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004380:	2188      	movs	r1, #136	; 0x88
 8004382:	0049      	lsls	r1, r1, #1
 8004384:	430a      	orrs	r2, r1
 8004386:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004388:	46c0      	nop			; (mov r8, r8)
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	46c0      	nop			; (mov r8, r8)
 8004390:	40021000 	.word	0x40021000

08004394 <init_USART>:

void init_USART() {
 8004394:	b5b0      	push	{r4, r5, r7, lr}
 8004396:	af00      	add	r7, sp, #0
	init_GPIO_for_USART();
 8004398:	f7ff ffd2 	bl	8004340 <init_GPIO_for_USART>
	init_DMA_for_USART();
 800439c:	f000 f82c 	bl	80043f8 <init_DMA_for_USART>

	RCC->APB2ENR |= RCC_USART;
 80043a0:	4b12      	ldr	r3, [pc, #72]	; (80043ec <init_USART+0x58>)
 80043a2:	4a12      	ldr	r2, [pc, #72]	; (80043ec <init_USART+0x58>)
 80043a4:	6992      	ldr	r2, [r2, #24]
 80043a6:	2180      	movs	r1, #128	; 0x80
 80043a8:	01c9      	lsls	r1, r1, #7
 80043aa:	430a      	orrs	r2, r1
 80043ac:	619a      	str	r2, [r3, #24]
	USART->CR1 |= USART_CR1_TE | USART_CR1_RE;
 80043ae:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <init_USART+0x5c>)
 80043b0:	4a0f      	ldr	r2, [pc, #60]	; (80043f0 <init_USART+0x5c>)
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	210c      	movs	r1, #12
 80043b6:	430a      	orrs	r2, r1
 80043b8:	601a      	str	r2, [r3, #0]
	USART->BRR = SystemCoreClock / 115200;
 80043ba:	4c0d      	ldr	r4, [pc, #52]	; (80043f0 <init_USART+0x5c>)
 80043bc:	4b0d      	ldr	r3, [pc, #52]	; (80043f4 <init_USART+0x60>)
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	23e1      	movs	r3, #225	; 0xe1
 80043c2:	0259      	lsls	r1, r3, #9
 80043c4:	0010      	movs	r0, r2
 80043c6:	f7fb fe9f 	bl	8000108 <__udivsi3>
 80043ca:	0003      	movs	r3, r0
 80043cc:	60e3      	str	r3, [r4, #12]
	USART->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 80043ce:	4b08      	ldr	r3, [pc, #32]	; (80043f0 <init_USART+0x5c>)
 80043d0:	4a07      	ldr	r2, [pc, #28]	; (80043f0 <init_USART+0x5c>)
 80043d2:	6892      	ldr	r2, [r2, #8]
 80043d4:	21c0      	movs	r1, #192	; 0xc0
 80043d6:	430a      	orrs	r2, r1
 80043d8:	609a      	str	r2, [r3, #8]
	USART->CR1 |= USART_CR1_UE;
 80043da:	4b05      	ldr	r3, [pc, #20]	; (80043f0 <init_USART+0x5c>)
 80043dc:	4a04      	ldr	r2, [pc, #16]	; (80043f0 <init_USART+0x5c>)
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	2101      	movs	r1, #1
 80043e2:	430a      	orrs	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]
}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bdb0      	pop	{r4, r5, r7, pc}
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40013800 	.word	0x40013800
 80043f4:	20000000 	.word	0x20000000

080043f8 <init_DMA_for_USART>:


void init_DMA_for_USART() {
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 80043fc:	4b29      	ldr	r3, [pc, #164]	; (80044a4 <init_DMA_for_USART+0xac>)
 80043fe:	4a29      	ldr	r2, [pc, #164]	; (80044a4 <init_DMA_for_USART+0xac>)
 8004400:	6952      	ldr	r2, [r2, #20]
 8004402:	2101      	movs	r1, #1
 8004404:	430a      	orrs	r2, r1
 8004406:	615a      	str	r2, [r3, #20]
	//remap USART1 DMA on channel 4 and 5
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8004408:	4b26      	ldr	r3, [pc, #152]	; (80044a4 <init_DMA_for_USART+0xac>)
 800440a:	4a26      	ldr	r2, [pc, #152]	; (80044a4 <init_DMA_for_USART+0xac>)
 800440c:	6992      	ldr	r2, [r2, #24]
 800440e:	2101      	movs	r1, #1
 8004410:	430a      	orrs	r2, r1
 8004412:	619a      	str	r2, [r3, #24]
	SYSCFG->CFGR1 |= SYSCFG_CFGR1_USART1RX_DMA_RMP | SYSCFG_CFGR1_USART1TX_DMA_RMP;
 8004414:	4b24      	ldr	r3, [pc, #144]	; (80044a8 <init_DMA_for_USART+0xb0>)
 8004416:	4a24      	ldr	r2, [pc, #144]	; (80044a8 <init_DMA_for_USART+0xb0>)
 8004418:	6812      	ldr	r2, [r2, #0]
 800441a:	21c0      	movs	r1, #192	; 0xc0
 800441c:	00c9      	lsls	r1, r1, #3
 800441e:	430a      	orrs	r2, r1
 8004420:	601a      	str	r2, [r3, #0]

	//USART TX channel - 4
	DMA1_Channel4->CCR |= DMA_CCR_DIR | DMA_CCR_MINC;
 8004422:	4b22      	ldr	r3, [pc, #136]	; (80044ac <init_DMA_for_USART+0xb4>)
 8004424:	4a21      	ldr	r2, [pc, #132]	; (80044ac <init_DMA_for_USART+0xb4>)
 8004426:	6812      	ldr	r2, [r2, #0]
 8004428:	2190      	movs	r1, #144	; 0x90
 800442a:	430a      	orrs	r2, r1
 800442c:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CMAR = (uint32_t)(&UART_tx_buf[0]);
 800442e:	4b1f      	ldr	r3, [pc, #124]	; (80044ac <init_DMA_for_USART+0xb4>)
 8004430:	4a1f      	ldr	r2, [pc, #124]	; (80044b0 <init_DMA_for_USART+0xb8>)
 8004432:	60da      	str	r2, [r3, #12]
	DMA1_Channel4->CPAR = (uint32_t)(&(USART->TDR));
 8004434:	4b1d      	ldr	r3, [pc, #116]	; (80044ac <init_DMA_for_USART+0xb4>)
 8004436:	4a1f      	ldr	r2, [pc, #124]	; (80044b4 <init_DMA_for_USART+0xbc>)
 8004438:	609a      	str	r2, [r3, #8]
	DMA1_Channel4->CCR |= DMA_CCR_TCIE;
 800443a:	4b1c      	ldr	r3, [pc, #112]	; (80044ac <init_DMA_for_USART+0xb4>)
 800443c:	4a1b      	ldr	r2, [pc, #108]	; (80044ac <init_DMA_for_USART+0xb4>)
 800443e:	6812      	ldr	r2, [r2, #0]
 8004440:	2102      	movs	r1, #2
 8004442:	430a      	orrs	r2, r1
 8004444:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CNDTR = 0;
 8004446:	4b19      	ldr	r3, [pc, #100]	; (80044ac <init_DMA_for_USART+0xb4>)
 8004448:	2200      	movs	r2, #0
 800444a:	605a      	str	r2, [r3, #4]

	//USART RX channel - 5
	DMA1_Channel5->CCR &= ~DMA_CCR_DIR;
 800444c:	4b1a      	ldr	r3, [pc, #104]	; (80044b8 <init_DMA_for_USART+0xc0>)
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	2110      	movs	r1, #16
 8004454:	438a      	bics	r2, r1
 8004456:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CCR |= DMA_CCR_MINC | DMA_CCR_CIRC;
 8004458:	4b17      	ldr	r3, [pc, #92]	; (80044b8 <init_DMA_for_USART+0xc0>)
 800445a:	4a17      	ldr	r2, [pc, #92]	; (80044b8 <init_DMA_for_USART+0xc0>)
 800445c:	6812      	ldr	r2, [r2, #0]
 800445e:	21a0      	movs	r1, #160	; 0xa0
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CMAR = (uint32_t)(&(UART_rx_buf[0]));
 8004464:	4b14      	ldr	r3, [pc, #80]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004466:	4a15      	ldr	r2, [pc, #84]	; (80044bc <init_DMA_for_USART+0xc4>)
 8004468:	60da      	str	r2, [r3, #12]
	DMA1_Channel5->CPAR = (uint32_t)(&(USART->RDR));
 800446a:	4b13      	ldr	r3, [pc, #76]	; (80044b8 <init_DMA_for_USART+0xc0>)
 800446c:	4a14      	ldr	r2, [pc, #80]	; (80044c0 <init_DMA_for_USART+0xc8>)
 800446e:	609a      	str	r2, [r3, #8]
	DMA1_Channel5->CNDTR = 2;
 8004470:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004472:	2202      	movs	r2, #2
 8004474:	605a      	str	r2, [r3, #4]
	DMA1_Channel5->CCR |= DMA_CCR_TCIE;
 8004476:	4b10      	ldr	r3, [pc, #64]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004478:	4a0f      	ldr	r2, [pc, #60]	; (80044b8 <init_DMA_for_USART+0xc0>)
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	2102      	movs	r1, #2
 800447e:	430a      	orrs	r2, r1
 8004480:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8004482:	200b      	movs	r0, #11
 8004484:	f7ff fea4 	bl	80041d0 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3);
 8004488:	2103      	movs	r1, #3
 800448a:	200b      	movs	r0, #11
 800448c:	f7ff feb6 	bl	80041fc <NVIC_SetPriority>

	DMA1_Channel5->CCR |= DMA_CCR_EN;
 8004490:	4b09      	ldr	r3, [pc, #36]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004492:	4a09      	ldr	r2, [pc, #36]	; (80044b8 <init_DMA_for_USART+0xc0>)
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	2101      	movs	r1, #1
 8004498:	430a      	orrs	r2, r1
 800449a:	601a      	str	r2, [r3, #0]
}
 800449c:	46c0      	nop			; (mov r8, r8)
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	40021000 	.word	0x40021000
 80044a8:	40010000 	.word	0x40010000
 80044ac:	40020044 	.word	0x40020044
 80044b0:	20000cd0 	.word	0x20000cd0
 80044b4:	40013828 	.word	0x40013828
 80044b8:	40020058 	.word	0x40020058
 80044bc:	20000d10 	.word	0x20000d10
 80044c0:	40013824 	.word	0x40013824

080044c4 <UART_send_temperature>:

void UART_send_temperature(uint8_t* char_output, uint8_t char__output_size, uint8_t address) {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	0008      	movs	r0, r1
 80044ce:	0011      	movs	r1, r2
 80044d0:	1cfb      	adds	r3, r7, #3
 80044d2:	1c02      	adds	r2, r0, #0
 80044d4:	701a      	strb	r2, [r3, #0]
 80044d6:	1cbb      	adds	r3, r7, #2
 80044d8:	1c0a      	adds	r2, r1, #0
 80044da:	701a      	strb	r2, [r3, #0]
	UART_tx_buf[0] = START_BYTE;
 80044dc:	4b1f      	ldr	r3, [pc, #124]	; (800455c <UART_send_temperature+0x98>)
 80044de:	2201      	movs	r2, #1
 80044e0:	701a      	strb	r2, [r3, #0]
	UART_tx_buf[1] = address;
 80044e2:	4b1e      	ldr	r3, [pc, #120]	; (800455c <UART_send_temperature+0x98>)
 80044e4:	1cba      	adds	r2, r7, #2
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	705a      	strb	r2, [r3, #1]
	for(int i = 0; i < char__output_size; i++)
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	e00a      	b.n	8004506 <UART_send_temperature+0x42>
		UART_tx_buf[i + 2] = char_output[i];
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	3302      	adds	r3, #2
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	6879      	ldr	r1, [r7, #4]
 80044f8:	188a      	adds	r2, r1, r2
 80044fa:	7811      	ldrb	r1, [r2, #0]
 80044fc:	4a17      	ldr	r2, [pc, #92]	; (800455c <UART_send_temperature+0x98>)
 80044fe:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < char__output_size; i++)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	3301      	adds	r3, #1
 8004504:	60fb      	str	r3, [r7, #12]
 8004506:	1cfb      	adds	r3, r7, #3
 8004508:	781a      	ldrb	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	429a      	cmp	r2, r3
 800450e:	dcef      	bgt.n	80044f0 <UART_send_temperature+0x2c>
	UART_tx_buf[2 + char__output_size] = END_BYTE;
 8004510:	1cfb      	adds	r3, r7, #3
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	3302      	adds	r3, #2
 8004516:	4a11      	ldr	r2, [pc, #68]	; (800455c <UART_send_temperature+0x98>)
 8004518:	2109      	movs	r1, #9
 800451a:	54d1      	strb	r1, [r2, r3]

	DMA1_Channel4->CNDTR = char__output_size + 3;
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <UART_send_temperature+0x9c>)
 800451e:	1cfa      	adds	r2, r7, #3
 8004520:	7812      	ldrb	r2, [r2, #0]
 8004522:	3203      	adds	r2, #3
 8004524:	605a      	str	r2, [r3, #4]
	DMA1_Channel4->CCR |= DMA_CCR_EN;
 8004526:	4b0e      	ldr	r3, [pc, #56]	; (8004560 <UART_send_temperature+0x9c>)
 8004528:	4a0d      	ldr	r2, [pc, #52]	; (8004560 <UART_send_temperature+0x9c>)
 800452a:	6812      	ldr	r2, [r2, #0]
 800452c:	2101      	movs	r1, #1
 800452e:	430a      	orrs	r2, r1
 8004530:	601a      	str	r2, [r3, #0]
	while(DMA1_Channel4->CCR & DMA_CCR_EN);
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <UART_send_temperature+0x9c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2201      	movs	r2, #1
 800453a:	4013      	ands	r3, r2
 800453c:	d1fa      	bne.n	8004534 <UART_send_temperature+0x70>
	for(int i = 0; i < 300; i++);
 800453e:	2300      	movs	r3, #0
 8004540:	60bb      	str	r3, [r7, #8]
 8004542:	e002      	b.n	800454a <UART_send_temperature+0x86>
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	3301      	adds	r3, #1
 8004548:	60bb      	str	r3, [r7, #8]
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	232c      	movs	r3, #44	; 0x2c
 800454e:	33ff      	adds	r3, #255	; 0xff
 8004550:	429a      	cmp	r2, r3
 8004552:	ddf7      	ble.n	8004544 <UART_send_temperature+0x80>
}
 8004554:	46c0      	nop			; (mov r8, r8)
 8004556:	46bd      	mov	sp, r7
 8004558:	b004      	add	sp, #16
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000cd0 	.word	0x20000cd0
 8004560:	40020044 	.word	0x40020044

08004564 <NVIC_EnableIRQ>:
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	0002      	movs	r2, r0
 800456c:	1dfb      	adds	r3, r7, #7
 800456e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004570:	4b06      	ldr	r3, [pc, #24]	; (800458c <NVIC_EnableIRQ+0x28>)
 8004572:	1dfa      	adds	r2, r7, #7
 8004574:	7812      	ldrb	r2, [r2, #0]
 8004576:	0011      	movs	r1, r2
 8004578:	221f      	movs	r2, #31
 800457a:	400a      	ands	r2, r1
 800457c:	2101      	movs	r1, #1
 800457e:	4091      	lsls	r1, r2
 8004580:	000a      	movs	r2, r1
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	46c0      	nop			; (mov r8, r8)
 8004586:	46bd      	mov	sp, r7
 8004588:	b002      	add	sp, #8
 800458a:	bd80      	pop	{r7, pc}
 800458c:	e000e100 	.word	0xe000e100

08004590 <NVIC_SetPriority>:
{
 8004590:	b5b0      	push	{r4, r5, r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	0002      	movs	r2, r0
 8004598:	6039      	str	r1, [r7, #0]
 800459a:	1dfb      	adds	r3, r7, #7
 800459c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800459e:	1dfb      	adds	r3, r7, #7
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b7f      	cmp	r3, #127	; 0x7f
 80045a4:	d932      	bls.n	800460c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045a6:	4c2f      	ldr	r4, [pc, #188]	; (8004664 <NVIC_SetPriority+0xd4>)
 80045a8:	1dfb      	adds	r3, r7, #7
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	001a      	movs	r2, r3
 80045ae:	230f      	movs	r3, #15
 80045b0:	4013      	ands	r3, r2
 80045b2:	3b08      	subs	r3, #8
 80045b4:	0899      	lsrs	r1, r3, #2
 80045b6:	4a2b      	ldr	r2, [pc, #172]	; (8004664 <NVIC_SetPriority+0xd4>)
 80045b8:	1dfb      	adds	r3, r7, #7
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	0018      	movs	r0, r3
 80045be:	230f      	movs	r3, #15
 80045c0:	4003      	ands	r3, r0
 80045c2:	3b08      	subs	r3, #8
 80045c4:	089b      	lsrs	r3, r3, #2
 80045c6:	3306      	adds	r3, #6
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	18d3      	adds	r3, r2, r3
 80045cc:	3304      	adds	r3, #4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	1dfa      	adds	r2, r7, #7
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	0010      	movs	r0, r2
 80045d6:	2203      	movs	r2, #3
 80045d8:	4002      	ands	r2, r0
 80045da:	00d2      	lsls	r2, r2, #3
 80045dc:	20ff      	movs	r0, #255	; 0xff
 80045de:	4090      	lsls	r0, r2
 80045e0:	0002      	movs	r2, r0
 80045e2:	43d2      	mvns	r2, r2
 80045e4:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	019b      	lsls	r3, r3, #6
 80045ea:	20ff      	movs	r0, #255	; 0xff
 80045ec:	4018      	ands	r0, r3
 80045ee:	1dfb      	adds	r3, r7, #7
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	001d      	movs	r5, r3
 80045f4:	2303      	movs	r3, #3
 80045f6:	402b      	ands	r3, r5
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4098      	lsls	r0, r3
 80045fc:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045fe:	431a      	orrs	r2, r3
 8004600:	1d8b      	adds	r3, r1, #6
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	18e3      	adds	r3, r4, r3
 8004606:	3304      	adds	r3, #4
 8004608:	601a      	str	r2, [r3, #0]
}
 800460a:	e027      	b.n	800465c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800460c:	4c16      	ldr	r4, [pc, #88]	; (8004668 <NVIC_SetPriority+0xd8>)
 800460e:	1dfb      	adds	r3, r7, #7
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	b25b      	sxtb	r3, r3
 8004614:	089b      	lsrs	r3, r3, #2
 8004616:	4914      	ldr	r1, [pc, #80]	; (8004668 <NVIC_SetPriority+0xd8>)
 8004618:	1dfa      	adds	r2, r7, #7
 800461a:	7812      	ldrb	r2, [r2, #0]
 800461c:	b252      	sxtb	r2, r2
 800461e:	0892      	lsrs	r2, r2, #2
 8004620:	32c0      	adds	r2, #192	; 0xc0
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	5852      	ldr	r2, [r2, r1]
 8004626:	1df9      	adds	r1, r7, #7
 8004628:	7809      	ldrb	r1, [r1, #0]
 800462a:	0008      	movs	r0, r1
 800462c:	2103      	movs	r1, #3
 800462e:	4001      	ands	r1, r0
 8004630:	00c9      	lsls	r1, r1, #3
 8004632:	20ff      	movs	r0, #255	; 0xff
 8004634:	4088      	lsls	r0, r1
 8004636:	0001      	movs	r1, r0
 8004638:	43c9      	mvns	r1, r1
 800463a:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	0192      	lsls	r2, r2, #6
 8004640:	20ff      	movs	r0, #255	; 0xff
 8004642:	4010      	ands	r0, r2
 8004644:	1dfa      	adds	r2, r7, #7
 8004646:	7812      	ldrb	r2, [r2, #0]
 8004648:	0015      	movs	r5, r2
 800464a:	2203      	movs	r2, #3
 800464c:	402a      	ands	r2, r5
 800464e:	00d2      	lsls	r2, r2, #3
 8004650:	4090      	lsls	r0, r2
 8004652:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004654:	430a      	orrs	r2, r1
 8004656:	33c0      	adds	r3, #192	; 0xc0
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	511a      	str	r2, [r3, r4]
}
 800465c:	46c0      	nop			; (mov r8, r8)
 800465e:	46bd      	mov	sp, r7
 8004660:	b002      	add	sp, #8
 8004662:	bdb0      	pop	{r4, r5, r7, pc}
 8004664:	e000ed00 	.word	0xe000ed00
 8004668:	e000e100 	.word	0xe000e100

0800466c <TIM2_IRQHandler>:
#include "ds18b20.h"

uint8_t ds_buff[9];
uint16_t temp;

void TIM2_IRQHandler() {
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8004670:	2380      	movs	r3, #128	; 0x80
 8004672:	05db      	lsls	r3, r3, #23
 8004674:	2280      	movs	r2, #128	; 0x80
 8004676:	05d2      	lsls	r2, r2, #23
 8004678:	6912      	ldr	r2, [r2, #16]
 800467a:	2101      	movs	r1, #1
 800467c:	438a      	bics	r2, r1
 800467e:	611a      	str	r2, [r3, #16]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8004680:	2380      	movs	r3, #128	; 0x80
 8004682:	05db      	lsls	r3, r3, #23
 8004684:	2280      	movs	r2, #128	; 0x80
 8004686:	05d2      	lsls	r2, r2, #23
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	2101      	movs	r1, #1
 800468c:	438a      	bics	r2, r1
 800468e:	601a      	str	r2, [r3, #0]
	ds18b20_cmd = TEMPERATURE_READING;
 8004690:	4b02      	ldr	r3, [pc, #8]	; (800469c <TIM2_IRQHandler+0x30>)
 8004692:	2201      	movs	r2, #1
 8004694:	701a      	strb	r2, [r3, #0]
}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	20000091 	.word	0x20000091

080046a0 <init_ds>:

void init_ds() {
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
	init_Gpio_for_ds();
 80046a4:	f000 f808 	bl	80046b8 <init_Gpio_for_ds>
	init_tim3_for_us();
 80046a8:	f000 f82c 	bl	8004704 <init_tim3_for_us>
	init_tim2_for_delay();
 80046ac:	f000 f844 	bl	8004738 <init_tim2_for_delay>
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
	...

080046b8 <init_Gpio_for_ds>:

void init_Gpio_for_ds() {
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_PORT_DS18B20;
 80046bc:	4b0f      	ldr	r3, [pc, #60]	; (80046fc <init_Gpio_for_ds+0x44>)
 80046be:	4a0f      	ldr	r2, [pc, #60]	; (80046fc <init_Gpio_for_ds+0x44>)
 80046c0:	6952      	ldr	r2, [r2, #20]
 80046c2:	2180      	movs	r1, #128	; 0x80
 80046c4:	02c9      	lsls	r1, r1, #11
 80046c6:	430a      	orrs	r2, r1
 80046c8:	615a      	str	r2, [r3, #20]
	PORT_DS18B20->MODER |= GPIO_MODER_DS18B20;
 80046ca:	4b0d      	ldr	r3, [pc, #52]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046cc:	4a0c      	ldr	r2, [pc, #48]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	2180      	movs	r1, #128	; 0x80
 80046d2:	02c9      	lsls	r1, r1, #11
 80046d4:	430a      	orrs	r2, r1
 80046d6:	601a      	str	r2, [r3, #0]
	PORT_DS18B20->OTYPER |= GPIO_OTYPER_DS18B20;
 80046d8:	4b09      	ldr	r3, [pc, #36]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046da:	4a09      	ldr	r2, [pc, #36]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046dc:	6852      	ldr	r2, [r2, #4]
 80046de:	2180      	movs	r1, #128	; 0x80
 80046e0:	0089      	lsls	r1, r1, #2
 80046e2:	430a      	orrs	r2, r1
 80046e4:	605a      	str	r2, [r3, #4]
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);
 80046e6:	4b06      	ldr	r3, [pc, #24]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046e8:	4a05      	ldr	r2, [pc, #20]	; (8004700 <init_Gpio_for_ds+0x48>)
 80046ea:	6952      	ldr	r2, [r2, #20]
 80046ec:	2180      	movs	r1, #128	; 0x80
 80046ee:	0089      	lsls	r1, r1, #2
 80046f0:	430a      	orrs	r2, r1
 80046f2:	615a      	str	r2, [r3, #20]
}
 80046f4:	46c0      	nop			; (mov r8, r8)
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	40021000 	.word	0x40021000
 8004700:	48000400 	.word	0x48000400

08004704 <init_tim3_for_us>:

void init_tim3_for_us() {
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <init_tim3_for_us+0x2c>)
 800470a:	4a09      	ldr	r2, [pc, #36]	; (8004730 <init_tim3_for_us+0x2c>)
 800470c:	69d2      	ldr	r2, [r2, #28]
 800470e:	2102      	movs	r1, #2
 8004710:	430a      	orrs	r2, r1
 8004712:	61da      	str	r2, [r3, #28]
	TIM3->ARR = 1000;
 8004714:	4b07      	ldr	r3, [pc, #28]	; (8004734 <init_tim3_for_us+0x30>)
 8004716:	22fa      	movs	r2, #250	; 0xfa
 8004718:	0092      	lsls	r2, r2, #2
 800471a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 8 * FREQ_MULTIPLIER_COEF;
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <init_tim3_for_us+0x30>)
 800471e:	2228      	movs	r2, #40	; 0x28
 8004720:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CR1 = TIM_CR1_CEN;
 8004722:	4b04      	ldr	r3, [pc, #16]	; (8004734 <init_tim3_for_us+0x30>)
 8004724:	2201      	movs	r2, #1
 8004726:	601a      	str	r2, [r3, #0]
}
 8004728:	46c0      	nop			; (mov r8, r8)
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	46c0      	nop			; (mov r8, r8)
 8004730:	40021000 	.word	0x40021000
 8004734:	40000400 	.word	0x40000400

08004738 <init_tim2_for_delay>:

void init_tim2_for_delay() {
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800473c:	4b12      	ldr	r3, [pc, #72]	; (8004788 <init_tim2_for_delay+0x50>)
 800473e:	4a12      	ldr	r2, [pc, #72]	; (8004788 <init_tim2_for_delay+0x50>)
 8004740:	69d2      	ldr	r2, [r2, #28]
 8004742:	2101      	movs	r1, #1
 8004744:	430a      	orrs	r2, r1
 8004746:	61da      	str	r2, [r3, #28]
	TIM2->ARR = 8000;
 8004748:	2380      	movs	r3, #128	; 0x80
 800474a:	05db      	lsls	r3, r3, #23
 800474c:	22fa      	movs	r2, #250	; 0xfa
 800474e:	0152      	lsls	r2, r2, #5
 8004750:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 8004752:	2380      	movs	r3, #128	; 0x80
 8004754:	05db      	lsls	r3, r3, #23
 8004756:	4a0d      	ldr	r2, [pc, #52]	; (800478c <init_tim2_for_delay+0x54>)
 8004758:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->DIER |= TIM_DIER_UIE;
 800475a:	2380      	movs	r3, #128	; 0x80
 800475c:	05db      	lsls	r3, r3, #23
 800475e:	2280      	movs	r2, #128	; 0x80
 8004760:	05d2      	lsls	r2, r2, #23
 8004762:	68d2      	ldr	r2, [r2, #12]
 8004764:	2101      	movs	r1, #1
 8004766:	430a      	orrs	r2, r1
 8004768:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 800476a:	200f      	movs	r0, #15
 800476c:	f7ff fefa 	bl	8004564 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 8004770:	2101      	movs	r1, #1
 8004772:	200f      	movs	r0, #15
 8004774:	f7ff ff0c 	bl	8004590 <NVIC_SetPriority>
	TIM2->CR1 = TIM_CR1_CEN;
 8004778:	2380      	movs	r3, #128	; 0x80
 800477a:	05db      	lsls	r3, r3, #23
 800477c:	2201      	movs	r2, #1
 800477e:	601a      	str	r2, [r3, #0]
}
 8004780:	46c0      	nop			; (mov r8, r8)
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	40021000 	.word	0x40021000
 800478c:	00001388 	.word	0x00001388

08004790 <ds_reset_pulse>:

uint8_t ds_reset_pulse()
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
	uint8_t result;
	if((PORT_DS18B20->IDR & (1 << PIN_DS18B20)) == 0)
 8004796:	4b1d      	ldr	r3, [pc, #116]	; (800480c <ds_reset_pulse+0x7c>)
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	2380      	movs	r3, #128	; 0x80
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4013      	ands	r3, r2
 80047a0:	d101      	bne.n	80047a6 <ds_reset_pulse+0x16>
		return 2;                     //    
 80047a2:	2302      	movs	r3, #2
 80047a4:	e02e      	b.n	8004804 <ds_reset_pulse+0x74>
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);            //   
 80047a6:	4b19      	ldr	r3, [pc, #100]	; (800480c <ds_reset_pulse+0x7c>)
 80047a8:	4a18      	ldr	r2, [pc, #96]	; (800480c <ds_reset_pulse+0x7c>)
 80047aa:	6952      	ldr	r2, [r2, #20]
 80047ac:	4918      	ldr	r1, [pc, #96]	; (8004810 <ds_reset_pulse+0x80>)
 80047ae:	400a      	ands	r2, r1
 80047b0:	615a      	str	r2, [r3, #20]
	TIM3->CNT = 0;
 80047b2:	4b18      	ldr	r3, [pc, #96]	; (8004814 <ds_reset_pulse+0x84>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM3->CNT < 480) {};        // 480 
 80047b8:	46c0      	nop			; (mov r8, r8)
 80047ba:	4b16      	ldr	r3, [pc, #88]	; (8004814 <ds_reset_pulse+0x84>)
 80047bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047be:	23e0      	movs	r3, #224	; 0xe0
 80047c0:	33ff      	adds	r3, #255	; 0xff
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d9f9      	bls.n	80047ba <ds_reset_pulse+0x2a>
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);            // 
 80047c6:	4b11      	ldr	r3, [pc, #68]	; (800480c <ds_reset_pulse+0x7c>)
 80047c8:	4a10      	ldr	r2, [pc, #64]	; (800480c <ds_reset_pulse+0x7c>)
 80047ca:	6952      	ldr	r2, [r2, #20]
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	0089      	lsls	r1, r1, #2
 80047d0:	430a      	orrs	r2, r1
 80047d2:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 530) {};        // 70 
 80047d4:	46c0      	nop			; (mov r8, r8)
 80047d6:	4b0f      	ldr	r3, [pc, #60]	; (8004814 <ds_reset_pulse+0x84>)
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	4a0f      	ldr	r2, [pc, #60]	; (8004818 <ds_reset_pulse+0x88>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d9fa      	bls.n	80047d6 <ds_reset_pulse+0x46>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) << PIN_DS18B20;     // 
 80047e0:	4b0a      	ldr	r3, [pc, #40]	; (800480c <ds_reset_pulse+0x7c>)
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	1dfb      	adds	r3, r7, #7
 80047e6:	2200      	movs	r2, #0
 80047e8:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 960) {};        //  
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	4b09      	ldr	r3, [pc, #36]	; (8004814 <ds_reset_pulse+0x84>)
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	4a0a      	ldr	r2, [pc, #40]	; (800481c <ds_reset_pulse+0x8c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d9fa      	bls.n	80047ec <ds_reset_pulse+0x5c>
	if(result)
 80047f6:	1dfb      	adds	r3, r7, #7
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <ds_reset_pulse+0x72>
	   return 1;                     //  
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <ds_reset_pulse+0x74>
	return 0;                         // 
 8004802:	2300      	movs	r3, #0
}
 8004804:	0018      	movs	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	b002      	add	sp, #8
 800480a:	bd80      	pop	{r7, pc}
 800480c:	48000400 	.word	0x48000400
 8004810:	fffffdff 	.word	0xfffffdff
 8004814:	40000400 	.word	0x40000400
 8004818:	00000211 	.word	0x00000211
 800481c:	000003bf 	.word	0x000003bf

08004820 <ds_write_bit>:


void ds_write_bit(uint8_t bit)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	0002      	movs	r2, r0
 8004828:	1dfb      	adds	r3, r7, #7
 800482a:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 800482c:	4b14      	ldr	r3, [pc, #80]	; (8004880 <ds_write_bit+0x60>)
 800482e:	2200      	movs	r2, #0
 8004830:	625a      	str	r2, [r3, #36]	; 0x24
    PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);        //   
 8004832:	4b14      	ldr	r3, [pc, #80]	; (8004884 <ds_write_bit+0x64>)
 8004834:	4a13      	ldr	r2, [pc, #76]	; (8004884 <ds_write_bit+0x64>)
 8004836:	6952      	ldr	r2, [r2, #20]
 8004838:	4913      	ldr	r1, [pc, #76]	; (8004888 <ds_write_bit+0x68>)
 800483a:	400a      	ands	r2, r1
 800483c:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 2) {};     // 1 
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	4b0f      	ldr	r3, [pc, #60]	; (8004880 <ds_write_bit+0x60>)
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	2b01      	cmp	r3, #1
 8004846:	d9fb      	bls.n	8004840 <ds_write_bit+0x20>
    if(bit)
 8004848:	1dfb      	adds	r3, r7, #7
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d006      	beq.n	800485e <ds_write_bit+0x3e>
	  PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);     //  1,   
 8004850:	4b0c      	ldr	r3, [pc, #48]	; (8004884 <ds_write_bit+0x64>)
 8004852:	4a0c      	ldr	r2, [pc, #48]	; (8004884 <ds_write_bit+0x64>)
 8004854:	6952      	ldr	r2, [r2, #20]
 8004856:	2180      	movs	r1, #128	; 0x80
 8004858:	0089      	lsls	r1, r1, #2
 800485a:	430a      	orrs	r2, r1
 800485c:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 60) {};    // 60 
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	4b07      	ldr	r3, [pc, #28]	; (8004880 <ds_write_bit+0x60>)
 8004862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004864:	2b3b      	cmp	r3, #59	; 0x3b
 8004866:	d9fb      	bls.n	8004860 <ds_write_bit+0x40>
    PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);        // 
 8004868:	4b06      	ldr	r3, [pc, #24]	; (8004884 <ds_write_bit+0x64>)
 800486a:	4a06      	ldr	r2, [pc, #24]	; (8004884 <ds_write_bit+0x64>)
 800486c:	6952      	ldr	r2, [r2, #20]
 800486e:	2180      	movs	r1, #128	; 0x80
 8004870:	0089      	lsls	r1, r1, #2
 8004872:	430a      	orrs	r2, r1
 8004874:	615a      	str	r2, [r3, #20]
}
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	46bd      	mov	sp, r7
 800487a:	b002      	add	sp, #8
 800487c:	bd80      	pop	{r7, pc}
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	40000400 	.word	0x40000400
 8004884:	48000400 	.word	0x48000400
 8004888:	fffffdff 	.word	0xfffffdff

0800488c <ds_write_byte>:

void ds_write_byte(uint8_t byte)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	0002      	movs	r2, r0
 8004894:	1dfb      	adds	r3, r7, #7
 8004896:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++)
 8004898:	230f      	movs	r3, #15
 800489a:	18fb      	adds	r3, r7, r3
 800489c:	2200      	movs	r2, #0
 800489e:	701a      	strb	r2, [r3, #0]
 80048a0:	e016      	b.n	80048d0 <ds_write_byte+0x44>
		ds_write_bit( byte & (1<<i));
 80048a2:	230f      	movs	r3, #15
 80048a4:	18fb      	adds	r3, r7, r3
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	2201      	movs	r2, #1
 80048aa:	409a      	lsls	r2, r3
 80048ac:	0013      	movs	r3, r2
 80048ae:	b25b      	sxtb	r3, r3
 80048b0:	1dfa      	adds	r2, r7, #7
 80048b2:	7812      	ldrb	r2, [r2, #0]
 80048b4:	b252      	sxtb	r2, r2
 80048b6:	4013      	ands	r3, r2
 80048b8:	b25b      	sxtb	r3, r3
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	0018      	movs	r0, r3
 80048be:	f7ff ffaf 	bl	8004820 <ds_write_bit>
	for(uint8_t i = 0; i < 8; i++)
 80048c2:	230f      	movs	r3, #15
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	781a      	ldrb	r2, [r3, #0]
 80048c8:	230f      	movs	r3, #15
 80048ca:	18fb      	adds	r3, r7, r3
 80048cc:	3201      	adds	r2, #1
 80048ce:	701a      	strb	r2, [r3, #0]
 80048d0:	230f      	movs	r3, #15
 80048d2:	18fb      	adds	r3, r7, r3
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	2b07      	cmp	r3, #7
 80048d8:	d9e3      	bls.n	80048a2 <ds_write_byte+0x16>
}
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	46bd      	mov	sp, r7
 80048de:	b004      	add	sp, #16
 80048e0:	bd80      	pop	{r7, pc}
	...

080048e4 <ds_read_bit>:

uint8_t ds_read_bit()
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
	uint8_t result;
	TIM3->CNT=0;
 80048ea:	4b16      	ldr	r3, [pc, #88]	; (8004944 <ds_read_bit+0x60>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	625a      	str	r2, [r3, #36]	; 0x24
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);                  //   
 80048f0:	4b15      	ldr	r3, [pc, #84]	; (8004948 <ds_read_bit+0x64>)
 80048f2:	4a15      	ldr	r2, [pc, #84]	; (8004948 <ds_read_bit+0x64>)
 80048f4:	6952      	ldr	r2, [r2, #20]
 80048f6:	4915      	ldr	r1, [pc, #84]	; (800494c <ds_read_bit+0x68>)
 80048f8:	400a      	ands	r2, r1
 80048fa:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 2) {};
 80048fc:	46c0      	nop			; (mov r8, r8)
 80048fe:	4b11      	ldr	r3, [pc, #68]	; (8004944 <ds_read_bit+0x60>)
 8004900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004902:	2b01      	cmp	r3, #1
 8004904:	d9fb      	bls.n	80048fe <ds_read_bit+0x1a>
	PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);                  // 
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <ds_read_bit+0x64>)
 8004908:	4a0f      	ldr	r2, [pc, #60]	; (8004948 <ds_read_bit+0x64>)
 800490a:	6952      	ldr	r2, [r2, #20]
 800490c:	2180      	movs	r1, #128	; 0x80
 800490e:	0089      	lsls	r1, r1, #2
 8004910:	430a      	orrs	r2, r1
 8004912:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 15) {};              // 15 
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	4b0b      	ldr	r3, [pc, #44]	; (8004944 <ds_read_bit+0x60>)
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491a:	2b0e      	cmp	r3, #14
 800491c:	d9fb      	bls.n	8004916 <ds_read_bit+0x32>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) >> PIN_DS18B20;  // 
 800491e:	4b0a      	ldr	r3, [pc, #40]	; (8004948 <ds_read_bit+0x64>)
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	0a5b      	lsrs	r3, r3, #9
 8004924:	b2da      	uxtb	r2, r3
 8004926:	1dfb      	adds	r3, r7, #7
 8004928:	2101      	movs	r1, #1
 800492a:	400a      	ands	r2, r1
 800492c:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 60 ) {};             // 
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	4b04      	ldr	r3, [pc, #16]	; (8004944 <ds_read_bit+0x60>)
 8004932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004934:	2b3b      	cmp	r3, #59	; 0x3b
 8004936:	d9fb      	bls.n	8004930 <ds_read_bit+0x4c>
	return result;                          // 
 8004938:	1dfb      	adds	r3, r7, #7
 800493a:	781b      	ldrb	r3, [r3, #0]
}
 800493c:	0018      	movs	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	b002      	add	sp, #8
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40000400 	.word	0x40000400
 8004948:	48000400 	.word	0x48000400
 800494c:	fffffdff 	.word	0xfffffdff

08004950 <ds_read_byte>:

uint8_t ds_read_byte()
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
	uint8_t i,result = 0;
 8004956:	1dbb      	adds	r3, r7, #6
 8004958:	2200      	movs	r2, #0
 800495a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 800495c:	1dfb      	adds	r3, r7, #7
 800495e:	2200      	movs	r2, #0
 8004960:	701a      	strb	r2, [r3, #0]
 8004962:	e014      	b.n	800498e <ds_read_byte+0x3e>
		result |= (ds_read_bit() << i);
 8004964:	f7ff ffbe 	bl	80048e4 <ds_read_bit>
 8004968:	0003      	movs	r3, r0
 800496a:	001a      	movs	r2, r3
 800496c:	1dfb      	adds	r3, r7, #7
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	409a      	lsls	r2, r3
 8004972:	0013      	movs	r3, r2
 8004974:	b25a      	sxtb	r2, r3
 8004976:	1dbb      	adds	r3, r7, #6
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	b25b      	sxtb	r3, r3
 800497c:	4313      	orrs	r3, r2
 800497e:	b25a      	sxtb	r2, r3
 8004980:	1dbb      	adds	r3, r7, #6
 8004982:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8004984:	1dfb      	adds	r3, r7, #7
 8004986:	781a      	ldrb	r2, [r3, #0]
 8004988:	1dfb      	adds	r3, r7, #7
 800498a:	3201      	adds	r2, #1
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	1dfb      	adds	r3, r7, #7
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b07      	cmp	r3, #7
 8004994:	d9e6      	bls.n	8004964 <ds_read_byte+0x14>
	return result;
 8004996:	1dbb      	adds	r3, r7, #6
 8004998:	781b      	ldrb	r3, [r3, #0]
}
 800499a:	0018      	movs	r0, r3
 800499c:	46bd      	mov	sp, r7
 800499e:	b002      	add	sp, #8
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <TIM_on_1sec>:

void TIM_on_1sec() {
 80049a2:	b580      	push	{r7, lr}
 80049a4:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 80049a6:	2380      	movs	r3, #128	; 0x80
 80049a8:	05db      	lsls	r3, r3, #23
 80049aa:	2200      	movs	r2, #0
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CR1 = TIM_CR1_CEN;
 80049ae:	2380      	movs	r3, #128	; 0x80
 80049b0:	05db      	lsls	r3, r3, #23
 80049b2:	2201      	movs	r2, #1
 80049b4:	601a      	str	r2, [r3, #0]
}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <temperature_measurment_start>:

void temperature_measurment_start() {
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN_DS18B20);          //                                         /
 80049c0:	2380      	movs	r3, #128	; 0x80
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	0018      	movs	r0, r3
 80049c6:	f7ff fee3 	bl	8004790 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 80049ca:	20cc      	movs	r0, #204	; 0xcc
 80049cc:	f7ff ff5e 	bl	800488c <ds_write_byte>
	ds_write_byte(CONVERT_TEMP);      // 
 80049d0:	2044      	movs	r0, #68	; 0x44
 80049d2:	f7ff ff5b 	bl	800488c <ds_write_byte>
	TIM_on_1sec();               //   
 80049d6:	f7ff ffe4 	bl	80049a2 <TIM_on_1sec>
}
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <temprepature_measurment_read>:

void temprepature_measurment_read() {
 80049e0:	b590      	push	{r4, r7, lr}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
	ds_reset_pulse();          //  
 80049e6:	f7ff fed3 	bl	8004790 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 80049ea:	20cc      	movs	r0, #204	; 0xcc
 80049ec:	f7ff ff4e 	bl	800488c <ds_write_byte>
	ds_write_byte(READ_DATA_COMAND);      //,    9   
 80049f0:	20be      	movs	r0, #190	; 0xbe
 80049f2:	f7ff ff4b 	bl	800488c <ds_write_byte>
	for(int i = 0; i < 9; i++ )           // 9   
 80049f6:	2300      	movs	r3, #0
 80049f8:	607b      	str	r3, [r7, #4]
 80049fa:	e00b      	b.n	8004a14 <temprepature_measurment_read+0x34>
		ds_buff[i] = ds_read_byte();
 80049fc:	f7ff ffa8 	bl	8004950 <ds_read_byte>
 8004a00:	0003      	movs	r3, r0
 8004a02:	0019      	movs	r1, r3
 8004a04:	4a18      	ldr	r2, [pc, #96]	; (8004a68 <temprepature_measurment_read+0x88>)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	18d3      	adds	r3, r2, r3
 8004a0a:	1c0a      	adds	r2, r1, #0
 8004a0c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 9; i++ )           // 9   
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	3301      	adds	r3, #1
 8004a12:	607b      	str	r3, [r7, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b08      	cmp	r3, #8
 8004a18:	ddf0      	ble.n	80049fc <temprepature_measurment_read+0x1c>
	temp = ds_buff[1];
 8004a1a:	4b13      	ldr	r3, [pc, #76]	; (8004a68 <temprepature_measurment_read+0x88>)
 8004a1c:	785b      	ldrb	r3, [r3, #1]
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	4b12      	ldr	r3, [pc, #72]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a22:	801a      	strh	r2, [r3, #0]
	temp = temp << 8;
 8004a24:	4b11      	ldr	r3, [pc, #68]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a26:	881b      	ldrh	r3, [r3, #0]
 8004a28:	021b      	lsls	r3, r3, #8
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	4b0f      	ldr	r3, [pc, #60]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a2e:	801a      	strh	r2, [r3, #0]
	temp |= ds_buff[0];
 8004a30:	4b0d      	ldr	r3, [pc, #52]	; (8004a68 <temprepature_measurment_read+0x88>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	4b0d      	ldr	r3, [pc, #52]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a38:	881b      	ldrh	r3, [r3, #0]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	4b0b      	ldr	r3, [pc, #44]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a40:	801a      	strh	r2, [r3, #0]
	temperatures.curr_temperature = temp * 0.0625;
 8004a42:	4b0a      	ldr	r3, [pc, #40]	; (8004a6c <temprepature_measurment_read+0x8c>)
 8004a44:	881b      	ldrh	r3, [r3, #0]
 8004a46:	0018      	movs	r0, r3
 8004a48:	f7fd fe4a 	bl	80026e0 <__aeabi_i2d>
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <temprepature_measurment_read+0x90>)
 8004a50:	f7fd f85c 	bl	8001b0c <__aeabi_dmul>
 8004a54:	0003      	movs	r3, r0
 8004a56:	000c      	movs	r4, r1
 8004a58:	4a06      	ldr	r2, [pc, #24]	; (8004a74 <temprepature_measurment_read+0x94>)
 8004a5a:	6013      	str	r3, [r2, #0]
 8004a5c:	6054      	str	r4, [r2, #4]
}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	46bd      	mov	sp, r7
 8004a62:	b003      	add	sp, #12
 8004a64:	bd90      	pop	{r4, r7, pc}
 8004a66:	46c0      	nop			; (mov r8, r8)
 8004a68:	20000d14 	.word	0x20000d14
 8004a6c:	20000d1e 	.word	0x20000d1e
 8004a70:	3fb00000 	.word	0x3fb00000
 8004a74:	200000b0 	.word	0x200000b0

08004a78 <NVIC_EnableIRQ>:
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	0002      	movs	r2, r0
 8004a80:	1dfb      	adds	r3, r7, #7
 8004a82:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004a84:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <NVIC_EnableIRQ+0x28>)
 8004a86:	1dfa      	adds	r2, r7, #7
 8004a88:	7812      	ldrb	r2, [r2, #0]
 8004a8a:	0011      	movs	r1, r2
 8004a8c:	221f      	movs	r2, #31
 8004a8e:	400a      	ands	r2, r1
 8004a90:	2101      	movs	r1, #1
 8004a92:	4091      	lsls	r1, r2
 8004a94:	000a      	movs	r2, r1
 8004a96:	601a      	str	r2, [r3, #0]
}
 8004a98:	46c0      	nop			; (mov r8, r8)
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	e000e100 	.word	0xe000e100

08004aa4 <NVIC_SetPriority>:
{
 8004aa4:	b5b0      	push	{r4, r5, r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	0002      	movs	r2, r0
 8004aac:	6039      	str	r1, [r7, #0]
 8004aae:	1dfb      	adds	r3, r7, #7
 8004ab0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8004ab2:	1dfb      	adds	r3, r7, #7
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ab8:	d932      	bls.n	8004b20 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004aba:	4c2f      	ldr	r4, [pc, #188]	; (8004b78 <NVIC_SetPriority+0xd4>)
 8004abc:	1dfb      	adds	r3, r7, #7
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	001a      	movs	r2, r3
 8004ac2:	230f      	movs	r3, #15
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	3b08      	subs	r3, #8
 8004ac8:	0899      	lsrs	r1, r3, #2
 8004aca:	4a2b      	ldr	r2, [pc, #172]	; (8004b78 <NVIC_SetPriority+0xd4>)
 8004acc:	1dfb      	adds	r3, r7, #7
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	230f      	movs	r3, #15
 8004ad4:	4003      	ands	r3, r0
 8004ad6:	3b08      	subs	r3, #8
 8004ad8:	089b      	lsrs	r3, r3, #2
 8004ada:	3306      	adds	r3, #6
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	18d3      	adds	r3, r2, r3
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	1dfa      	adds	r2, r7, #7
 8004ae6:	7812      	ldrb	r2, [r2, #0]
 8004ae8:	0010      	movs	r0, r2
 8004aea:	2203      	movs	r2, #3
 8004aec:	4002      	ands	r2, r0
 8004aee:	00d2      	lsls	r2, r2, #3
 8004af0:	20ff      	movs	r0, #255	; 0xff
 8004af2:	4090      	lsls	r0, r2
 8004af4:	0002      	movs	r2, r0
 8004af6:	43d2      	mvns	r2, r2
 8004af8:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	019b      	lsls	r3, r3, #6
 8004afe:	20ff      	movs	r0, #255	; 0xff
 8004b00:	4018      	ands	r0, r3
 8004b02:	1dfb      	adds	r3, r7, #7
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	001d      	movs	r5, r3
 8004b08:	2303      	movs	r3, #3
 8004b0a:	402b      	ands	r3, r5
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	4098      	lsls	r0, r3
 8004b10:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b12:	431a      	orrs	r2, r3
 8004b14:	1d8b      	adds	r3, r1, #6
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	18e3      	adds	r3, r4, r3
 8004b1a:	3304      	adds	r3, #4
 8004b1c:	601a      	str	r2, [r3, #0]
}
 8004b1e:	e027      	b.n	8004b70 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b20:	4c16      	ldr	r4, [pc, #88]	; (8004b7c <NVIC_SetPriority+0xd8>)
 8004b22:	1dfb      	adds	r3, r7, #7
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	b25b      	sxtb	r3, r3
 8004b28:	089b      	lsrs	r3, r3, #2
 8004b2a:	4914      	ldr	r1, [pc, #80]	; (8004b7c <NVIC_SetPriority+0xd8>)
 8004b2c:	1dfa      	adds	r2, r7, #7
 8004b2e:	7812      	ldrb	r2, [r2, #0]
 8004b30:	b252      	sxtb	r2, r2
 8004b32:	0892      	lsrs	r2, r2, #2
 8004b34:	32c0      	adds	r2, #192	; 0xc0
 8004b36:	0092      	lsls	r2, r2, #2
 8004b38:	5852      	ldr	r2, [r2, r1]
 8004b3a:	1df9      	adds	r1, r7, #7
 8004b3c:	7809      	ldrb	r1, [r1, #0]
 8004b3e:	0008      	movs	r0, r1
 8004b40:	2103      	movs	r1, #3
 8004b42:	4001      	ands	r1, r0
 8004b44:	00c9      	lsls	r1, r1, #3
 8004b46:	20ff      	movs	r0, #255	; 0xff
 8004b48:	4088      	lsls	r0, r1
 8004b4a:	0001      	movs	r1, r0
 8004b4c:	43c9      	mvns	r1, r1
 8004b4e:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	0192      	lsls	r2, r2, #6
 8004b54:	20ff      	movs	r0, #255	; 0xff
 8004b56:	4010      	ands	r0, r2
 8004b58:	1dfa      	adds	r2, r7, #7
 8004b5a:	7812      	ldrb	r2, [r2, #0]
 8004b5c:	0015      	movs	r5, r2
 8004b5e:	2203      	movs	r2, #3
 8004b60:	402a      	ands	r2, r5
 8004b62:	00d2      	lsls	r2, r2, #3
 8004b64:	4090      	lsls	r0, r2
 8004b66:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	33c0      	adds	r3, #192	; 0xc0
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	511a      	str	r2, [r3, r4]
}
 8004b70:	46c0      	nop			; (mov r8, r8)
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b002      	add	sp, #8
 8004b76:	bdb0      	pop	{r4, r5, r7, pc}
 8004b78:	e000ed00 	.word	0xe000ed00
 8004b7c:	e000e100 	.word	0xe000e100

08004b80 <TIM16_IRQHandler>:
 *      Author: denlo
 */

#include "init_TEC_throght_relay.h"

void TIM16_IRQHandler(void) {
 8004b80:	b5b0      	push	{r4, r5, r7, lr}
 8004b82:	af00      	add	r7, sp, #0
	TIM16->SR &= ~TIM_SR_UIF;
 8004b84:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <TIM16_IRQHandler+0x70>)
 8004b86:	4a1a      	ldr	r2, [pc, #104]	; (8004bf0 <TIM16_IRQHandler+0x70>)
 8004b88:	6912      	ldr	r2, [r2, #16]
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	438a      	bics	r2, r1
 8004b8e:	611a      	str	r2, [r3, #16]
	TIM16->CR1 &= ~TIM_CR1_CEN;
 8004b90:	4b17      	ldr	r3, [pc, #92]	; (8004bf0 <TIM16_IRQHandler+0x70>)
 8004b92:	4a17      	ldr	r2, [pc, #92]	; (8004bf0 <TIM16_IRQHandler+0x70>)
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	2101      	movs	r1, #1
 8004b98:	438a      	bics	r2, r1
 8004b9a:	601a      	str	r2, [r3, #0]
	if(regulate_status == WAIT_TEMPERATURE_SET) {
 8004b9c:	4b15      	ldr	r3, [pc, #84]	; (8004bf4 <TIM16_IRQHandler+0x74>)
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b05      	cmp	r3, #5
 8004ba2:	d122      	bne.n	8004bea <TIM16_IRQHandler+0x6a>
		if(temperatures.aim_temperature - temperatures.curr_temperature > 0.7) {
 8004ba4:	4b14      	ldr	r3, [pc, #80]	; (8004bf8 <TIM16_IRQHandler+0x78>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f7fd fd99 	bl	80026e0 <__aeabi_i2d>
 8004bae:	4b12      	ldr	r3, [pc, #72]	; (8004bf8 <TIM16_IRQHandler+0x78>)
 8004bb0:	685c      	ldr	r4, [r3, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	001a      	movs	r2, r3
 8004bb6:	0023      	movs	r3, r4
 8004bb8:	f7fd fa28 	bl	800200c <__aeabi_dsub>
 8004bbc:	0003      	movs	r3, r0
 8004bbe:	000c      	movs	r4, r1
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	0021      	movs	r1, r4
 8004bc4:	4a0d      	ldr	r2, [pc, #52]	; (8004bfc <TIM16_IRQHandler+0x7c>)
 8004bc6:	4b0e      	ldr	r3, [pc, #56]	; (8004c00 <TIM16_IRQHandler+0x80>)
 8004bc8:	f7fb fb54 	bl	8000274 <__aeabi_dcmpgt>
 8004bcc:	1e03      	subs	r3, r0, #0
 8004bce:	d003      	beq.n	8004bd8 <TIM16_IRQHandler+0x58>
			regulate_status = HEATING;
 8004bd0:	4b08      	ldr	r3, [pc, #32]	; (8004bf4 <TIM16_IRQHandler+0x74>)
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	701a      	strb	r2, [r3, #0]
			return;
 8004bd6:	e008      	b.n	8004bea <TIM16_IRQHandler+0x6a>
		}
		regulate_status = MAINTENANCE;
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <TIM16_IRQHandler+0x74>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]
		TIM16_set_wait_time(4.5f);
 8004bde:	2300      	movs	r3, #0
 8004be0:	4c08      	ldr	r4, [pc, #32]	; (8004c04 <TIM16_IRQHandler+0x84>)
 8004be2:	0018      	movs	r0, r3
 8004be4:	0021      	movs	r1, r4
 8004be6:	f000 f9d5 	bl	8004f94 <TIM16_set_wait_time>
	}
}
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bdb0      	pop	{r4, r5, r7, pc}
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	40014400 	.word	0x40014400
 8004bf4:	20000092 	.word	0x20000092
 8004bf8:	200000b0 	.word	0x200000b0
 8004bfc:	66666666 	.word	0x66666666
 8004c00:	3fe66666 	.word	0x3fe66666
 8004c04:	40120000 	.word	0x40120000

08004c08 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF;
 8004c0c:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <TIM6_DAC_IRQHandler+0x50>)
 8004c0e:	4a12      	ldr	r2, [pc, #72]	; (8004c58 <TIM6_DAC_IRQHandler+0x50>)
 8004c10:	6912      	ldr	r2, [r2, #16]
 8004c12:	2101      	movs	r1, #1
 8004c14:	438a      	bics	r2, r1
 8004c16:	611a      	str	r2, [r3, #16]
	TIM6->CR1 &= ~TIM_CR1_CEN;
 8004c18:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <TIM6_DAC_IRQHandler+0x50>)
 8004c1a:	4a0f      	ldr	r2, [pc, #60]	; (8004c58 <TIM6_DAC_IRQHandler+0x50>)
 8004c1c:	6812      	ldr	r2, [r2, #0]
 8004c1e:	2101      	movs	r1, #1
 8004c20:	438a      	bics	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]
	relay_off();
 8004c24:	f000 f908 	bl	8004e38 <relay_off>
	if(temperatures.aim_temperature == 255)
 8004c28:	4b0c      	ldr	r3, [pc, #48]	; (8004c5c <TIM6_DAC_IRQHandler+0x54>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2bff      	cmp	r3, #255	; 0xff
 8004c2e:	d102      	bne.n	8004c36 <TIM6_DAC_IRQHandler+0x2e>
		regulate_status = WAITING;
 8004c30:	4b0b      	ldr	r3, [pc, #44]	; (8004c60 <TIM6_DAC_IRQHandler+0x58>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	701a      	strb	r2, [r3, #0]
	if(regulate_status == PROCESS){
 8004c36:	4b0a      	ldr	r3, [pc, #40]	; (8004c60 <TIM6_DAC_IRQHandler+0x58>)
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	2b04      	cmp	r3, #4
 8004c3c:	d108      	bne.n	8004c50 <TIM6_DAC_IRQHandler+0x48>
		regulate_status = WAIT_TEMPERATURE_SET;
 8004c3e:	4b08      	ldr	r3, [pc, #32]	; (8004c60 <TIM6_DAC_IRQHandler+0x58>)
 8004c40:	2205      	movs	r2, #5
 8004c42:	701a      	strb	r2, [r3, #0]
		TIM16->CR1 |= TIM_CR1_CEN;
 8004c44:	4b07      	ldr	r3, [pc, #28]	; (8004c64 <TIM6_DAC_IRQHandler+0x5c>)
 8004c46:	4a07      	ldr	r2, [pc, #28]	; (8004c64 <TIM6_DAC_IRQHandler+0x5c>)
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	601a      	str	r2, [r3, #0]
	}
}
 8004c50:	46c0      	nop			; (mov r8, r8)
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	40001000 	.word	0x40001000
 8004c5c:	200000b0 	.word	0x200000b0
 8004c60:	20000092 	.word	0x20000092
 8004c64:	40014400 	.word	0x40014400

08004c68 <Relay_regulating>:

void Relay_regulating() {
 8004c68:	b5b0      	push	{r4, r5, r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
	if(program_status == STATUS_TURN_OFF)
 8004c6e:	4b62      	ldr	r3, [pc, #392]	; (8004df8 <Relay_regulating+0x190>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d100      	bne.n	8004c78 <Relay_regulating+0x10>
 8004c76:	e0ba      	b.n	8004dee <Relay_regulating+0x186>
		return;

	double time_heat = 0;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	2400      	movs	r4, #0
 8004c7c:	60bb      	str	r3, [r7, #8]
 8004c7e:	60fc      	str	r4, [r7, #12]

	switch(regulate_status) {
 8004c80:	4b5e      	ldr	r3, [pc, #376]	; (8004dfc <Relay_regulating+0x194>)
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d00c      	beq.n	8004ca2 <Relay_regulating+0x3a>
 8004c88:	dc02      	bgt.n	8004c90 <Relay_regulating+0x28>
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d006      	beq.n	8004c9c <Relay_regulating+0x34>
 8004c8e:	e0af      	b.n	8004df0 <Relay_regulating+0x188>
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d061      	beq.n	8004d58 <Relay_regulating+0xf0>
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d100      	bne.n	8004c9a <Relay_regulating+0x32>
 8004c98:	e09f      	b.n	8004dda <Relay_regulating+0x172>
 8004c9a:	e0a9      	b.n	8004df0 <Relay_regulating+0x188>
		case WAITING:
			relay_off();
 8004c9c:	f000 f8cc 	bl	8004e38 <relay_off>
			break;
 8004ca0:	e0a6      	b.n	8004df0 <Relay_regulating+0x188>
		case MAINTENANCE:
			if(temperatures.curr_temperature < (temperatures.aim_temperature - (0.25-(temperatures.aim_temperature - ROOM_TEMPERATURE)*MAINTENANCE_COEF) )) {
 8004ca2:	4b57      	ldr	r3, [pc, #348]	; (8004e00 <Relay_regulating+0x198>)
 8004ca4:	681c      	ldr	r4, [r3, #0]
 8004ca6:	685d      	ldr	r5, [r3, #4]
 8004ca8:	4b55      	ldr	r3, [pc, #340]	; (8004e00 <Relay_regulating+0x198>)
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f7fd fd17 	bl	80026e0 <__aeabi_i2d>
 8004cb2:	6038      	str	r0, [r7, #0]
 8004cb4:	6079      	str	r1, [r7, #4]
 8004cb6:	4b52      	ldr	r3, [pc, #328]	; (8004e00 <Relay_regulating+0x198>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	3b1b      	subs	r3, #27
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f7fb ff91 	bl	8000be4 <__aeabi_i2f>
 8004cc2:	1c03      	adds	r3, r0, #0
 8004cc4:	494f      	ldr	r1, [pc, #316]	; (8004e04 <Relay_regulating+0x19c>)
 8004cc6:	1c18      	adds	r0, r3, #0
 8004cc8:	f7fb fcb0 	bl	800062c <__aeabi_fmul>
 8004ccc:	1c03      	adds	r3, r0, #0
 8004cce:	1c18      	adds	r0, r3, #0
 8004cd0:	f7fd fd80 	bl	80027d4 <__aeabi_f2d>
 8004cd4:	0002      	movs	r2, r0
 8004cd6:	000b      	movs	r3, r1
 8004cd8:	2000      	movs	r0, #0
 8004cda:	494b      	ldr	r1, [pc, #300]	; (8004e08 <Relay_regulating+0x1a0>)
 8004cdc:	f7fd f996 	bl	800200c <__aeabi_dsub>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	000b      	movs	r3, r1
 8004ce4:	6838      	ldr	r0, [r7, #0]
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	f7fd f990 	bl	800200c <__aeabi_dsub>
 8004cec:	0002      	movs	r2, r0
 8004cee:	000b      	movs	r3, r1
 8004cf0:	0020      	movs	r0, r4
 8004cf2:	0029      	movs	r1, r5
 8004cf4:	f7fb faaa 	bl	800024c <__aeabi_dcmplt>
 8004cf8:	1e03      	subs	r3, r0, #0
 8004cfa:	d100      	bne.n	8004cfe <Relay_regulating+0x96>
				TIM6->ARR = 1000 * (1 + (temperatures.aim_temperature - ROOM_TEMPERATURE)*5*MAINTENANCE_COEF);
				relay_on();
				TIM6->CR1 |= TIM_CR1_CEN;
				regulate_status = PROCESS;
			}
			break;
 8004cfc:	e078      	b.n	8004df0 <Relay_regulating+0x188>
				TIM6->ARR = 1000 * (1 + (temperatures.aim_temperature - ROOM_TEMPERATURE)*5*MAINTENANCE_COEF);
 8004cfe:	4c43      	ldr	r4, [pc, #268]	; (8004e0c <Relay_regulating+0x1a4>)
 8004d00:	4b3f      	ldr	r3, [pc, #252]	; (8004e00 <Relay_regulating+0x198>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	3b1b      	subs	r3, #27
 8004d06:	001a      	movs	r2, r3
 8004d08:	0013      	movs	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	189b      	adds	r3, r3, r2
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7fb ff68 	bl	8000be4 <__aeabi_i2f>
 8004d14:	1c03      	adds	r3, r0, #0
 8004d16:	493b      	ldr	r1, [pc, #236]	; (8004e04 <Relay_regulating+0x19c>)
 8004d18:	1c18      	adds	r0, r3, #0
 8004d1a:	f7fb fc87 	bl	800062c <__aeabi_fmul>
 8004d1e:	1c03      	adds	r3, r0, #0
 8004d20:	21fe      	movs	r1, #254	; 0xfe
 8004d22:	0589      	lsls	r1, r1, #22
 8004d24:	1c18      	adds	r0, r3, #0
 8004d26:	f7fb faef 	bl	8000308 <__aeabi_fadd>
 8004d2a:	1c03      	adds	r3, r0, #0
 8004d2c:	4938      	ldr	r1, [pc, #224]	; (8004e10 <Relay_regulating+0x1a8>)
 8004d2e:	1c18      	adds	r0, r3, #0
 8004d30:	f7fb fc7c 	bl	800062c <__aeabi_fmul>
 8004d34:	1c03      	adds	r3, r0, #0
 8004d36:	1c18      	adds	r0, r3, #0
 8004d38:	f7fb fab0 	bl	800029c <__aeabi_f2uiz>
 8004d3c:	0003      	movs	r3, r0
 8004d3e:	62e3      	str	r3, [r4, #44]	; 0x2c
				relay_on();
 8004d40:	f000 f86c 	bl	8004e1c <relay_on>
				TIM6->CR1 |= TIM_CR1_CEN;
 8004d44:	4b31      	ldr	r3, [pc, #196]	; (8004e0c <Relay_regulating+0x1a4>)
 8004d46:	4a31      	ldr	r2, [pc, #196]	; (8004e0c <Relay_regulating+0x1a4>)
 8004d48:	6812      	ldr	r2, [r2, #0]
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	601a      	str	r2, [r3, #0]
				regulate_status = PROCESS;
 8004d50:	4b2a      	ldr	r3, [pc, #168]	; (8004dfc <Relay_regulating+0x194>)
 8004d52:	2204      	movs	r2, #4
 8004d54:	701a      	strb	r2, [r3, #0]
			break;
 8004d56:	e04b      	b.n	8004df0 <Relay_regulating+0x188>
		case HEATING:
			time_heat = (temperatures.aim_temperature - temperatures.curr_temperature) / (0.65 - (temperatures.aim_temperature - ROOM_TEMPERATURE)*HEAT_COEF);
 8004d58:	4b29      	ldr	r3, [pc, #164]	; (8004e00 <Relay_regulating+0x198>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	f7fd fcbf 	bl	80026e0 <__aeabi_i2d>
 8004d62:	4b27      	ldr	r3, [pc, #156]	; (8004e00 <Relay_regulating+0x198>)
 8004d64:	685c      	ldr	r4, [r3, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	001a      	movs	r2, r3
 8004d6a:	0023      	movs	r3, r4
 8004d6c:	f7fd f94e 	bl	800200c <__aeabi_dsub>
 8004d70:	0003      	movs	r3, r0
 8004d72:	000c      	movs	r4, r1
 8004d74:	0025      	movs	r5, r4
 8004d76:	001c      	movs	r4, r3
 8004d78:	4b21      	ldr	r3, [pc, #132]	; (8004e00 <Relay_regulating+0x198>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	3b1b      	subs	r3, #27
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f7fb ff30 	bl	8000be4 <__aeabi_i2f>
 8004d84:	1c03      	adds	r3, r0, #0
 8004d86:	491f      	ldr	r1, [pc, #124]	; (8004e04 <Relay_regulating+0x19c>)
 8004d88:	1c18      	adds	r0, r3, #0
 8004d8a:	f7fb fc4f 	bl	800062c <__aeabi_fmul>
 8004d8e:	1c03      	adds	r3, r0, #0
 8004d90:	1c18      	adds	r0, r3, #0
 8004d92:	f7fd fd1f 	bl	80027d4 <__aeabi_f2d>
 8004d96:	0002      	movs	r2, r0
 8004d98:	000b      	movs	r3, r1
 8004d9a:	481e      	ldr	r0, [pc, #120]	; (8004e14 <Relay_regulating+0x1ac>)
 8004d9c:	491e      	ldr	r1, [pc, #120]	; (8004e18 <Relay_regulating+0x1b0>)
 8004d9e:	f7fd f935 	bl	800200c <__aeabi_dsub>
 8004da2:	0002      	movs	r2, r0
 8004da4:	000b      	movs	r3, r1
 8004da6:	0020      	movs	r0, r4
 8004da8:	0029      	movs	r1, r5
 8004daa:	f7fc fa7b 	bl	80012a4 <__aeabi_ddiv>
 8004dae:	0003      	movs	r3, r0
 8004db0:	000c      	movs	r4, r1
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	60fc      	str	r4, [r7, #12]

			TIM6_set_heat_time(time_heat);
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	68fc      	ldr	r4, [r7, #12]
 8004dba:	0018      	movs	r0, r3
 8004dbc:	0021      	movs	r1, r4
 8004dbe:	f000 f89f 	bl	8004f00 <TIM6_set_heat_time>
			relay_on();
 8004dc2:	f000 f82b 	bl	8004e1c <relay_on>
			TIM6->CR1 |= TIM_CR1_CEN;
 8004dc6:	4b11      	ldr	r3, [pc, #68]	; (8004e0c <Relay_regulating+0x1a4>)
 8004dc8:	4a10      	ldr	r2, [pc, #64]	; (8004e0c <Relay_regulating+0x1a4>)
 8004dca:	6812      	ldr	r2, [r2, #0]
 8004dcc:	2101      	movs	r1, #1
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	601a      	str	r2, [r3, #0]
			regulate_status = PROCESS;
 8004dd2:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <Relay_regulating+0x194>)
 8004dd4:	2204      	movs	r2, #4
 8004dd6:	701a      	strb	r2, [r3, #0]

			break;
 8004dd8:	e00a      	b.n	8004df0 <Relay_regulating+0x188>
		case HEATING_DURING_TIME:
			TIM6->CR1 |= TIM_CR1_CEN;
 8004dda:	4b0c      	ldr	r3, [pc, #48]	; (8004e0c <Relay_regulating+0x1a4>)
 8004ddc:	4a0b      	ldr	r2, [pc, #44]	; (8004e0c <Relay_regulating+0x1a4>)
 8004dde:	6812      	ldr	r2, [r2, #0]
 8004de0:	2101      	movs	r1, #1
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
			relay_on();
 8004de6:	f000 f819 	bl	8004e1c <relay_on>
			break;
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	e000      	b.n	8004df0 <Relay_regulating+0x188>
		return;
 8004dee:	46c0      	nop			; (mov r8, r8)
	}
}
 8004df0:	46bd      	mov	sp, r7
 8004df2:	b004      	add	sp, #16
 8004df4:	bdb0      	pop	{r4, r5, r7, pc}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	20000093 	.word	0x20000093
 8004dfc:	20000092 	.word	0x20000092
 8004e00:	200000b0 	.word	0x200000b0
 8004e04:	3bc49ba6 	.word	0x3bc49ba6
 8004e08:	3fd00000 	.word	0x3fd00000
 8004e0c:	40001000 	.word	0x40001000
 8004e10:	447a0000 	.word	0x447a0000
 8004e14:	cccccccd 	.word	0xcccccccd
 8004e18:	3fe4cccc 	.word	0x3fe4cccc

08004e1c <relay_on>:

void relay_on() {
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
	GPIOB->ODR |= GPIO_ODR_7;
 8004e20:	4b04      	ldr	r3, [pc, #16]	; (8004e34 <relay_on+0x18>)
 8004e22:	4a04      	ldr	r2, [pc, #16]	; (8004e34 <relay_on+0x18>)
 8004e24:	6952      	ldr	r2, [r2, #20]
 8004e26:	2180      	movs	r1, #128	; 0x80
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	615a      	str	r2, [r3, #20]
}
 8004e2c:	46c0      	nop			; (mov r8, r8)
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	48000400 	.word	0x48000400

08004e38 <relay_off>:

void relay_off() {
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~GPIO_ODR_7;
 8004e3c:	4b04      	ldr	r3, [pc, #16]	; (8004e50 <relay_off+0x18>)
 8004e3e:	4a04      	ldr	r2, [pc, #16]	; (8004e50 <relay_off+0x18>)
 8004e40:	6952      	ldr	r2, [r2, #20]
 8004e42:	2180      	movs	r1, #128	; 0x80
 8004e44:	438a      	bics	r2, r1
 8004e46:	615a      	str	r2, [r3, #20]
}
 8004e48:	46c0      	nop			; (mov r8, r8)
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	46c0      	nop			; (mov r8, r8)
 8004e50:	48000400 	.word	0x48000400

08004e54 <init_periphery_relay_regulating>:

void init_periphery_relay_regulating() {
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
	init_GPIO_for_relay();
 8004e58:	f000 f808 	bl	8004e6c <init_GPIO_for_relay>
	init_TIM6_for_Regulate_Time();
 8004e5c:	f000 f824 	bl	8004ea8 <init_TIM6_for_Regulate_Time>
	init_TIM16_for_wait_temp_set();
 8004e60:	f000 f86a 	bl	8004f38 <init_TIM16_for_wait_temp_set>
}
 8004e64:	46c0      	nop			; (mov r8, r8)
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <init_GPIO_for_relay>:

void init_GPIO_for_relay() {
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8004e70:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <init_GPIO_for_relay+0x34>)
 8004e72:	4a0b      	ldr	r2, [pc, #44]	; (8004ea0 <init_GPIO_for_relay+0x34>)
 8004e74:	6952      	ldr	r2, [r2, #20]
 8004e76:	2180      	movs	r1, #128	; 0x80
 8004e78:	02c9      	lsls	r1, r1, #11
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER7_0;
 8004e7e:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <init_GPIO_for_relay+0x38>)
 8004e80:	4a08      	ldr	r2, [pc, #32]	; (8004ea4 <init_GPIO_for_relay+0x38>)
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	2180      	movs	r1, #128	; 0x80
 8004e86:	01c9      	lsls	r1, r1, #7
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]
	GPIOB->ODR &= ~GPIO_ODR_7;
 8004e8c:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <init_GPIO_for_relay+0x38>)
 8004e8e:	4a05      	ldr	r2, [pc, #20]	; (8004ea4 <init_GPIO_for_relay+0x38>)
 8004e90:	6952      	ldr	r2, [r2, #20]
 8004e92:	2180      	movs	r1, #128	; 0x80
 8004e94:	438a      	bics	r2, r1
 8004e96:	615a      	str	r2, [r3, #20]
}
 8004e98:	46c0      	nop			; (mov r8, r8)
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	48000400 	.word	0x48000400

08004ea8 <init_TIM6_for_Regulate_Time>:

void init_TIM6_for_Regulate_Time() {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8004eac:	4b11      	ldr	r3, [pc, #68]	; (8004ef4 <init_TIM6_for_Regulate_Time+0x4c>)
 8004eae:	4a11      	ldr	r2, [pc, #68]	; (8004ef4 <init_TIM6_for_Regulate_Time+0x4c>)
 8004eb0:	69d2      	ldr	r2, [r2, #28]
 8004eb2:	2110      	movs	r1, #16
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	61da      	str	r2, [r3, #28]

	TIM6->PSC = 8000 * FREQ_MULTIPLIER_COEF;
 8004eb8:	4b0f      	ldr	r3, [pc, #60]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004eba:	4a10      	ldr	r2, [pc, #64]	; (8004efc <init_TIM6_for_Regulate_Time+0x54>)
 8004ebc:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = 1000;
 8004ebe:	4b0e      	ldr	r3, [pc, #56]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004ec0:	22fa      	movs	r2, #250	; 0xfa
 8004ec2:	0092      	lsls	r2, r2, #2
 8004ec4:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM6->DIER |= TIM_DIER_UIE;
 8004ec6:	4b0c      	ldr	r3, [pc, #48]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004ec8:	4a0b      	ldr	r2, [pc, #44]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004eca:	68d2      	ldr	r2, [r2, #12]
 8004ecc:	2101      	movs	r1, #1
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004ed2:	2011      	movs	r0, #17
 8004ed4:	f7ff fdd0 	bl	8004a78 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, 1);
 8004ed8:	2101      	movs	r1, #1
 8004eda:	2011      	movs	r0, #17
 8004edc:	f7ff fde2 	bl	8004aa4 <NVIC_SetPriority>

	TIM6->CR1 |= TIM_CR1_CEN;
 8004ee0:	4b05      	ldr	r3, [pc, #20]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004ee2:	4a05      	ldr	r2, [pc, #20]	; (8004ef8 <init_TIM6_for_Regulate_Time+0x50>)
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	601a      	str	r2, [r3, #0]
}
 8004eec:	46c0      	nop			; (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	40021000 	.word	0x40021000
 8004ef8:	40001000 	.word	0x40001000
 8004efc:	00009c40 	.word	0x00009c40

08004f00 <TIM6_set_heat_time>:

void TIM6_set_heat_time(double seconds) {
 8004f00:	b590      	push	{r4, r7, lr}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6038      	str	r0, [r7, #0]
 8004f08:	6079      	str	r1, [r7, #4]
	TIM6->ARR = 1000 * seconds;
 8004f0a:	4c09      	ldr	r4, [pc, #36]	; (8004f30 <TIM6_set_heat_time+0x30>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <TIM6_set_heat_time+0x34>)
 8004f10:	6838      	ldr	r0, [r7, #0]
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	f7fc fdfa 	bl	8001b0c <__aeabi_dmul>
 8004f18:	0002      	movs	r2, r0
 8004f1a:	000b      	movs	r3, r1
 8004f1c:	0010      	movs	r0, r2
 8004f1e:	0019      	movs	r1, r3
 8004f20:	f7fb f9d4 	bl	80002cc <__aeabi_d2uiz>
 8004f24:	0003      	movs	r3, r0
 8004f26:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8004f28:	46c0      	nop			; (mov r8, r8)
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b003      	add	sp, #12
 8004f2e:	bd90      	pop	{r4, r7, pc}
 8004f30:	40001000 	.word	0x40001000
 8004f34:	408f4000 	.word	0x408f4000

08004f38 <init_TIM16_for_wait_temp_set>:

void init_TIM16_for_wait_temp_set() {
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 8004f3c:	4b11      	ldr	r3, [pc, #68]	; (8004f84 <init_TIM16_for_wait_temp_set+0x4c>)
 8004f3e:	4a11      	ldr	r2, [pc, #68]	; (8004f84 <init_TIM16_for_wait_temp_set+0x4c>)
 8004f40:	6992      	ldr	r2, [r2, #24]
 8004f42:	2180      	movs	r1, #128	; 0x80
 8004f44:	0289      	lsls	r1, r1, #10
 8004f46:	430a      	orrs	r2, r1
 8004f48:	619a      	str	r2, [r3, #24]

	//9 sec
	TIM16->PSC = 8000 * FREQ_MULTIPLIER_COEF;
 8004f4a:	4b0f      	ldr	r3, [pc, #60]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f4c:	4a0f      	ldr	r2, [pc, #60]	; (8004f8c <init_TIM16_for_wait_temp_set+0x54>)
 8004f4e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM16->ARR = 9000;
 8004f50:	4b0d      	ldr	r3, [pc, #52]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f52:	4a0f      	ldr	r2, [pc, #60]	; (8004f90 <init_TIM16_for_wait_temp_set+0x58>)
 8004f54:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->DIER |= TIM_DIER_UIE;
 8004f56:	4b0c      	ldr	r3, [pc, #48]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f58:	4a0b      	ldr	r2, [pc, #44]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f5a:	68d2      	ldr	r2, [r2, #12]
 8004f5c:	2101      	movs	r1, #1
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM16_IRQn);
 8004f62:	2015      	movs	r0, #21
 8004f64:	f7ff fd88 	bl	8004a78 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM16_IRQn, 1);
 8004f68:	2101      	movs	r1, #1
 8004f6a:	2015      	movs	r0, #21
 8004f6c:	f7ff fd9a 	bl	8004aa4 <NVIC_SetPriority>

	TIM16->CR1 |= TIM_CR1_CEN;
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f72:	4a05      	ldr	r2, [pc, #20]	; (8004f88 <init_TIM16_for_wait_temp_set+0x50>)
 8004f74:	6812      	ldr	r2, [r2, #0]
 8004f76:	2101      	movs	r1, #1
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]
}
 8004f7c:	46c0      	nop			; (mov r8, r8)
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	00009c40 	.word	0x00009c40
 8004f90:	00002328 	.word	0x00002328

08004f94 <TIM16_set_wait_time>:

void TIM16_set_wait_time(double seconds) {
 8004f94:	b590      	push	{r4, r7, lr}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6038      	str	r0, [r7, #0]
 8004f9c:	6079      	str	r1, [r7, #4]
	TIM16->ARR = 1000 * seconds;
 8004f9e:	4c09      	ldr	r4, [pc, #36]	; (8004fc4 <TIM16_set_wait_time+0x30>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	4b09      	ldr	r3, [pc, #36]	; (8004fc8 <TIM16_set_wait_time+0x34>)
 8004fa4:	6838      	ldr	r0, [r7, #0]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	f7fc fdb0 	bl	8001b0c <__aeabi_dmul>
 8004fac:	0002      	movs	r2, r0
 8004fae:	000b      	movs	r3, r1
 8004fb0:	0010      	movs	r0, r2
 8004fb2:	0019      	movs	r1, r3
 8004fb4:	f7fb f98a 	bl	80002cc <__aeabi_d2uiz>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8004fbc:	46c0      	nop			; (mov r8, r8)
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	b003      	add	sp, #12
 8004fc2:	bd90      	pop	{r4, r7, pc}
 8004fc4:	40014400 	.word	0x40014400
 8004fc8:	408f4000 	.word	0x408f4000

08004fcc <main>:

#include "manage_program.h"

int main(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
	init_periphery();
 8004fd0:	f000 f809 	bl	8004fe6 <init_periphery>

	while (1)
	{
		check_UART_cmd();
 8004fd4:	f000 f884 	bl	80050e0 <check_UART_cmd>
		DS18B20_measure_temperature();
 8004fd8:	f000 f818 	bl	800500c <DS18B20_measure_temperature>
		Relay_regulating();
 8004fdc:	f7ff fe44 	bl	8004c68 <Relay_regulating>
		NTC_measure_temperature();
 8004fe0:	f000 f856 	bl	8005090 <NTC_measure_temperature>
		check_UART_cmd();
 8004fe4:	e7f6      	b.n	8004fd4 <main+0x8>

08004fe6 <init_periphery>:
 *      Author: denlo
 */

#include "manage_program.h"

void init_periphery() {
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	af00      	add	r7, sp, #0
	//	Write_data_to_flash(PAGE60_FOR_0_1_2_3, &mat_for_symbol1[0], 1024);
	//	Write_data_to_flash(PAGE61_FOR_4_5_6_7, &mat_for_symbol2[0], 1024);
	//	Write_data_to_flash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol3[0], 1024);
	//	Write_data_to_flash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol4[0], 256);

	init_clock();
 8004fea:	f000 f903 	bl	80051f4 <init_clock>
	init_ds();
 8004fee:	f7ff fb57 	bl	80046a0 <init_ds>
	TFT_init();
 8004ff2:	f7fe fe7d 	bl	8003cf0 <TFT_init>
	TFT_reset_temperature();
 8004ff6:	f7fe fe55 	bl	8003ca4 <TFT_reset_temperature>
	init_USART();
 8004ffa:	f7ff f9cb 	bl	8004394 <init_USART>
	init_periphery_relay_regulating();
 8004ffe:	f7ff ff29 	bl	8004e54 <init_periphery_relay_regulating>
	NTC_init_periphery();
 8005002:	f7fd feb7 	bl	8002d74 <NTC_init_periphery>
}
 8005006:	46c0      	nop			; (mov r8, r8)
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <DS18B20_measure_temperature>:

void DS18B20_measure_temperature() {
 800500c:	b590      	push	{r4, r7, lr}
 800500e:	b083      	sub	sp, #12
 8005010:	af02      	add	r7, sp, #8
	if(program_status == STATUS_TURN_OFF)
 8005012:	4b1b      	ldr	r3, [pc, #108]	; (8005080 <DS18B20_measure_temperature+0x74>)
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d02e      	beq.n	8005078 <DS18B20_measure_temperature+0x6c>
		return;
	switch(ds18b20_cmd) {
 800501a:	4b1a      	ldr	r3, [pc, #104]	; (8005084 <DS18B20_measure_temperature+0x78>)
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d006      	beq.n	8005030 <DS18B20_measure_temperature+0x24>
 8005022:	2b02      	cmp	r3, #2
 8005024:	d00a      	beq.n	800503c <DS18B20_measure_temperature+0x30>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d127      	bne.n	800507a <DS18B20_measure_temperature+0x6e>
		case TEMPERATURE_CONVERTING:
			temperature_measurment_start();
 800502a:	f7ff fcc7 	bl	80049bc <temperature_measurment_start>
			break;
 800502e:	e024      	b.n	800507a <DS18B20_measure_temperature+0x6e>
		case TEMPERATURE_READING:
			temprepature_measurment_read();
 8005030:	f7ff fcd6 	bl	80049e0 <temprepature_measurment_read>
			ds18b20_cmd = TEMPERATURE_DISPLAYING;
 8005034:	4b13      	ldr	r3, [pc, #76]	; (8005084 <DS18B20_measure_temperature+0x78>)
 8005036:	2202      	movs	r2, #2
 8005038:	701a      	strb	r2, [r3, #0]
			break;
 800503a:	e01e      	b.n	800507a <DS18B20_measure_temperature+0x6e>
		case TEMPERATURE_DISPLAYING:
			TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_CURR_TEMP, START_ROW_CURR_TEMP + DIGIT_HEIGHT);
 800503c:	2372      	movs	r3, #114	; 0x72
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	2332      	movs	r3, #50	; 0x32
 8005042:	2200      	movs	r2, #0
 8005044:	2100      	movs	r1, #0
 8005046:	2000      	movs	r0, #0
 8005048:	f7fe ff62 	bl	8003f10 <TFT_clearPartDisplay>
			display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 800504c:	4b0e      	ldr	r3, [pc, #56]	; (8005088 <DS18B20_measure_temperature+0x7c>)
 800504e:	685c      	ldr	r4, [r3, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	0018      	movs	r0, r3
 8005056:	0021      	movs	r1, r4
 8005058:	f7fe f9be 	bl	80033d8 <display_temperature>
			UART_send_temperature(symbols_distribution.char_output, symbols_distribution.amout_of_symbols - 1, DS18B20_ADDRESS);
 800505c:	4b0b      	ldr	r3, [pc, #44]	; (800508c <DS18B20_measure_temperature+0x80>)
 800505e:	7b9b      	ldrb	r3, [r3, #14]
 8005060:	3b01      	subs	r3, #1
 8005062:	b2d9      	uxtb	r1, r3
 8005064:	4b09      	ldr	r3, [pc, #36]	; (800508c <DS18B20_measure_temperature+0x80>)
 8005066:	2243      	movs	r2, #67	; 0x43
 8005068:	0018      	movs	r0, r3
 800506a:	f7ff fa2b 	bl	80044c4 <UART_send_temperature>
			ds18b20_cmd = TEMPERATURE_CONVERTING;
 800506e:	4b05      	ldr	r3, [pc, #20]	; (8005084 <DS18B20_measure_temperature+0x78>)
 8005070:	2200      	movs	r2, #0
 8005072:	701a      	strb	r2, [r3, #0]
			break;
 8005074:	46c0      	nop			; (mov r8, r8)
 8005076:	e000      	b.n	800507a <DS18B20_measure_temperature+0x6e>
		return;
 8005078:	46c0      	nop			; (mov r8, r8)
	}
};
 800507a:	46bd      	mov	sp, r7
 800507c:	b001      	add	sp, #4
 800507e:	bd90      	pop	{r4, r7, pc}
 8005080:	20000093 	.word	0x20000093
 8005084:	20000091 	.word	0x20000091
 8005088:	200000b0 	.word	0x200000b0
 800508c:	20000cc0 	.word	0x20000cc0

08005090 <NTC_measure_temperature>:

void NTC_measure_temperature() {
 8005090:	b5b0      	push	{r4, r5, r7, lr}
 8005092:	af00      	add	r7, sp, #0
	if(program_status == STATUS_TURN_OFF)
 8005094:	4b0f      	ldr	r3, [pc, #60]	; (80050d4 <NTC_measure_temperature+0x44>)
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d016      	beq.n	80050ca <NTC_measure_temperature+0x3a>
		return;
	//if ADC not get value yet, return
	if(ADC_HAVE_DATA == 0)
 800509c:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <NTC_measure_temperature+0x48>)
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d014      	beq.n	80050ce <NTC_measure_temperature+0x3e>
		return;

	display_temperature(NTC_get_temperature(), NTC_TEMP);
 80050a4:	f7fd fdc4 	bl	8002c30 <NTC_get_temperature>
 80050a8:	0003      	movs	r3, r0
 80050aa:	000c      	movs	r4, r1
 80050ac:	2202      	movs	r2, #2
 80050ae:	0018      	movs	r0, r3
 80050b0:	0021      	movs	r1, r4
 80050b2:	f7fe f991 	bl	80033d8 <display_temperature>
	UART_send_temperature(symbols_distribution.char_output, symbols_distribution.amout_of_symbols - 1, NTC_ADDRESS);
 80050b6:	4b09      	ldr	r3, [pc, #36]	; (80050dc <NTC_measure_temperature+0x4c>)
 80050b8:	7b9b      	ldrb	r3, [r3, #14]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b2d9      	uxtb	r1, r3
 80050be:	4b07      	ldr	r3, [pc, #28]	; (80050dc <NTC_measure_temperature+0x4c>)
 80050c0:	2244      	movs	r2, #68	; 0x44
 80050c2:	0018      	movs	r0, r3
 80050c4:	f7ff f9fe 	bl	80044c4 <UART_send_temperature>
 80050c8:	e002      	b.n	80050d0 <NTC_measure_temperature+0x40>
		return;
 80050ca:	46c0      	nop			; (mov r8, r8)
 80050cc:	e000      	b.n	80050d0 <NTC_measure_temperature+0x40>
		return;
 80050ce:	46c0      	nop			; (mov r8, r8)
}
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bdb0      	pop	{r4, r5, r7, pc}
 80050d4:	20000093 	.word	0x20000093
 80050d8:	20000098 	.word	0x20000098
 80050dc:	20000cc0 	.word	0x20000cc0

080050e0 <check_UART_cmd>:

void check_UART_cmd() {
 80050e0:	b5b0      	push	{r4, r5, r7, lr}
 80050e2:	af00      	add	r7, sp, #0
	if(rx_data_state == DATA_WAITING)
 80050e4:	4b3d      	ldr	r3, [pc, #244]	; (80051dc <check_UART_cmd+0xfc>)
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d100      	bne.n	80050ee <check_UART_cmd+0xe>
 80050ec:	e072      	b.n	80051d4 <check_UART_cmd+0xf4>
		return;
	switch(UART_rx_buf[0]) {
 80050ee:	4b3c      	ldr	r3, [pc, #240]	; (80051e0 <check_UART_cmd+0x100>)
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	2b11      	cmp	r3, #17
 80050f4:	d00f      	beq.n	8005116 <check_UART_cmd+0x36>
 80050f6:	dc02      	bgt.n	80050fe <check_UART_cmd+0x1e>
 80050f8:	2b10      	cmp	r3, #16
 80050fa:	d005      	beq.n	8005108 <check_UART_cmd+0x28>
 80050fc:	e06b      	b.n	80051d6 <check_UART_cmd+0xf6>
 80050fe:	2b25      	cmp	r3, #37	; 0x25
 8005100:	d01f      	beq.n	8005142 <check_UART_cmd+0x62>
 8005102:	2b31      	cmp	r3, #49	; 0x31
 8005104:	d053      	beq.n	80051ae <check_UART_cmd+0xce>
 8005106:	e066      	b.n	80051d6 <check_UART_cmd+0xf6>
		case UART_CMD_TURN_OFF:
			program_status = STATUS_TURN_OFF;
 8005108:	4b36      	ldr	r3, [pc, #216]	; (80051e4 <check_UART_cmd+0x104>)
 800510a:	2200      	movs	r2, #0
 800510c:	701a      	strb	r2, [r3, #0]

			rx_data_state = DATA_WAITING;
 800510e:	4b33      	ldr	r3, [pc, #204]	; (80051dc <check_UART_cmd+0xfc>)
 8005110:	2200      	movs	r2, #0
 8005112:	701a      	strb	r2, [r3, #0]
			break;
 8005114:	e05f      	b.n	80051d6 <check_UART_cmd+0xf6>
		case UART_CMD_TURN_ON:
			program_status = STATUS_START;
 8005116:	4b33      	ldr	r3, [pc, #204]	; (80051e4 <check_UART_cmd+0x104>)
 8005118:	2201      	movs	r2, #1
 800511a:	701a      	strb	r2, [r3, #0]
			regulate_status = WAITING;
 800511c:	4b32      	ldr	r3, [pc, #200]	; (80051e8 <check_UART_cmd+0x108>)
 800511e:	2200      	movs	r2, #0
 8005120:	701a      	strb	r2, [r3, #0]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8005122:	4b32      	ldr	r3, [pc, #200]	; (80051ec <check_UART_cmd+0x10c>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	0018      	movs	r0, r3
 8005128:	f7fd fada 	bl	80026e0 <__aeabi_i2d>
 800512c:	0003      	movs	r3, r0
 800512e:	000c      	movs	r4, r1
 8005130:	2201      	movs	r2, #1
 8005132:	0018      	movs	r0, r3
 8005134:	0021      	movs	r1, r4
 8005136:	f7fe f94f 	bl	80033d8 <display_temperature>

			rx_data_state = DATA_WAITING;
 800513a:	4b28      	ldr	r3, [pc, #160]	; (80051dc <check_UART_cmd+0xfc>)
 800513c:	2200      	movs	r2, #0
 800513e:	701a      	strb	r2, [r3, #0]
			break;
 8005140:	e049      	b.n	80051d6 <check_UART_cmd+0xf6>
		case UART_CMD_SET_AIM_TEMP:
			temperatures.aim_temperature = UART_rx_buf[1];
 8005142:	4b27      	ldr	r3, [pc, #156]	; (80051e0 <check_UART_cmd+0x100>)
 8005144:	785b      	ldrb	r3, [r3, #1]
 8005146:	001a      	movs	r2, r3
 8005148:	4b28      	ldr	r3, [pc, #160]	; (80051ec <check_UART_cmd+0x10c>)
 800514a:	609a      	str	r2, [r3, #8]
			if(temperatures.aim_temperature > 120)
 800514c:	4b27      	ldr	r3, [pc, #156]	; (80051ec <check_UART_cmd+0x10c>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	2b78      	cmp	r3, #120	; 0x78
 8005152:	dd05      	ble.n	8005160 <check_UART_cmd+0x80>
				temperatures.aim_temperature = temperatures.aim_temperature - 256;
 8005154:	4b25      	ldr	r3, [pc, #148]	; (80051ec <check_UART_cmd+0x10c>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	1e5a      	subs	r2, r3, #1
 800515a:	3aff      	subs	r2, #255	; 0xff
 800515c:	4b23      	ldr	r3, [pc, #140]	; (80051ec <check_UART_cmd+0x10c>)
 800515e:	609a      	str	r2, [r3, #8]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8005160:	4b22      	ldr	r3, [pc, #136]	; (80051ec <check_UART_cmd+0x10c>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	0018      	movs	r0, r3
 8005166:	f7fd fabb 	bl	80026e0 <__aeabi_i2d>
 800516a:	0003      	movs	r3, r0
 800516c:	000c      	movs	r4, r1
 800516e:	2201      	movs	r2, #1
 8005170:	0018      	movs	r0, r3
 8005172:	0021      	movs	r1, r4
 8005174:	f7fe f930 	bl	80033d8 <display_temperature>
			if(temperatures.aim_temperature > temperatures.curr_temperature)
 8005178:	4b1c      	ldr	r3, [pc, #112]	; (80051ec <check_UART_cmd+0x10c>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	0018      	movs	r0, r3
 800517e:	f7fd faaf 	bl	80026e0 <__aeabi_i2d>
 8005182:	4b1a      	ldr	r3, [pc, #104]	; (80051ec <check_UART_cmd+0x10c>)
 8005184:	685c      	ldr	r4, [r3, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	001a      	movs	r2, r3
 800518a:	0023      	movs	r3, r4
 800518c:	f7fb f872 	bl	8000274 <__aeabi_dcmpgt>
 8005190:	1e03      	subs	r3, r0, #0
 8005192:	d002      	beq.n	800519a <check_UART_cmd+0xba>
				regulate_status = HEATING;
 8005194:	4b14      	ldr	r3, [pc, #80]	; (80051e8 <check_UART_cmd+0x108>)
 8005196:	2202      	movs	r2, #2
 8005198:	701a      	strb	r2, [r3, #0]
			TIM16_set_wait_time(9.f);
 800519a:	2300      	movs	r3, #0
 800519c:	4c14      	ldr	r4, [pc, #80]	; (80051f0 <check_UART_cmd+0x110>)
 800519e:	0018      	movs	r0, r3
 80051a0:	0021      	movs	r1, r4
 80051a2:	f7ff fef7 	bl	8004f94 <TIM16_set_wait_time>

			rx_data_state = DATA_WAITING;
 80051a6:	4b0d      	ldr	r3, [pc, #52]	; (80051dc <check_UART_cmd+0xfc>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
			break;
 80051ac:	e013      	b.n	80051d6 <check_UART_cmd+0xf6>
		case UART_CMD_HEAT_DURING:
			regulate_status = HEATING_DURING_TIME;
 80051ae:	4b0e      	ldr	r3, [pc, #56]	; (80051e8 <check_UART_cmd+0x108>)
 80051b0:	2203      	movs	r2, #3
 80051b2:	701a      	strb	r2, [r3, #0]
			TIM6_set_heat_time(UART_rx_buf[1]);
 80051b4:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <check_UART_cmd+0x100>)
 80051b6:	785b      	ldrb	r3, [r3, #1]
 80051b8:	0018      	movs	r0, r3
 80051ba:	f7fd fad3 	bl	8002764 <__aeabi_ui2d>
 80051be:	0003      	movs	r3, r0
 80051c0:	000c      	movs	r4, r1
 80051c2:	0018      	movs	r0, r3
 80051c4:	0021      	movs	r1, r4
 80051c6:	f7ff fe9b 	bl	8004f00 <TIM6_set_heat_time>

			rx_data_state = DATA_WAITING;
 80051ca:	4b04      	ldr	r3, [pc, #16]	; (80051dc <check_UART_cmd+0xfc>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	701a      	strb	r2, [r3, #0]
			break;
 80051d0:	46c0      	nop			; (mov r8, r8)
 80051d2:	e000      	b.n	80051d6 <check_UART_cmd+0xf6>
		return;
 80051d4:	46c0      	nop			; (mov r8, r8)
	}
}
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bdb0      	pop	{r4, r5, r7, pc}
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	20000090 	.word	0x20000090
 80051e0:	20000d10 	.word	0x20000d10
 80051e4:	20000093 	.word	0x20000093
 80051e8:	20000092 	.word	0x20000092
 80051ec:	200000b0 	.word	0x200000b0
 80051f0:	40220000 	.word	0x40220000

080051f4 <init_clock>:
	TFT_reset_temperature();
	ds18b20_cmd = TEMPERATURE_CONVERTING;
	regulate_status = WAITING;
}

void init_clock() {
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
	//if PLL is SYSCLK
	if( (RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) {
 80051f8:	4b25      	ldr	r3, [pc, #148]	; (8005290 <init_clock+0x9c>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	220c      	movs	r2, #12
 80051fe:	4013      	ands	r3, r2
 8005200:	2b08      	cmp	r3, #8
 8005202:	d10b      	bne.n	800521c <init_clock+0x28>
		//switch on HSI
		RCC->CFGR &= ~RCC_CFGR_SW;
 8005204:	4b22      	ldr	r3, [pc, #136]	; (8005290 <init_clock+0x9c>)
 8005206:	4a22      	ldr	r2, [pc, #136]	; (8005290 <init_clock+0x9c>)
 8005208:	6852      	ldr	r2, [r2, #4]
 800520a:	2103      	movs	r1, #3
 800520c:	438a      	bics	r2, r1
 800520e:	605a      	str	r2, [r3, #4]
		//wait until HSI isn't SYSCLK
		while( (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
 8005210:	46c0      	nop			; (mov r8, r8)
 8005212:	4b1f      	ldr	r3, [pc, #124]	; (8005290 <init_clock+0x9c>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	220c      	movs	r2, #12
 8005218:	4013      	ands	r3, r2
 800521a:	d1fa      	bne.n	8005212 <init_clock+0x1e>
	}

	//1.Disable the PLL by setting PLLON to 0.
	RCC->CR &= ~RCC_CR_PLLON;
 800521c:	4b1c      	ldr	r3, [pc, #112]	; (8005290 <init_clock+0x9c>)
 800521e:	4a1c      	ldr	r2, [pc, #112]	; (8005290 <init_clock+0x9c>)
 8005220:	6812      	ldr	r2, [r2, #0]
 8005222:	491c      	ldr	r1, [pc, #112]	; (8005294 <init_clock+0xa0>)
 8005224:	400a      	ands	r2, r1
 8005226:	601a      	str	r2, [r3, #0]
	//2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
	while( (RCC->CR & RCC_CR_PLLRDY) != 0 );
 8005228:	46c0      	nop			; (mov r8, r8)
 800522a:	4b19      	ldr	r3, [pc, #100]	; (8005290 <init_clock+0x9c>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	2380      	movs	r3, #128	; 0x80
 8005230:	049b      	lsls	r3, r3, #18
 8005232:	4013      	ands	r3, r2
 8005234:	d1f9      	bne.n	800522a <init_clock+0x36>
	//3. Change the desired parameter
	RCC->CFGR = ( RCC->CFGR & (~RCC_CFGR_PLLMUL) ) | RCC_CFGR_PLLMUL10;
 8005236:	4b16      	ldr	r3, [pc, #88]	; (8005290 <init_clock+0x9c>)
 8005238:	4a15      	ldr	r2, [pc, #84]	; (8005290 <init_clock+0x9c>)
 800523a:	6852      	ldr	r2, [r2, #4]
 800523c:	4916      	ldr	r1, [pc, #88]	; (8005298 <init_clock+0xa4>)
 800523e:	400a      	ands	r2, r1
 8005240:	2180      	movs	r1, #128	; 0x80
 8005242:	0389      	lsls	r1, r1, #14
 8005244:	430a      	orrs	r2, r1
 8005246:	605a      	str	r2, [r3, #4]
	//4. Enable the PLL again by setting PLLON to 1.
	RCC->CR |= RCC_CR_PLLON;
 8005248:	4b11      	ldr	r3, [pc, #68]	; (8005290 <init_clock+0x9c>)
 800524a:	4a11      	ldr	r2, [pc, #68]	; (8005290 <init_clock+0x9c>)
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	2180      	movs	r1, #128	; 0x80
 8005250:	0449      	lsls	r1, r1, #17
 8005252:	430a      	orrs	r2, r1
 8005254:	601a      	str	r2, [r3, #0]
	//5. Wait until PLLRDY is set.
	while( (RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY);
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	4b0d      	ldr	r3, [pc, #52]	; (8005290 <init_clock+0x9c>)
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	2380      	movs	r3, #128	; 0x80
 800525e:	049b      	lsls	r3, r3, #18
 8005260:	401a      	ands	r2, r3
 8005262:	2380      	movs	r3, #128	; 0x80
 8005264:	049b      	lsls	r3, r3, #18
 8005266:	429a      	cmp	r2, r3
 8005268:	d1f6      	bne.n	8005258 <init_clock+0x64>

	//switch on PLL as SYSCLK
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <init_clock+0x9c>)
 800526c:	4a08      	ldr	r2, [pc, #32]	; (8005290 <init_clock+0x9c>)
 800526e:	6852      	ldr	r2, [r2, #4]
 8005270:	2102      	movs	r1, #2
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
	//wait until PLL isn't SYSCLK
	while( (RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	4b05      	ldr	r3, [pc, #20]	; (8005290 <init_clock+0x9c>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2208      	movs	r2, #8
 800527e:	4013      	ands	r3, r2
 8005280:	2b08      	cmp	r3, #8
 8005282:	d1f9      	bne.n	8005278 <init_clock+0x84>
	SystemCoreClockUpdate();
 8005284:	f000 f878 	bl	8005378 <SystemCoreClockUpdate>
}
 8005288:	46c0      	nop			; (mov r8, r8)
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	40021000 	.word	0x40021000
 8005294:	feffffff 	.word	0xfeffffff
 8005298:	ffc3ffff 	.word	0xffc3ffff

0800529c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800529c:	480d      	ldr	r0, [pc, #52]	; (80052d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800529e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80052a0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80052a2:	e003      	b.n	80052ac <LoopCopyDataInit>

080052a4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80052a6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80052a8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80052aa:	3104      	adds	r1, #4

080052ac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80052ac:	480b      	ldr	r0, [pc, #44]	; (80052dc <LoopForever+0xa>)
  ldr r3, =_edata
 80052ae:	4b0c      	ldr	r3, [pc, #48]	; (80052e0 <LoopForever+0xe>)
  adds r2, r0, r1
 80052b0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80052b2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80052b4:	d3f6      	bcc.n	80052a4 <CopyDataInit>
  ldr r2, =_sbss
 80052b6:	4a0b      	ldr	r2, [pc, #44]	; (80052e4 <LoopForever+0x12>)
  b LoopFillZerobss
 80052b8:	e002      	b.n	80052c0 <LoopFillZerobss>

080052ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80052ba:	2300      	movs	r3, #0
  str  r3, [r2]
 80052bc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052be:	3204      	adds	r2, #4

080052c0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80052c0:	4b09      	ldr	r3, [pc, #36]	; (80052e8 <LoopForever+0x16>)
  cmp r2, r3
 80052c2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80052c4:	d3f9      	bcc.n	80052ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80052c6:	f000 f813 	bl	80052f0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80052ca:	f000 f8c1 	bl	8005450 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80052ce:	f7ff fe7d 	bl	8004fcc <main>

080052d2 <LoopForever>:

LoopForever:
    b LoopForever
 80052d2:	e7fe      	b.n	80052d2 <LoopForever>
  ldr   r0, =_estack
 80052d4:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 80052d8:	08005db8 	.word	0x08005db8
  ldr r0, =_sdata
 80052dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80052e0:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 80052e4:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80052e8:	20000d20 	.word	0x20000d20

080052ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80052ec:	e7fe      	b.n	80052ec <ADC1_COMP_IRQHandler>
	...

080052f0 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80052f4:	4b1a      	ldr	r3, [pc, #104]	; (8005360 <SystemInit+0x70>)
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <SystemInit+0x70>)
 80052f8:	6812      	ldr	r2, [r2, #0]
 80052fa:	2101      	movs	r1, #1
 80052fc:	430a      	orrs	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8005300:	4b17      	ldr	r3, [pc, #92]	; (8005360 <SystemInit+0x70>)
 8005302:	4a17      	ldr	r2, [pc, #92]	; (8005360 <SystemInit+0x70>)
 8005304:	6852      	ldr	r2, [r2, #4]
 8005306:	4917      	ldr	r1, [pc, #92]	; (8005364 <SystemInit+0x74>)
 8005308:	400a      	ands	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800530c:	4b14      	ldr	r3, [pc, #80]	; (8005360 <SystemInit+0x70>)
 800530e:	4a14      	ldr	r2, [pc, #80]	; (8005360 <SystemInit+0x70>)
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	4915      	ldr	r1, [pc, #84]	; (8005368 <SystemInit+0x78>)
 8005314:	400a      	ands	r2, r1
 8005316:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8005318:	4b11      	ldr	r3, [pc, #68]	; (8005360 <SystemInit+0x70>)
 800531a:	4a11      	ldr	r2, [pc, #68]	; (8005360 <SystemInit+0x70>)
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	4913      	ldr	r1, [pc, #76]	; (800536c <SystemInit+0x7c>)
 8005320:	400a      	ands	r2, r1
 8005322:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8005324:	4b0e      	ldr	r3, [pc, #56]	; (8005360 <SystemInit+0x70>)
 8005326:	4a0e      	ldr	r2, [pc, #56]	; (8005360 <SystemInit+0x70>)
 8005328:	6852      	ldr	r2, [r2, #4]
 800532a:	4911      	ldr	r1, [pc, #68]	; (8005370 <SystemInit+0x80>)
 800532c:	400a      	ands	r2, r1
 800532e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005330:	4b0b      	ldr	r3, [pc, #44]	; (8005360 <SystemInit+0x70>)
 8005332:	4a0b      	ldr	r2, [pc, #44]	; (8005360 <SystemInit+0x70>)
 8005334:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005336:	210f      	movs	r1, #15
 8005338:	438a      	bics	r2, r1
 800533a:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800533c:	4b08      	ldr	r3, [pc, #32]	; (8005360 <SystemInit+0x70>)
 800533e:	4a08      	ldr	r2, [pc, #32]	; (8005360 <SystemInit+0x70>)
 8005340:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005342:	490c      	ldr	r1, [pc, #48]	; (8005374 <SystemInit+0x84>)
 8005344:	400a      	ands	r2, r1
 8005346:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8005348:	4b05      	ldr	r3, [pc, #20]	; (8005360 <SystemInit+0x70>)
 800534a:	4a05      	ldr	r2, [pc, #20]	; (8005360 <SystemInit+0x70>)
 800534c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800534e:	2101      	movs	r1, #1
 8005350:	438a      	bics	r2, r1
 8005352:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8005354:	4b02      	ldr	r3, [pc, #8]	; (8005360 <SystemInit+0x70>)
 8005356:	2200      	movs	r2, #0
 8005358:	609a      	str	r2, [r3, #8]

}
 800535a:	46c0      	nop			; (mov r8, r8)
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	40021000 	.word	0x40021000
 8005364:	f8ffb80c 	.word	0xf8ffb80c
 8005368:	fef6ffff 	.word	0xfef6ffff
 800536c:	fffbffff 	.word	0xfffbffff
 8005370:	ffc0ffff 	.word	0xffc0ffff
 8005374:	fffffeac 	.word	0xfffffeac

08005378 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	2300      	movs	r3, #0
 8005384:	60bb      	str	r3, [r7, #8]
 8005386:	2300      	movs	r3, #0
 8005388:	607b      	str	r3, [r7, #4]
 800538a:	2300      	movs	r3, #0
 800538c:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800538e:	4b2b      	ldr	r3, [pc, #172]	; (800543c <SystemCoreClockUpdate+0xc4>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	220c      	movs	r2, #12
 8005394:	4013      	ands	r3, r2
 8005396:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b04      	cmp	r3, #4
 800539c:	d007      	beq.n	80053ae <SystemCoreClockUpdate+0x36>
 800539e:	2b08      	cmp	r3, #8
 80053a0:	d009      	beq.n	80053b6 <SystemCoreClockUpdate+0x3e>
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d133      	bne.n	800540e <SystemCoreClockUpdate+0x96>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80053a6:	4b26      	ldr	r3, [pc, #152]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 80053a8:	4a26      	ldr	r2, [pc, #152]	; (8005444 <SystemCoreClockUpdate+0xcc>)
 80053aa:	601a      	str	r2, [r3, #0]
      break;
 80053ac:	e033      	b.n	8005416 <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80053ae:	4b24      	ldr	r3, [pc, #144]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 80053b0:	4a24      	ldr	r2, [pc, #144]	; (8005444 <SystemCoreClockUpdate+0xcc>)
 80053b2:	601a      	str	r2, [r3, #0]
      break;
 80053b4:	e02f      	b.n	8005416 <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 80053b6:	4b21      	ldr	r3, [pc, #132]	; (800543c <SystemCoreClockUpdate+0xc4>)
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	23f0      	movs	r3, #240	; 0xf0
 80053bc:	039b      	lsls	r3, r3, #14
 80053be:	4013      	ands	r3, r2
 80053c0:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80053c2:	4b1e      	ldr	r3, [pc, #120]	; (800543c <SystemCoreClockUpdate+0xc4>)
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	2380      	movs	r3, #128	; 0x80
 80053c8:	025b      	lsls	r3, r3, #9
 80053ca:	4013      	ands	r3, r2
 80053cc:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	0c9b      	lsrs	r3, r3, #18
 80053d2:	3302      	adds	r3, #2
 80053d4:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 80053d6:	4b19      	ldr	r3, [pc, #100]	; (800543c <SystemCoreClockUpdate+0xc4>)
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	220f      	movs	r2, #15
 80053dc:	4013      	ands	r3, r2
 80053de:	3301      	adds	r3, #1
 80053e0:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	2380      	movs	r3, #128	; 0x80
 80053e6:	025b      	lsls	r3, r3, #9
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d10a      	bne.n	8005402 <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 80053ec:	6839      	ldr	r1, [r7, #0]
 80053ee:	4815      	ldr	r0, [pc, #84]	; (8005444 <SystemCoreClockUpdate+0xcc>)
 80053f0:	f7fa fe8a 	bl	8000108 <__udivsi3>
 80053f4:	0003      	movs	r3, r0
 80053f6:	001a      	movs	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	435a      	muls	r2, r3
 80053fc:	4b10      	ldr	r3, [pc, #64]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 80053fe:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8005400:	e009      	b.n	8005416 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	4a10      	ldr	r2, [pc, #64]	; (8005448 <SystemCoreClockUpdate+0xd0>)
 8005406:	435a      	muls	r2, r3
 8005408:	4b0d      	ldr	r3, [pc, #52]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 800540a:	601a      	str	r2, [r3, #0]
      break;
 800540c:	e003      	b.n	8005416 <SystemCoreClockUpdate+0x9e>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800540e:	4b0c      	ldr	r3, [pc, #48]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 8005410:	4a0c      	ldr	r2, [pc, #48]	; (8005444 <SystemCoreClockUpdate+0xcc>)
 8005412:	601a      	str	r2, [r3, #0]
      break;
 8005414:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005416:	4b09      	ldr	r3, [pc, #36]	; (800543c <SystemCoreClockUpdate+0xc4>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	091b      	lsrs	r3, r3, #4
 800541c:	220f      	movs	r2, #15
 800541e:	4013      	ands	r3, r2
 8005420:	4a0a      	ldr	r2, [pc, #40]	; (800544c <SystemCoreClockUpdate+0xd4>)
 8005422:	5cd3      	ldrb	r3, [r2, r3]
 8005424:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8005426:	4b06      	ldr	r3, [pc, #24]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	40da      	lsrs	r2, r3
 800542e:	4b04      	ldr	r3, [pc, #16]	; (8005440 <SystemCoreClockUpdate+0xc8>)
 8005430:	601a      	str	r2, [r3, #0]
}
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	46bd      	mov	sp, r7
 8005436:	b004      	add	sp, #16
 8005438:	bd80      	pop	{r7, pc}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	40021000 	.word	0x40021000
 8005440:	20000000 	.word	0x20000000
 8005444:	007a1200 	.word	0x007a1200
 8005448:	003d0900 	.word	0x003d0900
 800544c:	08005d80 	.word	0x08005d80

08005450 <__libc_init_array>:
 8005450:	b570      	push	{r4, r5, r6, lr}
 8005452:	2600      	movs	r6, #0
 8005454:	4d0c      	ldr	r5, [pc, #48]	; (8005488 <__libc_init_array+0x38>)
 8005456:	4c0d      	ldr	r4, [pc, #52]	; (800548c <__libc_init_array+0x3c>)
 8005458:	1b64      	subs	r4, r4, r5
 800545a:	10a4      	asrs	r4, r4, #2
 800545c:	42a6      	cmp	r6, r4
 800545e:	d109      	bne.n	8005474 <__libc_init_array+0x24>
 8005460:	2600      	movs	r6, #0
 8005462:	f000 fbf7 	bl	8005c54 <_init>
 8005466:	4d0a      	ldr	r5, [pc, #40]	; (8005490 <__libc_init_array+0x40>)
 8005468:	4c0a      	ldr	r4, [pc, #40]	; (8005494 <__libc_init_array+0x44>)
 800546a:	1b64      	subs	r4, r4, r5
 800546c:	10a4      	asrs	r4, r4, #2
 800546e:	42a6      	cmp	r6, r4
 8005470:	d105      	bne.n	800547e <__libc_init_array+0x2e>
 8005472:	bd70      	pop	{r4, r5, r6, pc}
 8005474:	00b3      	lsls	r3, r6, #2
 8005476:	58eb      	ldr	r3, [r5, r3]
 8005478:	4798      	blx	r3
 800547a:	3601      	adds	r6, #1
 800547c:	e7ee      	b.n	800545c <__libc_init_array+0xc>
 800547e:	00b3      	lsls	r3, r6, #2
 8005480:	58eb      	ldr	r3, [r5, r3]
 8005482:	4798      	blx	r3
 8005484:	3601      	adds	r6, #1
 8005486:	e7f2      	b.n	800546e <__libc_init_array+0x1e>
 8005488:	08005db0 	.word	0x08005db0
 800548c:	08005db0 	.word	0x08005db0
 8005490:	08005db0 	.word	0x08005db0
 8005494:	08005db4 	.word	0x08005db4

08005498 <fmod>:
 8005498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800549a:	b08f      	sub	sp, #60	; 0x3c
 800549c:	001d      	movs	r5, r3
 800549e:	0006      	movs	r6, r0
 80054a0:	000f      	movs	r7, r1
 80054a2:	0014      	movs	r4, r2
 80054a4:	f000 f8da 	bl	800565c <__ieee754_fmod>
 80054a8:	4b2a      	ldr	r3, [pc, #168]	; (8005554 <fmod+0xbc>)
 80054aa:	9000      	str	r0, [sp, #0]
 80054ac:	9101      	str	r1, [sp, #4]
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	b25b      	sxtb	r3, r3
 80054b2:	9302      	str	r3, [sp, #8]
 80054b4:	3301      	adds	r3, #1
 80054b6:	d039      	beq.n	800552c <fmod+0x94>
 80054b8:	0022      	movs	r2, r4
 80054ba:	002b      	movs	r3, r5
 80054bc:	0020      	movs	r0, r4
 80054be:	0029      	movs	r1, r5
 80054c0:	f7fd f8ba 	bl	8002638 <__aeabi_dcmpun>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d131      	bne.n	800552c <fmod+0x94>
 80054c8:	0032      	movs	r2, r6
 80054ca:	003b      	movs	r3, r7
 80054cc:	0030      	movs	r0, r6
 80054ce:	0039      	movs	r1, r7
 80054d0:	f7fd f8b2 	bl	8002638 <__aeabi_dcmpun>
 80054d4:	9003      	str	r0, [sp, #12]
 80054d6:	2800      	cmp	r0, #0
 80054d8:	d128      	bne.n	800552c <fmod+0x94>
 80054da:	2200      	movs	r2, #0
 80054dc:	2300      	movs	r3, #0
 80054de:	0020      	movs	r0, r4
 80054e0:	0029      	movs	r1, r5
 80054e2:	f7fa fead 	bl	8000240 <__aeabi_dcmpeq>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d020      	beq.n	800552c <fmod+0x94>
 80054ea:	2301      	movs	r3, #1
 80054ec:	9304      	str	r3, [sp, #16]
 80054ee:	4b1a      	ldr	r3, [pc, #104]	; (8005558 <fmod+0xc0>)
 80054f0:	9606      	str	r6, [sp, #24]
 80054f2:	9707      	str	r7, [sp, #28]
 80054f4:	9305      	str	r3, [sp, #20]
 80054f6:	9b03      	ldr	r3, [sp, #12]
 80054f8:	9408      	str	r4, [sp, #32]
 80054fa:	9509      	str	r5, [sp, #36]	; 0x24
 80054fc:	930c      	str	r3, [sp, #48]	; 0x30
 80054fe:	9b02      	ldr	r3, [sp, #8]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d117      	bne.n	8005534 <fmod+0x9c>
 8005504:	960a      	str	r6, [sp, #40]	; 0x28
 8005506:	970b      	str	r7, [sp, #44]	; 0x2c
 8005508:	a804      	add	r0, sp, #16
 800550a:	f000 fb95 	bl	8005c38 <matherr>
 800550e:	2800      	cmp	r0, #0
 8005510:	d01b      	beq.n	800554a <fmod+0xb2>
 8005512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005514:	9302      	str	r3, [sp, #8]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d004      	beq.n	8005524 <fmod+0x8c>
 800551a:	f000 fb95 	bl	8005c48 <__errno>
 800551e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005520:	9302      	str	r3, [sp, #8]
 8005522:	6003      	str	r3, [r0, #0]
 8005524:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005526:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	9401      	str	r4, [sp, #4]
 800552c:	9800      	ldr	r0, [sp, #0]
 800552e:	9901      	ldr	r1, [sp, #4]
 8005530:	b00f      	add	sp, #60	; 0x3c
 8005532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005534:	2300      	movs	r3, #0
 8005536:	2200      	movs	r2, #0
 8005538:	0019      	movs	r1, r3
 800553a:	0010      	movs	r0, r2
 800553c:	f7fb feb2 	bl	80012a4 <__aeabi_ddiv>
 8005540:	9b02      	ldr	r3, [sp, #8]
 8005542:	900a      	str	r0, [sp, #40]	; 0x28
 8005544:	910b      	str	r1, [sp, #44]	; 0x2c
 8005546:	2b02      	cmp	r3, #2
 8005548:	d1de      	bne.n	8005508 <fmod+0x70>
 800554a:	f000 fb7d 	bl	8005c48 <__errno>
 800554e:	2321      	movs	r3, #33	; 0x21
 8005550:	6003      	str	r3, [r0, #0]
 8005552:	e7de      	b.n	8005512 <fmod+0x7a>
 8005554:	20000004 	.word	0x20000004
 8005558:	08005d90 	.word	0x08005d90

0800555c <log>:
 800555c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800555e:	b08d      	sub	sp, #52	; 0x34
 8005560:	0004      	movs	r4, r0
 8005562:	000d      	movs	r5, r1
 8005564:	f000 f988 	bl	8005878 <__ieee754_log>
 8005568:	4b37      	ldr	r3, [pc, #220]	; (8005648 <log+0xec>)
 800556a:	0006      	movs	r6, r0
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	000f      	movs	r7, r1
 8005570:	b25b      	sxtb	r3, r3
 8005572:	9301      	str	r3, [sp, #4]
 8005574:	3301      	adds	r3, #1
 8005576:	d063      	beq.n	8005640 <log+0xe4>
 8005578:	0022      	movs	r2, r4
 800557a:	002b      	movs	r3, r5
 800557c:	0020      	movs	r0, r4
 800557e:	0029      	movs	r1, r5
 8005580:	f7fd f85a 	bl	8002638 <__aeabi_dcmpun>
 8005584:	2800      	cmp	r0, #0
 8005586:	d15b      	bne.n	8005640 <log+0xe4>
 8005588:	2200      	movs	r2, #0
 800558a:	2300      	movs	r3, #0
 800558c:	0020      	movs	r0, r4
 800558e:	0029      	movs	r1, r5
 8005590:	f7fa fe70 	bl	8000274 <__aeabi_dcmpgt>
 8005594:	2800      	cmp	r0, #0
 8005596:	d153      	bne.n	8005640 <log+0xe4>
 8005598:	4b2c      	ldr	r3, [pc, #176]	; (800564c <log+0xf0>)
 800559a:	900a      	str	r0, [sp, #40]	; 0x28
 800559c:	9303      	str	r3, [sp, #12]
 800559e:	9b01      	ldr	r3, [sp, #4]
 80055a0:	9404      	str	r4, [sp, #16]
 80055a2:	9505      	str	r5, [sp, #20]
 80055a4:	9406      	str	r4, [sp, #24]
 80055a6:	9507      	str	r5, [sp, #28]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d116      	bne.n	80055da <log+0x7e>
 80055ac:	22e0      	movs	r2, #224	; 0xe0
 80055ae:	4b28      	ldr	r3, [pc, #160]	; (8005650 <log+0xf4>)
 80055b0:	0612      	lsls	r2, r2, #24
 80055b2:	9208      	str	r2, [sp, #32]
 80055b4:	9309      	str	r3, [sp, #36]	; 0x24
 80055b6:	0020      	movs	r0, r4
 80055b8:	2200      	movs	r2, #0
 80055ba:	2300      	movs	r3, #0
 80055bc:	0029      	movs	r1, r5
 80055be:	f7fa fe3f 	bl	8000240 <__aeabi_dcmpeq>
 80055c2:	2800      	cmp	r0, #0
 80055c4:	d12a      	bne.n	800561c <log+0xc0>
 80055c6:	2301      	movs	r3, #1
 80055c8:	9302      	str	r3, [sp, #8]
 80055ca:	9b01      	ldr	r3, [sp, #4]
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d11a      	bne.n	8005606 <log+0xaa>
 80055d0:	f000 fb3a 	bl	8005c48 <__errno>
 80055d4:	2321      	movs	r3, #33	; 0x21
 80055d6:	6003      	str	r3, [r0, #0]
 80055d8:	e01a      	b.n	8005610 <log+0xb4>
 80055da:	2200      	movs	r2, #0
 80055dc:	4b1d      	ldr	r3, [pc, #116]	; (8005654 <log+0xf8>)
 80055de:	0020      	movs	r0, r4
 80055e0:	9208      	str	r2, [sp, #32]
 80055e2:	9309      	str	r3, [sp, #36]	; 0x24
 80055e4:	0029      	movs	r1, r5
 80055e6:	2200      	movs	r2, #0
 80055e8:	2300      	movs	r3, #0
 80055ea:	f7fa fe29 	bl	8000240 <__aeabi_dcmpeq>
 80055ee:	2800      	cmp	r0, #0
 80055f0:	d0e9      	beq.n	80055c6 <log+0x6a>
 80055f2:	2302      	movs	r3, #2
 80055f4:	9302      	str	r3, [sp, #8]
 80055f6:	9b01      	ldr	r3, [sp, #4]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d111      	bne.n	8005620 <log+0xc4>
 80055fc:	f000 fb24 	bl	8005c48 <__errno>
 8005600:	2322      	movs	r3, #34	; 0x22
 8005602:	6003      	str	r3, [r0, #0]
 8005604:	e011      	b.n	800562a <log+0xce>
 8005606:	a802      	add	r0, sp, #8
 8005608:	f000 fb16 	bl	8005c38 <matherr>
 800560c:	2800      	cmp	r0, #0
 800560e:	d0df      	beq.n	80055d0 <log+0x74>
 8005610:	4811      	ldr	r0, [pc, #68]	; (8005658 <log+0xfc>)
 8005612:	f000 fb13 	bl	8005c3c <nan>
 8005616:	9008      	str	r0, [sp, #32]
 8005618:	9109      	str	r1, [sp, #36]	; 0x24
 800561a:	e006      	b.n	800562a <log+0xce>
 800561c:	2302      	movs	r3, #2
 800561e:	9302      	str	r3, [sp, #8]
 8005620:	a802      	add	r0, sp, #8
 8005622:	f000 fb09 	bl	8005c38 <matherr>
 8005626:	2800      	cmp	r0, #0
 8005628:	d0e8      	beq.n	80055fc <log+0xa0>
 800562a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d004      	beq.n	800563c <log+0xe0>
 8005632:	f000 fb09 	bl	8005c48 <__errno>
 8005636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005638:	9301      	str	r3, [sp, #4]
 800563a:	6003      	str	r3, [r0, #0]
 800563c:	9e08      	ldr	r6, [sp, #32]
 800563e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005640:	0030      	movs	r0, r6
 8005642:	0039      	movs	r1, r7
 8005644:	b00d      	add	sp, #52	; 0x34
 8005646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005648:	20000004 	.word	0x20000004
 800564c:	08005d95 	.word	0x08005d95
 8005650:	c7efffff 	.word	0xc7efffff
 8005654:	fff00000 	.word	0xfff00000
 8005658:	08005d94 	.word	0x08005d94

0800565c <__ieee754_fmod>:
 800565c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800565e:	b087      	sub	sp, #28
 8005660:	9303      	str	r3, [sp, #12]
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	085b      	lsrs	r3, r3, #1
 8005666:	001d      	movs	r5, r3
 8005668:	9002      	str	r0, [sp, #8]
 800566a:	9105      	str	r1, [sp, #20]
 800566c:	0004      	movs	r4, r0
 800566e:	0016      	movs	r6, r2
 8005670:	9201      	str	r2, [sp, #4]
 8005672:	4315      	orrs	r5, r2
 8005674:	d00e      	beq.n	8005694 <__ieee754_fmod+0x38>
 8005676:	4f76      	ldr	r7, [pc, #472]	; (8005850 <__ieee754_fmod+0x1f4>)
 8005678:	004d      	lsls	r5, r1, #1
 800567a:	086d      	lsrs	r5, r5, #1
 800567c:	42bd      	cmp	r5, r7
 800567e:	dc09      	bgt.n	8005694 <__ieee754_fmod+0x38>
 8005680:	4257      	negs	r7, r2
 8005682:	4317      	orrs	r7, r2
 8005684:	0fff      	lsrs	r7, r7, #31
 8005686:	431f      	orrs	r7, r3
 8005688:	9704      	str	r7, [sp, #16]
 800568a:	4f72      	ldr	r7, [pc, #456]	; (8005854 <__ieee754_fmod+0x1f8>)
 800568c:	46bc      	mov	ip, r7
 800568e:	9f04      	ldr	r7, [sp, #16]
 8005690:	4567      	cmp	r7, ip
 8005692:	d909      	bls.n	80056a8 <__ieee754_fmod+0x4c>
 8005694:	9d03      	ldr	r5, [sp, #12]
 8005696:	002b      	movs	r3, r5
 8005698:	f7fc fa38 	bl	8001b0c <__aeabi_dmul>
 800569c:	0002      	movs	r2, r0
 800569e:	000b      	movs	r3, r1
 80056a0:	f7fb fe00 	bl	80012a4 <__aeabi_ddiv>
 80056a4:	b007      	add	sp, #28
 80056a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056a8:	0fcf      	lsrs	r7, r1, #31
 80056aa:	07ff      	lsls	r7, r7, #31
 80056ac:	46bc      	mov	ip, r7
 80056ae:	429d      	cmp	r5, r3
 80056b0:	dc0c      	bgt.n	80056cc <__ieee754_fmod+0x70>
 80056b2:	dbf7      	blt.n	80056a4 <__ieee754_fmod+0x48>
 80056b4:	4290      	cmp	r0, r2
 80056b6:	d3f5      	bcc.n	80056a4 <__ieee754_fmod+0x48>
 80056b8:	9902      	ldr	r1, [sp, #8]
 80056ba:	4291      	cmp	r1, r2
 80056bc:	d106      	bne.n	80056cc <__ieee754_fmod+0x70>
 80056be:	4663      	mov	r3, ip
 80056c0:	4d65      	ldr	r5, [pc, #404]	; (8005858 <__ieee754_fmod+0x1fc>)
 80056c2:	0fdb      	lsrs	r3, r3, #31
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	18ed      	adds	r5, r5, r3
 80056c8:	cd03      	ldmia	r5!, {r0, r1}
 80056ca:	e7eb      	b.n	80056a4 <__ieee754_fmod+0x48>
 80056cc:	4963      	ldr	r1, [pc, #396]	; (800585c <__ieee754_fmod+0x200>)
 80056ce:	428d      	cmp	r5, r1
 80056d0:	dc49      	bgt.n	8005766 <__ieee754_fmod+0x10a>
 80056d2:	2d00      	cmp	r5, #0
 80056d4:	d140      	bne.n	8005758 <__ieee754_fmod+0xfc>
 80056d6:	9902      	ldr	r1, [sp, #8]
 80056d8:	4861      	ldr	r0, [pc, #388]	; (8005860 <__ieee754_fmod+0x204>)
 80056da:	2900      	cmp	r1, #0
 80056dc:	dc39      	bgt.n	8005752 <__ieee754_fmod+0xf6>
 80056de:	495f      	ldr	r1, [pc, #380]	; (800585c <__ieee754_fmod+0x200>)
 80056e0:	428b      	cmp	r3, r1
 80056e2:	dc4e      	bgt.n	8005782 <__ieee754_fmod+0x126>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d145      	bne.n	8005774 <__ieee754_fmod+0x118>
 80056e8:	495d      	ldr	r1, [pc, #372]	; (8005860 <__ieee754_fmod+0x204>)
 80056ea:	2e00      	cmp	r6, #0
 80056ec:	dc3f      	bgt.n	800576e <__ieee754_fmod+0x112>
 80056ee:	4e5d      	ldr	r6, [pc, #372]	; (8005864 <__ieee754_fmod+0x208>)
 80056f0:	42b0      	cmp	r0, r6
 80056f2:	db4a      	blt.n	800578a <__ieee754_fmod+0x12e>
 80056f4:	2780      	movs	r7, #128	; 0x80
 80056f6:	9d05      	ldr	r5, [sp, #20]
 80056f8:	037f      	lsls	r7, r7, #13
 80056fa:	032d      	lsls	r5, r5, #12
 80056fc:	0b2d      	lsrs	r5, r5, #12
 80056fe:	433d      	orrs	r5, r7
 8005700:	4e58      	ldr	r6, [pc, #352]	; (8005864 <__ieee754_fmod+0x208>)
 8005702:	42b1      	cmp	r1, r6
 8005704:	db54      	blt.n	80057b0 <__ieee754_fmod+0x154>
 8005706:	2280      	movs	r2, #128	; 0x80
 8005708:	9b03      	ldr	r3, [sp, #12]
 800570a:	0352      	lsls	r2, r2, #13
 800570c:	031b      	lsls	r3, r3, #12
 800570e:	0b1b      	lsrs	r3, r3, #12
 8005710:	4313      	orrs	r3, r2
 8005712:	1a40      	subs	r0, r0, r1
 8005714:	1aef      	subs	r7, r5, r3
 8005716:	2800      	cmp	r0, #0
 8005718:	d161      	bne.n	80057de <__ieee754_fmod+0x182>
 800571a:	9b01      	ldr	r3, [sp, #4]
 800571c:	429c      	cmp	r4, r3
 800571e:	4192      	sbcs	r2, r2
 8005720:	4252      	negs	r2, r2
 8005722:	1abf      	subs	r7, r7, r2
 8005724:	d401      	bmi.n	800572a <__ieee754_fmod+0xce>
 8005726:	003d      	movs	r5, r7
 8005728:	1ae4      	subs	r4, r4, r3
 800572a:	002b      	movs	r3, r5
 800572c:	4323      	orrs	r3, r4
 800572e:	d0c6      	beq.n	80056be <__ieee754_fmod+0x62>
 8005730:	4b4a      	ldr	r3, [pc, #296]	; (800585c <__ieee754_fmod+0x200>)
 8005732:	429d      	cmp	r5, r3
 8005734:	dd68      	ble.n	8005808 <__ieee754_fmod+0x1ac>
 8005736:	4b4b      	ldr	r3, [pc, #300]	; (8005864 <__ieee754_fmod+0x208>)
 8005738:	4299      	cmp	r1, r3
 800573a:	db6b      	blt.n	8005814 <__ieee754_fmod+0x1b8>
 800573c:	4b4a      	ldr	r3, [pc, #296]	; (8005868 <__ieee754_fmod+0x20c>)
 800573e:	0020      	movs	r0, r4
 8005740:	18ed      	adds	r5, r5, r3
 8005742:	4663      	mov	r3, ip
 8005744:	431d      	orrs	r5, r3
 8005746:	4b49      	ldr	r3, [pc, #292]	; (800586c <__ieee754_fmod+0x210>)
 8005748:	18c9      	adds	r1, r1, r3
 800574a:	0509      	lsls	r1, r1, #20
 800574c:	430d      	orrs	r5, r1
 800574e:	0029      	movs	r1, r5
 8005750:	e7a8      	b.n	80056a4 <__ieee754_fmod+0x48>
 8005752:	3801      	subs	r0, #1
 8005754:	0049      	lsls	r1, r1, #1
 8005756:	e7c0      	b.n	80056da <__ieee754_fmod+0x7e>
 8005758:	4842      	ldr	r0, [pc, #264]	; (8005864 <__ieee754_fmod+0x208>)
 800575a:	02e9      	lsls	r1, r5, #11
 800575c:	3801      	subs	r0, #1
 800575e:	0049      	lsls	r1, r1, #1
 8005760:	2900      	cmp	r1, #0
 8005762:	dcfb      	bgt.n	800575c <__ieee754_fmod+0x100>
 8005764:	e7bb      	b.n	80056de <__ieee754_fmod+0x82>
 8005766:	4942      	ldr	r1, [pc, #264]	; (8005870 <__ieee754_fmod+0x214>)
 8005768:	1528      	asrs	r0, r5, #20
 800576a:	1840      	adds	r0, r0, r1
 800576c:	e7b7      	b.n	80056de <__ieee754_fmod+0x82>
 800576e:	3901      	subs	r1, #1
 8005770:	0076      	lsls	r6, r6, #1
 8005772:	e7ba      	b.n	80056ea <__ieee754_fmod+0x8e>
 8005774:	493b      	ldr	r1, [pc, #236]	; (8005864 <__ieee754_fmod+0x208>)
 8005776:	02de      	lsls	r6, r3, #11
 8005778:	3901      	subs	r1, #1
 800577a:	0076      	lsls	r6, r6, #1
 800577c:	2e00      	cmp	r6, #0
 800577e:	dcfb      	bgt.n	8005778 <__ieee754_fmod+0x11c>
 8005780:	e7b5      	b.n	80056ee <__ieee754_fmod+0x92>
 8005782:	4e3b      	ldr	r6, [pc, #236]	; (8005870 <__ieee754_fmod+0x214>)
 8005784:	1519      	asrs	r1, r3, #20
 8005786:	1989      	adds	r1, r1, r6
 8005788:	e7b1      	b.n	80056ee <__ieee754_fmod+0x92>
 800578a:	4c36      	ldr	r4, [pc, #216]	; (8005864 <__ieee754_fmod+0x208>)
 800578c:	1a27      	subs	r7, r4, r0
 800578e:	2f1f      	cmp	r7, #31
 8005790:	dc08      	bgt.n	80057a4 <__ieee754_fmod+0x148>
 8005792:	2420      	movs	r4, #32
 8005794:	9e02      	ldr	r6, [sp, #8]
 8005796:	1be4      	subs	r4, r4, r7
 8005798:	40e6      	lsrs	r6, r4
 800579a:	40bd      	lsls	r5, r7
 800579c:	9c02      	ldr	r4, [sp, #8]
 800579e:	4335      	orrs	r5, r6
 80057a0:	40bc      	lsls	r4, r7
 80057a2:	e7ad      	b.n	8005700 <__ieee754_fmod+0xa4>
 80057a4:	4c33      	ldr	r4, [pc, #204]	; (8005874 <__ieee754_fmod+0x218>)
 80057a6:	9d02      	ldr	r5, [sp, #8]
 80057a8:	1a24      	subs	r4, r4, r0
 80057aa:	40a5      	lsls	r5, r4
 80057ac:	2400      	movs	r4, #0
 80057ae:	e7a7      	b.n	8005700 <__ieee754_fmod+0xa4>
 80057b0:	4e2c      	ldr	r6, [pc, #176]	; (8005864 <__ieee754_fmod+0x208>)
 80057b2:	1a76      	subs	r6, r6, r1
 80057b4:	9601      	str	r6, [sp, #4]
 80057b6:	2e1f      	cmp	r6, #31
 80057b8:	dc0b      	bgt.n	80057d2 <__ieee754_fmod+0x176>
 80057ba:	2620      	movs	r6, #32
 80057bc:	9f01      	ldr	r7, [sp, #4]
 80057be:	1bf6      	subs	r6, r6, r7
 80057c0:	0037      	movs	r7, r6
 80057c2:	0016      	movs	r6, r2
 80057c4:	40fe      	lsrs	r6, r7
 80057c6:	9f01      	ldr	r7, [sp, #4]
 80057c8:	40bb      	lsls	r3, r7
 80057ca:	40ba      	lsls	r2, r7
 80057cc:	4333      	orrs	r3, r6
 80057ce:	9201      	str	r2, [sp, #4]
 80057d0:	e79f      	b.n	8005712 <__ieee754_fmod+0xb6>
 80057d2:	4b28      	ldr	r3, [pc, #160]	; (8005874 <__ieee754_fmod+0x218>)
 80057d4:	1a5b      	subs	r3, r3, r1
 80057d6:	409a      	lsls	r2, r3
 80057d8:	0013      	movs	r3, r2
 80057da:	2200      	movs	r2, #0
 80057dc:	e7f7      	b.n	80057ce <__ieee754_fmod+0x172>
 80057de:	9a01      	ldr	r2, [sp, #4]
 80057e0:	4294      	cmp	r4, r2
 80057e2:	4192      	sbcs	r2, r2
 80057e4:	4252      	negs	r2, r2
 80057e6:	1aba      	subs	r2, r7, r2
 80057e8:	d505      	bpl.n	80057f6 <__ieee754_fmod+0x19a>
 80057ea:	006d      	lsls	r5, r5, #1
 80057ec:	0fe2      	lsrs	r2, r4, #31
 80057ee:	1955      	adds	r5, r2, r5
 80057f0:	0064      	lsls	r4, r4, #1
 80057f2:	3801      	subs	r0, #1
 80057f4:	e78e      	b.n	8005714 <__ieee754_fmod+0xb8>
 80057f6:	9d01      	ldr	r5, [sp, #4]
 80057f8:	1b64      	subs	r4, r4, r5
 80057fa:	0015      	movs	r5, r2
 80057fc:	4325      	orrs	r5, r4
 80057fe:	d100      	bne.n	8005802 <__ieee754_fmod+0x1a6>
 8005800:	e75d      	b.n	80056be <__ieee754_fmod+0x62>
 8005802:	0052      	lsls	r2, r2, #1
 8005804:	0fe5      	lsrs	r5, r4, #31
 8005806:	e7f2      	b.n	80057ee <__ieee754_fmod+0x192>
 8005808:	0fe3      	lsrs	r3, r4, #31
 800580a:	006d      	lsls	r5, r5, #1
 800580c:	18ed      	adds	r5, r5, r3
 800580e:	0064      	lsls	r4, r4, #1
 8005810:	3901      	subs	r1, #1
 8005812:	e78d      	b.n	8005730 <__ieee754_fmod+0xd4>
 8005814:	4b13      	ldr	r3, [pc, #76]	; (8005864 <__ieee754_fmod+0x208>)
 8005816:	1a5e      	subs	r6, r3, r1
 8005818:	2e14      	cmp	r6, #20
 800581a:	dc0b      	bgt.n	8005834 <__ieee754_fmod+0x1d8>
 800581c:	2320      	movs	r3, #32
 800581e:	0022      	movs	r2, r4
 8005820:	002c      	movs	r4, r5
 8005822:	1b9b      	subs	r3, r3, r6
 8005824:	40f2      	lsrs	r2, r6
 8005826:	409c      	lsls	r4, r3
 8005828:	4135      	asrs	r5, r6
 800582a:	4314      	orrs	r4, r2
 800582c:	4661      	mov	r1, ip
 800582e:	0020      	movs	r0, r4
 8005830:	4329      	orrs	r1, r5
 8005832:	e737      	b.n	80056a4 <__ieee754_fmod+0x48>
 8005834:	2e1f      	cmp	r6, #31
 8005836:	dc06      	bgt.n	8005846 <__ieee754_fmod+0x1ea>
 8005838:	2320      	movs	r3, #32
 800583a:	40f4      	lsrs	r4, r6
 800583c:	1b9e      	subs	r6, r3, r6
 800583e:	40b5      	lsls	r5, r6
 8005840:	432c      	orrs	r4, r5
 8005842:	4665      	mov	r5, ip
 8005844:	e7f2      	b.n	800582c <__ieee754_fmod+0x1d0>
 8005846:	002c      	movs	r4, r5
 8005848:	4b0a      	ldr	r3, [pc, #40]	; (8005874 <__ieee754_fmod+0x218>)
 800584a:	1a59      	subs	r1, r3, r1
 800584c:	410c      	asrs	r4, r1
 800584e:	e7f8      	b.n	8005842 <__ieee754_fmod+0x1e6>
 8005850:	7fefffff 	.word	0x7fefffff
 8005854:	7ff00000 	.word	0x7ff00000
 8005858:	08005da0 	.word	0x08005da0
 800585c:	000fffff 	.word	0x000fffff
 8005860:	fffffbed 	.word	0xfffffbed
 8005864:	fffffc02 	.word	0xfffffc02
 8005868:	fff00000 	.word	0xfff00000
 800586c:	000003ff 	.word	0x000003ff
 8005870:	fffffc01 	.word	0xfffffc01
 8005874:	fffffbe2 	.word	0xfffffbe2

08005878 <__ieee754_log>:
 8005878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587a:	4bd1      	ldr	r3, [pc, #836]	; (8005bc0 <__ieee754_log+0x348>)
 800587c:	b08b      	sub	sp, #44	; 0x2c
 800587e:	000d      	movs	r5, r1
 8005880:	4299      	cmp	r1, r3
 8005882:	dc23      	bgt.n	80058cc <__ieee754_log+0x54>
 8005884:	004b      	lsls	r3, r1, #1
 8005886:	085b      	lsrs	r3, r3, #1
 8005888:	4303      	orrs	r3, r0
 800588a:	d107      	bne.n	800589c <__ieee754_log+0x24>
 800588c:	2200      	movs	r2, #0
 800588e:	2300      	movs	r3, #0
 8005890:	2000      	movs	r0, #0
 8005892:	49cc      	ldr	r1, [pc, #816]	; (8005bc4 <__ieee754_log+0x34c>)
 8005894:	f7fb fd06 	bl	80012a4 <__aeabi_ddiv>
 8005898:	b00b      	add	sp, #44	; 0x2c
 800589a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800589c:	2900      	cmp	r1, #0
 800589e:	da06      	bge.n	80058ae <__ieee754_log+0x36>
 80058a0:	0002      	movs	r2, r0
 80058a2:	000b      	movs	r3, r1
 80058a4:	f7fc fbb2 	bl	800200c <__aeabi_dsub>
 80058a8:	2200      	movs	r2, #0
 80058aa:	2300      	movs	r3, #0
 80058ac:	e7f2      	b.n	8005894 <__ieee754_log+0x1c>
 80058ae:	4bc6      	ldr	r3, [pc, #792]	; (8005bc8 <__ieee754_log+0x350>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	f7fc f92b 	bl	8001b0c <__aeabi_dmul>
 80058b6:	2336      	movs	r3, #54	; 0x36
 80058b8:	000d      	movs	r5, r1
 80058ba:	425b      	negs	r3, r3
 80058bc:	4ac3      	ldr	r2, [pc, #780]	; (8005bcc <__ieee754_log+0x354>)
 80058be:	4295      	cmp	r5, r2
 80058c0:	dd06      	ble.n	80058d0 <__ieee754_log+0x58>
 80058c2:	0002      	movs	r2, r0
 80058c4:	000b      	movs	r3, r1
 80058c6:	f7fb f9dd 	bl	8000c84 <__aeabi_dadd>
 80058ca:	e7e5      	b.n	8005898 <__ieee754_log+0x20>
 80058cc:	2300      	movs	r3, #0
 80058ce:	e7f5      	b.n	80058bc <__ieee754_log+0x44>
 80058d0:	4abf      	ldr	r2, [pc, #764]	; (8005bd0 <__ieee754_log+0x358>)
 80058d2:	152c      	asrs	r4, r5, #20
 80058d4:	18a4      	adds	r4, r4, r2
 80058d6:	18e3      	adds	r3, r4, r3
 80058d8:	032d      	lsls	r5, r5, #12
 80058da:	4cbe      	ldr	r4, [pc, #760]	; (8005bd4 <__ieee754_log+0x35c>)
 80058dc:	0b2a      	lsrs	r2, r5, #12
 80058de:	9208      	str	r2, [sp, #32]
 80058e0:	1914      	adds	r4, r2, r4
 80058e2:	2280      	movs	r2, #128	; 0x80
 80058e4:	0352      	lsls	r2, r2, #13
 80058e6:	4014      	ands	r4, r2
 80058e8:	4abb      	ldr	r2, [pc, #748]	; (8005bd8 <__ieee754_log+0x360>)
 80058ea:	9d08      	ldr	r5, [sp, #32]
 80058ec:	4062      	eors	r2, r4
 80058ee:	1524      	asrs	r4, r4, #20
 80058f0:	4315      	orrs	r5, r2
 80058f2:	18e3      	adds	r3, r4, r3
 80058f4:	0029      	movs	r1, r5
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	2200      	movs	r2, #0
 80058fa:	4bb7      	ldr	r3, [pc, #732]	; (8005bd8 <__ieee754_log+0x360>)
 80058fc:	f7fc fb86 	bl	800200c <__aeabi_dsub>
 8005900:	9b08      	ldr	r3, [sp, #32]
 8005902:	0004      	movs	r4, r0
 8005904:	3302      	adds	r3, #2
 8005906:	031b      	lsls	r3, r3, #12
 8005908:	000d      	movs	r5, r1
 800590a:	0b1b      	lsrs	r3, r3, #12
 800590c:	2200      	movs	r2, #0
 800590e:	2b02      	cmp	r3, #2
 8005910:	dc64      	bgt.n	80059dc <__ieee754_log+0x164>
 8005912:	2300      	movs	r3, #0
 8005914:	f7fa fc94 	bl	8000240 <__aeabi_dcmpeq>
 8005918:	2800      	cmp	r0, #0
 800591a:	d019      	beq.n	8005950 <__ieee754_log+0xd8>
 800591c:	9b00      	ldr	r3, [sp, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d100      	bne.n	8005924 <__ieee754_log+0xac>
 8005922:	e14a      	b.n	8005bba <__ieee754_log+0x342>
 8005924:	0018      	movs	r0, r3
 8005926:	f7fc fedb 	bl	80026e0 <__aeabi_i2d>
 800592a:	4aac      	ldr	r2, [pc, #688]	; (8005bdc <__ieee754_log+0x364>)
 800592c:	4bac      	ldr	r3, [pc, #688]	; (8005be0 <__ieee754_log+0x368>)
 800592e:	0004      	movs	r4, r0
 8005930:	000d      	movs	r5, r1
 8005932:	f7fc f8eb 	bl	8001b0c <__aeabi_dmul>
 8005936:	4aab      	ldr	r2, [pc, #684]	; (8005be4 <__ieee754_log+0x36c>)
 8005938:	0006      	movs	r6, r0
 800593a:	000f      	movs	r7, r1
 800593c:	4baa      	ldr	r3, [pc, #680]	; (8005be8 <__ieee754_log+0x370>)
 800593e:	0020      	movs	r0, r4
 8005940:	0029      	movs	r1, r5
 8005942:	f7fc f8e3 	bl	8001b0c <__aeabi_dmul>
 8005946:	0002      	movs	r2, r0
 8005948:	000b      	movs	r3, r1
 800594a:	0030      	movs	r0, r6
 800594c:	0039      	movs	r1, r7
 800594e:	e7ba      	b.n	80058c6 <__ieee754_log+0x4e>
 8005950:	4aa6      	ldr	r2, [pc, #664]	; (8005bec <__ieee754_log+0x374>)
 8005952:	4ba7      	ldr	r3, [pc, #668]	; (8005bf0 <__ieee754_log+0x378>)
 8005954:	0020      	movs	r0, r4
 8005956:	0029      	movs	r1, r5
 8005958:	f7fc f8d8 	bl	8001b0c <__aeabi_dmul>
 800595c:	0002      	movs	r2, r0
 800595e:	000b      	movs	r3, r1
 8005960:	2000      	movs	r0, #0
 8005962:	49a4      	ldr	r1, [pc, #656]	; (8005bf4 <__ieee754_log+0x37c>)
 8005964:	f7fc fb52 	bl	800200c <__aeabi_dsub>
 8005968:	0022      	movs	r2, r4
 800596a:	0006      	movs	r6, r0
 800596c:	000f      	movs	r7, r1
 800596e:	002b      	movs	r3, r5
 8005970:	0020      	movs	r0, r4
 8005972:	0029      	movs	r1, r5
 8005974:	f7fc f8ca 	bl	8001b0c <__aeabi_dmul>
 8005978:	000b      	movs	r3, r1
 800597a:	0002      	movs	r2, r0
 800597c:	0039      	movs	r1, r7
 800597e:	0030      	movs	r0, r6
 8005980:	f7fc f8c4 	bl	8001b0c <__aeabi_dmul>
 8005984:	9b00      	ldr	r3, [sp, #0]
 8005986:	0006      	movs	r6, r0
 8005988:	000f      	movs	r7, r1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d104      	bne.n	8005998 <__ieee754_log+0x120>
 800598e:	0002      	movs	r2, r0
 8005990:	000b      	movs	r3, r1
 8005992:	0020      	movs	r0, r4
 8005994:	0029      	movs	r1, r5
 8005996:	e01e      	b.n	80059d6 <__ieee754_log+0x15e>
 8005998:	9800      	ldr	r0, [sp, #0]
 800599a:	f7fc fea1 	bl	80026e0 <__aeabi_i2d>
 800599e:	4a8f      	ldr	r2, [pc, #572]	; (8005bdc <__ieee754_log+0x364>)
 80059a0:	4b8f      	ldr	r3, [pc, #572]	; (8005be0 <__ieee754_log+0x368>)
 80059a2:	9000      	str	r0, [sp, #0]
 80059a4:	9101      	str	r1, [sp, #4]
 80059a6:	f7fc f8b1 	bl	8001b0c <__aeabi_dmul>
 80059aa:	4a8e      	ldr	r2, [pc, #568]	; (8005be4 <__ieee754_log+0x36c>)
 80059ac:	9002      	str	r0, [sp, #8]
 80059ae:	9103      	str	r1, [sp, #12]
 80059b0:	9800      	ldr	r0, [sp, #0]
 80059b2:	9901      	ldr	r1, [sp, #4]
 80059b4:	4b8c      	ldr	r3, [pc, #560]	; (8005be8 <__ieee754_log+0x370>)
 80059b6:	f7fc f8a9 	bl	8001b0c <__aeabi_dmul>
 80059ba:	0002      	movs	r2, r0
 80059bc:	000b      	movs	r3, r1
 80059be:	0030      	movs	r0, r6
 80059c0:	0039      	movs	r1, r7
 80059c2:	f7fc fb23 	bl	800200c <__aeabi_dsub>
 80059c6:	0022      	movs	r2, r4
 80059c8:	002b      	movs	r3, r5
 80059ca:	f7fc fb1f 	bl	800200c <__aeabi_dsub>
 80059ce:	0002      	movs	r2, r0
 80059d0:	000b      	movs	r3, r1
 80059d2:	9802      	ldr	r0, [sp, #8]
 80059d4:	9903      	ldr	r1, [sp, #12]
 80059d6:	f7fc fb19 	bl	800200c <__aeabi_dsub>
 80059da:	e75d      	b.n	8005898 <__ieee754_log+0x20>
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	05db      	lsls	r3, r3, #23
 80059e0:	f7fb f950 	bl	8000c84 <__aeabi_dadd>
 80059e4:	0002      	movs	r2, r0
 80059e6:	000b      	movs	r3, r1
 80059e8:	0020      	movs	r0, r4
 80059ea:	0029      	movs	r1, r5
 80059ec:	f7fb fc5a 	bl	80012a4 <__aeabi_ddiv>
 80059f0:	9002      	str	r0, [sp, #8]
 80059f2:	9103      	str	r1, [sp, #12]
 80059f4:	9800      	ldr	r0, [sp, #0]
 80059f6:	f7fc fe73 	bl	80026e0 <__aeabi_i2d>
 80059fa:	9a02      	ldr	r2, [sp, #8]
 80059fc:	9b03      	ldr	r3, [sp, #12]
 80059fe:	9004      	str	r0, [sp, #16]
 8005a00:	9105      	str	r1, [sp, #20]
 8005a02:	0010      	movs	r0, r2
 8005a04:	0019      	movs	r1, r3
 8005a06:	f7fc f881 	bl	8001b0c <__aeabi_dmul>
 8005a0a:	4a7b      	ldr	r2, [pc, #492]	; (8005bf8 <__ieee754_log+0x380>)
 8005a0c:	9b08      	ldr	r3, [sp, #32]
 8005a0e:	4694      	mov	ip, r2
 8005a10:	4463      	add	r3, ip
 8005a12:	9309      	str	r3, [sp, #36]	; 0x24
 8005a14:	0002      	movs	r2, r0
 8005a16:	000b      	movs	r3, r1
 8005a18:	9006      	str	r0, [sp, #24]
 8005a1a:	9107      	str	r1, [sp, #28]
 8005a1c:	f7fc f876 	bl	8001b0c <__aeabi_dmul>
 8005a20:	0006      	movs	r6, r0
 8005a22:	000f      	movs	r7, r1
 8005a24:	4a75      	ldr	r2, [pc, #468]	; (8005bfc <__ieee754_log+0x384>)
 8005a26:	4b76      	ldr	r3, [pc, #472]	; (8005c00 <__ieee754_log+0x388>)
 8005a28:	f7fc f870 	bl	8001b0c <__aeabi_dmul>
 8005a2c:	4a75      	ldr	r2, [pc, #468]	; (8005c04 <__ieee754_log+0x38c>)
 8005a2e:	4b76      	ldr	r3, [pc, #472]	; (8005c08 <__ieee754_log+0x390>)
 8005a30:	f7fb f928 	bl	8000c84 <__aeabi_dadd>
 8005a34:	0032      	movs	r2, r6
 8005a36:	003b      	movs	r3, r7
 8005a38:	f7fc f868 	bl	8001b0c <__aeabi_dmul>
 8005a3c:	4a73      	ldr	r2, [pc, #460]	; (8005c0c <__ieee754_log+0x394>)
 8005a3e:	4b74      	ldr	r3, [pc, #464]	; (8005c10 <__ieee754_log+0x398>)
 8005a40:	f7fb f920 	bl	8000c84 <__aeabi_dadd>
 8005a44:	0032      	movs	r2, r6
 8005a46:	003b      	movs	r3, r7
 8005a48:	f7fc f860 	bl	8001b0c <__aeabi_dmul>
 8005a4c:	4a71      	ldr	r2, [pc, #452]	; (8005c14 <__ieee754_log+0x39c>)
 8005a4e:	4b72      	ldr	r3, [pc, #456]	; (8005c18 <__ieee754_log+0x3a0>)
 8005a50:	f7fb f918 	bl	8000c84 <__aeabi_dadd>
 8005a54:	9a06      	ldr	r2, [sp, #24]
 8005a56:	9b07      	ldr	r3, [sp, #28]
 8005a58:	f7fc f858 	bl	8001b0c <__aeabi_dmul>
 8005a5c:	4a6f      	ldr	r2, [pc, #444]	; (8005c1c <__ieee754_log+0x3a4>)
 8005a5e:	9006      	str	r0, [sp, #24]
 8005a60:	9107      	str	r1, [sp, #28]
 8005a62:	4b6f      	ldr	r3, [pc, #444]	; (8005c20 <__ieee754_log+0x3a8>)
 8005a64:	0030      	movs	r0, r6
 8005a66:	0039      	movs	r1, r7
 8005a68:	f7fc f850 	bl	8001b0c <__aeabi_dmul>
 8005a6c:	4a6d      	ldr	r2, [pc, #436]	; (8005c24 <__ieee754_log+0x3ac>)
 8005a6e:	4b6e      	ldr	r3, [pc, #440]	; (8005c28 <__ieee754_log+0x3b0>)
 8005a70:	f7fb f908 	bl	8000c84 <__aeabi_dadd>
 8005a74:	0032      	movs	r2, r6
 8005a76:	003b      	movs	r3, r7
 8005a78:	f7fc f848 	bl	8001b0c <__aeabi_dmul>
 8005a7c:	4a6b      	ldr	r2, [pc, #428]	; (8005c2c <__ieee754_log+0x3b4>)
 8005a7e:	4b6c      	ldr	r3, [pc, #432]	; (8005c30 <__ieee754_log+0x3b8>)
 8005a80:	f7fb f900 	bl	8000c84 <__aeabi_dadd>
 8005a84:	0032      	movs	r2, r6
 8005a86:	003b      	movs	r3, r7
 8005a88:	f7fc f840 	bl	8001b0c <__aeabi_dmul>
 8005a8c:	0002      	movs	r2, r0
 8005a8e:	000b      	movs	r3, r1
 8005a90:	9806      	ldr	r0, [sp, #24]
 8005a92:	9907      	ldr	r1, [sp, #28]
 8005a94:	f7fb f8f6 	bl	8000c84 <__aeabi_dadd>
 8005a98:	9a08      	ldr	r2, [sp, #32]
 8005a9a:	4b66      	ldr	r3, [pc, #408]	; (8005c34 <__ieee754_log+0x3bc>)
 8005a9c:	9006      	str	r0, [sp, #24]
 8005a9e:	9107      	str	r1, [sp, #28]
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	dd50      	ble.n	8005b4c <__ieee754_log+0x2d4>
 8005aaa:	2200      	movs	r2, #0
 8005aac:	4b51      	ldr	r3, [pc, #324]	; (8005bf4 <__ieee754_log+0x37c>)
 8005aae:	0020      	movs	r0, r4
 8005ab0:	0029      	movs	r1, r5
 8005ab2:	f7fc f82b 	bl	8001b0c <__aeabi_dmul>
 8005ab6:	002b      	movs	r3, r5
 8005ab8:	0022      	movs	r2, r4
 8005aba:	f7fc f827 	bl	8001b0c <__aeabi_dmul>
 8005abe:	9b00      	ldr	r3, [sp, #0]
 8005ac0:	0006      	movs	r6, r0
 8005ac2:	000f      	movs	r7, r1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d112      	bne.n	8005aee <__ieee754_log+0x276>
 8005ac8:	0002      	movs	r2, r0
 8005aca:	000b      	movs	r3, r1
 8005acc:	9806      	ldr	r0, [sp, #24]
 8005ace:	9907      	ldr	r1, [sp, #28]
 8005ad0:	f7fb f8d8 	bl	8000c84 <__aeabi_dadd>
 8005ad4:	9a02      	ldr	r2, [sp, #8]
 8005ad6:	9b03      	ldr	r3, [sp, #12]
 8005ad8:	f7fc f818 	bl	8001b0c <__aeabi_dmul>
 8005adc:	0002      	movs	r2, r0
 8005ade:	000b      	movs	r3, r1
 8005ae0:	0030      	movs	r0, r6
 8005ae2:	0039      	movs	r1, r7
 8005ae4:	f7fc fa92 	bl	800200c <__aeabi_dsub>
 8005ae8:	0002      	movs	r2, r0
 8005aea:	000b      	movs	r3, r1
 8005aec:	e751      	b.n	8005992 <__ieee754_log+0x11a>
 8005aee:	4a3b      	ldr	r2, [pc, #236]	; (8005bdc <__ieee754_log+0x364>)
 8005af0:	4b3b      	ldr	r3, [pc, #236]	; (8005be0 <__ieee754_log+0x368>)
 8005af2:	9804      	ldr	r0, [sp, #16]
 8005af4:	9905      	ldr	r1, [sp, #20]
 8005af6:	f7fc f809 	bl	8001b0c <__aeabi_dmul>
 8005afa:	0032      	movs	r2, r6
 8005afc:	9000      	str	r0, [sp, #0]
 8005afe:	9101      	str	r1, [sp, #4]
 8005b00:	9806      	ldr	r0, [sp, #24]
 8005b02:	9907      	ldr	r1, [sp, #28]
 8005b04:	003b      	movs	r3, r7
 8005b06:	f7fb f8bd 	bl	8000c84 <__aeabi_dadd>
 8005b0a:	9a02      	ldr	r2, [sp, #8]
 8005b0c:	9b03      	ldr	r3, [sp, #12]
 8005b0e:	f7fb fffd 	bl	8001b0c <__aeabi_dmul>
 8005b12:	4a34      	ldr	r2, [pc, #208]	; (8005be4 <__ieee754_log+0x36c>)
 8005b14:	9002      	str	r0, [sp, #8]
 8005b16:	9103      	str	r1, [sp, #12]
 8005b18:	9804      	ldr	r0, [sp, #16]
 8005b1a:	9905      	ldr	r1, [sp, #20]
 8005b1c:	4b32      	ldr	r3, [pc, #200]	; (8005be8 <__ieee754_log+0x370>)
 8005b1e:	f7fb fff5 	bl	8001b0c <__aeabi_dmul>
 8005b22:	0002      	movs	r2, r0
 8005b24:	000b      	movs	r3, r1
 8005b26:	9802      	ldr	r0, [sp, #8]
 8005b28:	9903      	ldr	r1, [sp, #12]
 8005b2a:	f7fb f8ab 	bl	8000c84 <__aeabi_dadd>
 8005b2e:	0002      	movs	r2, r0
 8005b30:	000b      	movs	r3, r1
 8005b32:	0030      	movs	r0, r6
 8005b34:	0039      	movs	r1, r7
 8005b36:	f7fc fa69 	bl	800200c <__aeabi_dsub>
 8005b3a:	0022      	movs	r2, r4
 8005b3c:	002b      	movs	r3, r5
 8005b3e:	f7fc fa65 	bl	800200c <__aeabi_dsub>
 8005b42:	0002      	movs	r2, r0
 8005b44:	000b      	movs	r3, r1
 8005b46:	9800      	ldr	r0, [sp, #0]
 8005b48:	9901      	ldr	r1, [sp, #4]
 8005b4a:	e744      	b.n	80059d6 <__ieee754_log+0x15e>
 8005b4c:	9b00      	ldr	r3, [sp, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10a      	bne.n	8005b68 <__ieee754_log+0x2f0>
 8005b52:	9a06      	ldr	r2, [sp, #24]
 8005b54:	9b07      	ldr	r3, [sp, #28]
 8005b56:	0020      	movs	r0, r4
 8005b58:	0029      	movs	r1, r5
 8005b5a:	f7fc fa57 	bl	800200c <__aeabi_dsub>
 8005b5e:	9a02      	ldr	r2, [sp, #8]
 8005b60:	9b03      	ldr	r3, [sp, #12]
 8005b62:	f7fb ffd3 	bl	8001b0c <__aeabi_dmul>
 8005b66:	e7bf      	b.n	8005ae8 <__ieee754_log+0x270>
 8005b68:	4a1c      	ldr	r2, [pc, #112]	; (8005bdc <__ieee754_log+0x364>)
 8005b6a:	4b1d      	ldr	r3, [pc, #116]	; (8005be0 <__ieee754_log+0x368>)
 8005b6c:	9804      	ldr	r0, [sp, #16]
 8005b6e:	9905      	ldr	r1, [sp, #20]
 8005b70:	f7fb ffcc 	bl	8001b0c <__aeabi_dmul>
 8005b74:	9a06      	ldr	r2, [sp, #24]
 8005b76:	9b07      	ldr	r3, [sp, #28]
 8005b78:	0006      	movs	r6, r0
 8005b7a:	000f      	movs	r7, r1
 8005b7c:	0020      	movs	r0, r4
 8005b7e:	0029      	movs	r1, r5
 8005b80:	f7fc fa44 	bl	800200c <__aeabi_dsub>
 8005b84:	9a02      	ldr	r2, [sp, #8]
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	f7fb ffc0 	bl	8001b0c <__aeabi_dmul>
 8005b8c:	4a15      	ldr	r2, [pc, #84]	; (8005be4 <__ieee754_log+0x36c>)
 8005b8e:	9000      	str	r0, [sp, #0]
 8005b90:	9101      	str	r1, [sp, #4]
 8005b92:	9804      	ldr	r0, [sp, #16]
 8005b94:	9905      	ldr	r1, [sp, #20]
 8005b96:	4b14      	ldr	r3, [pc, #80]	; (8005be8 <__ieee754_log+0x370>)
 8005b98:	f7fb ffb8 	bl	8001b0c <__aeabi_dmul>
 8005b9c:	0002      	movs	r2, r0
 8005b9e:	000b      	movs	r3, r1
 8005ba0:	9800      	ldr	r0, [sp, #0]
 8005ba2:	9901      	ldr	r1, [sp, #4]
 8005ba4:	f7fc fa32 	bl	800200c <__aeabi_dsub>
 8005ba8:	0022      	movs	r2, r4
 8005baa:	002b      	movs	r3, r5
 8005bac:	f7fc fa2e 	bl	800200c <__aeabi_dsub>
 8005bb0:	0002      	movs	r2, r0
 8005bb2:	000b      	movs	r3, r1
 8005bb4:	0030      	movs	r0, r6
 8005bb6:	0039      	movs	r1, r7
 8005bb8:	e70d      	b.n	80059d6 <__ieee754_log+0x15e>
 8005bba:	2000      	movs	r0, #0
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	e66b      	b.n	8005898 <__ieee754_log+0x20>
 8005bc0:	000fffff 	.word	0x000fffff
 8005bc4:	c3500000 	.word	0xc3500000
 8005bc8:	43500000 	.word	0x43500000
 8005bcc:	7fefffff 	.word	0x7fefffff
 8005bd0:	fffffc01 	.word	0xfffffc01
 8005bd4:	00095f64 	.word	0x00095f64
 8005bd8:	3ff00000 	.word	0x3ff00000
 8005bdc:	fee00000 	.word	0xfee00000
 8005be0:	3fe62e42 	.word	0x3fe62e42
 8005be4:	35793c76 	.word	0x35793c76
 8005be8:	3dea39ef 	.word	0x3dea39ef
 8005bec:	55555555 	.word	0x55555555
 8005bf0:	3fd55555 	.word	0x3fd55555
 8005bf4:	3fe00000 	.word	0x3fe00000
 8005bf8:	fff9eb86 	.word	0xfff9eb86
 8005bfc:	df3e5244 	.word	0xdf3e5244
 8005c00:	3fc2f112 	.word	0x3fc2f112
 8005c04:	96cb03de 	.word	0x96cb03de
 8005c08:	3fc74664 	.word	0x3fc74664
 8005c0c:	94229359 	.word	0x94229359
 8005c10:	3fd24924 	.word	0x3fd24924
 8005c14:	55555593 	.word	0x55555593
 8005c18:	3fe55555 	.word	0x3fe55555
 8005c1c:	d078c69f 	.word	0xd078c69f
 8005c20:	3fc39a09 	.word	0x3fc39a09
 8005c24:	1d8e78af 	.word	0x1d8e78af
 8005c28:	3fcc71c5 	.word	0x3fcc71c5
 8005c2c:	9997fa04 	.word	0x9997fa04
 8005c30:	3fd99999 	.word	0x3fd99999
 8005c34:	0006b851 	.word	0x0006b851

08005c38 <matherr>:
 8005c38:	2000      	movs	r0, #0
 8005c3a:	4770      	bx	lr

08005c3c <nan>:
 8005c3c:	2000      	movs	r0, #0
 8005c3e:	4901      	ldr	r1, [pc, #4]	; (8005c44 <nan+0x8>)
 8005c40:	4770      	bx	lr
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	7ff80000 	.word	0x7ff80000

08005c48 <__errno>:
 8005c48:	4b01      	ldr	r3, [pc, #4]	; (8005c50 <__errno+0x8>)
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	4770      	bx	lr
 8005c4e:	46c0      	nop			; (mov r8, r8)
 8005c50:	20000008 	.word	0x20000008

08005c54 <_init>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	46c0      	nop			; (mov r8, r8)
 8005c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5a:	bc08      	pop	{r3}
 8005c5c:	469e      	mov	lr, r3
 8005c5e:	4770      	bx	lr

08005c60 <_fini>:
 8005c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c62:	46c0      	nop			; (mov r8, r8)
 8005c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c66:	bc08      	pop	{r3}
 8005c68:	469e      	mov	lr, r3
 8005c6a:	4770      	bx	lr
