============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  07:23:00 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (6819 ps) Late External Delay Assertion at pin count[3]
          Group: clk
     Startpoint: (R) count_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-    2000                  
     Required Time:=    7000                  
      Launch Clock:-       0                  
         Data Path:-     181                  
             Slack:=    6819                  

Exceptions/Constraints:
  output_delay             1000            counter.sdc_line_50 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CP -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[3]/Q  -       CP->Q F     DFCNQD1        3  2.1    25   181     181    (-,-) 
  count[3]        <<<     -     F     (port)         -    -     -     0     181    (-,-) 
#----------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  08:31:24 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (6829 ps) Late External Delay Assertion at pin count[0]
          Group: clk
     Startpoint: (R) count_reg[0]/CP
          Clock: (R) clk
       Endpoint: (F) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-    2000                  
     Required Time:=    7000                  
      Launch Clock:-       0                  
         Data Path:-     171                  
             Slack:=    6829                  

Exceptions/Constraints:
  output_delay             1000            counter.sdc_line_50_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CP -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[0]/Q  -       CP->Q F     SDFCNQD1       5  3.2    28   171     171    (-,-) 
  count[0]        <<<     -     F     (port)         -    -     -     0     171    (-,-) 
#----------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  03:02:20 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (6819 ps) Late External Delay Assertion at pin count[3]
          Group: clk
     Startpoint: (R) count_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-    2000                  
     Required Time:=    7000                  
      Launch Clock:-       0                  
         Data Path:-     181                  
             Slack:=    6819                  

Exceptions/Constraints:
  output_delay             1000            counter.sdc_line_50 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CP -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[3]/Q  -       CP->Q F     DFCNQD1        3  2.1    25   181     181    (-,-) 
  count[3]        <<<     -     F     (port)         -    -     -     0     181    (-,-) 
#----------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  03:03:28 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (819 ps) Late External Delay Assertion at pin count[2]
          Group: clk
     Startpoint: (R) count_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-    2000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     181                  
             Slack:=     819                  

Exceptions/Constraints:
  output_delay             1000            counter.sdc_line_60_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[2]/CP -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[2]/Q  -       CP->Q F     DFCNQD1        3  2.0    24   181     181    (-,-) 
  count[2]        <<<     -     F     (port)         -    -     -     0     181    (-,-) 
#----------------------------------------------------------------------------------------

