#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  3 17:13:18 2025
# Process ID: 18528
# Current directory: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2476 D:\FPGA_Learning_Journey\Pro\EHT_GMII_RGMII___\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
synth_design -rtl -name rtl_1
launch_simulation
source gmii_to_rgmii_tb.tcl
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rgmii_to_gmii [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rgmii_to_gmii_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name rx_pll -dir d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rx_pll} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT1_REQUESTED_PHASE {90} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {7} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.MMCM_CLKOUT0_PHASE {90.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {125.031} CONFIG.CLKOUT1_PHASE_ERROR {104.065}] [get_ips rx_pll]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
catch { config_ip_cache -export [get_ips -all rx_pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci]
launch_runs -jobs 12 rx_pll_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.srcs/sources_1/ip/rx_pll/rx_pll.xci] -directory D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/EHT_GMII_RGMII___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
launch_simulation
close_sim
launch_simulation
launch_simulation
source rgmii_to_gmii_tb.tcl
close_sim
close_project
create_project project D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project -part xc7a35tfgg484-2
