INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab6/VLab_6/VLab_6.srcs/sim_3/new/sseg1_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_SIM
