
---

# RISC-V_Soc_Tape_out_Week_1

# Verilog RTL Design and Synthesis – Sky130 Workshop

Welcome,

This repository documents my progress through a **5-day workshop on RTL Design and Synthesis** using open-source tools like **Icarus Verilog**, **GTKWave**, and **Yosys**. Each day focuses on specific concepts and practical labs related to digital design and synthesis using the **Sky130 process**.

---

## Weekly Progress Overview

### **Day 1: Verilog RTL Design, Simulation & Introduction to Synthesis**

* [✔️ Day 1 Report](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/tree/main/Day_1)
* **Topics Covered:**

  * Verilog RTL design
  * Testbench creation
  * Icarus Verilog simulation
  * GTKWave waveform analysis
  * Introduction to Yosys synthesis
* **Tools Used:** `Icarus Verilog`, `GTKWave`, `Yosys`

### **Day 2: Logic Optimization & Combinational Circuits**

* [✔️ Day 2 Report](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/tree/main/Day_2)
* **Topics Covered:**

  * Constant propagation
  * Boolean optimization
  * Multiplexer simplification
  * Sequential logic optimization
* **Tools Used:** `Yosys`, `GTKWave`

### **Day 3: Sequential Logic & Unused Output Optimization**

* [✔️ Day 3 Report](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/tree/main/Day_3)
* **Topics Covered:**

  * Sequential constant propagation
  * State optimization
  * Retiming
  * DFF constant files
  * Unused output optimization
* **Tools Used:** `Yosys`, `GTKWave`

### **Day 4: GLS, Blocking vs Non-Blocking, and Synthesis-Simulation Mismatch**

* [✔️ Day 4 Report](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/tree/main/Day_4)
* **Topics Covered:**

  * Gate Level Simulation (GLS)
  * Blocking vs Non-blocking assignments
  * Sensitivity list issues
  * Synthesis vs simulation mismatches
* **Tools Used:** `Icarus Verilog`, `GTKWave`, `Yosys`

### **Day 5: Optimization in Synthesis – if vs case Statements**

* [✔️ Day 5 Report](https://github.com/harishj123/RISC-V_Soc_Tape_out_week_1/tree/main/Day_5)
* **Topics Covered:**

  * if / else vs case statements
  * Latch inference and pitfalls
  * for loops in always blocks
  * generate loops for hardware replication
  * Multi-bit MUX & ripple carry adder
* **Tools Used:** `Icarus Verilog`, `GTKWave`, `Yosys`

---

## Tools Summary

| Tool           | Purpose                          |
| -------------- | -------------------------------- |
| Icarus Verilog | Verilog simulation               |
| GTKWave        | Waveform analysis                |
| Yosys          | RTL synthesis to gate-level      |
| Sky130 Library | Standard cell technology library |

---

You can now **replace each `#` with the actual link** for Day 1–5 reports.

If you want, I can also make it **more visually appealing with emojis, collapsible sections, and badges for each day** to really pop on GitHub.

Do you want me to do that?
