
% ==========================================================
%             Monolithic 3D Integration 
% ==========================================================
@inproceedings{3D_ASPDAC2011_Bobba,
  title     = {{CELONCEL}: Effective design technique for {3-D} monolithic integration targeting high performance integrated circuits},
  author    = {Bobba, Shashikanth and Chakraborty, Ashutosh and Thomas, Olivier and Batude, Perrine and Ernst, Thomas and Faynot, Olivier and Pan, David Z and De Micheli, Giovanni},
  booktitle = aspdac,
  pages     = {336--343},
  year      = {2011},
  abstract  = {transistor level design, and placement method},
}
@inproceedings{3D_ICCAD2012_Lee,
  title     = {Ultra high density logic designs using transistor-level monolithic {3D} integration},
  author    = {Lee, Young-Joon and Morrow, Patrick and Lim, Sung Kyu},
  booktitle = iccad,
  pages     = {539--546},
  year      = {2012},
  abstract  = {transistor level evaluation, based on place/route results},
}
@inproceedings{3D_ASPDAC2013_Panth,
  title     = {High-density integration of functional modules using monolithic {3D-IC} technology},
  author    = {Panth, Shreepad and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = aspdac,
  pages     = {681--686},
  year      = {2013},
  abstract  = {block-level floorplanning},
}
@inproceedings{3D_DAC2014_Panth,
  title     = {Power-Performance Study of Block-Level Monolithic {3D-ICs} Considering Inter-Tier Performance Variations},
  author    = {Panth, Shreepad and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = dac,
  pages     = {62:1--62:6},
  year      = {2014},
  abstract  = {floorplanning},
}
@inproceedings{3D_DAC2014_Samal,
  title     = {Fast and Accurate Thermal Modeling and Optimization for Monolithic {3D ICs}},
  author    = {Samal, Sandeep Kumar and Panth, Shreepad and Samadi, Kambiz and Saedi, Mehdi and Du, Yang and Lim, Sung Kyu},
  booktitle = dac,
  pages     = {206:1--206:6},
  year      = {2014},
  abstract  = {thermal model on floorplanning},
}


% ==========================================================
%                  3D Floorplanning
% ==========================================================
@inproceedings{3D_ICCAD04_Cong,
  title     = {A thermal-driven floorplanning algorithm for {3D ICs}},
  author    = {Cong, J. and Wei, Jie and Zhang, Yan},
  booktitle = iccad,
  year      = {2004},
  pages     = {306--313},
}

@inproceedings{3D_ISQED06_Hung,
  author    = {Hung, W.-L. and Link, G. M. and Xie, Yuan and Vijaykrishnan, N. and Irwin, M. J.},
  title     = {Interconnect and Thermal-aware Floorplanning for {3D} Microprocessors},
  booktitle = isqed,
  year      = {2006},
  pages     = {98--104},
}

@INPROCEEDINGS{3D_ICCAD07_Zhou,
  author    = {Zhou, Pingqiang and Ma, Yuchun and Li, Zhouyuan and Dick, Robert P. and Shang, Li and Zhou, Hai and Hong, Xianlong and Zhou, Qiang},
  title     = {{3D-STAF}: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits},
  booktitle = iccad,
  year      = {2007},
  pages     = {590--597},
}

% ====================================================================
%                        3D CTS
% ====================================================================
@inproceedings{3D_ASPDAC2011_Yang,
  title     = {Robust Clock Tree Synthesis with Timing Yield Optimization for {3DICs}},
  author    = {Jae-Seok Yang and Jiwoo Pak and Xin Zhao and Sung Kyu Lim and David Z. Pan},
  booktitle = aspdac,
  pages     = {621--626},
  year      = {2011},
}

