

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'
================================================================
* Date:           Tue Oct 18 21:02:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1283|     1283|  12.830 us|  12.830 us|  1283|  1283|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_8  |     1281|     1281|         3|          1|          1|  1280|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln41_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln41"   --->   Operation 10 'read' 'sext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln41_cast = sext i58 %sext_ln41_read"   --->   Operation 11 'sext' 'sext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc83"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_13 = load i11 %i"   --->   Operation 18 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i11 %i_13, i11 1280" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 19 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.96ns)   --->   "%add_ln41 = add i11 %i_13, i11 1" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 20 'add' 'add_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc83.split, void %for.inc95.preheader.exitStub" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 21 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_132 = trunc i11 %i_13"   --->   Operation 22 'trunc' 'empty_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.72ns)   --->   "%icmp_ln42 = icmp_eq  i4 %empty_132, i4 0" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %i" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 24 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln41_cast" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 28 'read' 'gmem_addr_read' <Predicate = (!icmp_ln41 & icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i480 %shiftreg2"   --->   Operation 29 'load' 'shiftreg2_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg2_cast = zext i480 %shiftreg2_load"   --->   Operation 30 'zext' 'shiftreg2_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 31 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc83.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 32 'br' 'br_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_3 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln42 = br void %for.inc83.split._crit_edge" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 33 'br' 'br_ln42' <Predicate = (!icmp_ln41 & icmp_ln42)> <Delay = 0.46>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_131 = phi i512 %gmem_addr_read, void, i512 %shiftreg2_cast, void %for.inc83.split" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 34 'phi' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem_load = load i11 %phi_urem" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 35 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_load = load i22 %phi_mul" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 36 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i512 %empty_131" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 37 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %trunc_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 38 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_131, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 39 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.12ns)   --->   "%add_ln42 = add i22 %phi_mul_load, i22 2731" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 40 'add' 'add_ln42' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i22.i32.i32, i22 %phi_mul_load, i32 13, i32 21" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %tmp" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 42 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%softmax_weights_0_addr = getelementptr i32 %softmax_weights_0, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 43 'getelementptr' 'softmax_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%softmax_weights_1_addr = getelementptr i32 %softmax_weights_1, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 44 'getelementptr' 'softmax_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%softmax_weights_2_addr = getelementptr i32 %softmax_weights_2, i64 0, i64 %zext_ln42" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 45 'getelementptr' 'softmax_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i11 %phi_urem_load" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 46 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42_1, void %arrayidx822.case.2, i2 0, void %arrayidx822.case.0, i2 1, void %arrayidx822.case.1" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 47 'switch' 'switch_ln42' <Predicate = true> <Delay = 0.39>
ST_3 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_1_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 48 'store' 'store_ln42' <Predicate = (trunc_ln42_1 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 49 'br' 'br_ln42' <Predicate = (trunc_ln42_1 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_0_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 50 'store' 'store_ln42' <Predicate = (trunc_ln42_1 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 51 'br' 'br_ln42' <Predicate = (trunc_ln42_1 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_2_addr" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 52 'store' 'store_ln42' <Predicate = (trunc_ln42_1 != 0 & trunc_ln42_1 != 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx822.exit" [forward_prop/src/forward_prop.cpp:42]   --->   Operation 53 'br' 'br_ln42' <Predicate = (trunc_ln42_1 != 0 & trunc_ln42_1 != 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i11 %phi_urem" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 54 'load' 'phi_urem_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.96ns)   --->   "%add_ln41_1 = add i11 %phi_urem_load_1, i11 1" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 55 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln41_1 = icmp_ult  i11 %add_ln41_1, i11 3" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 56 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.37ns)   --->   "%select_ln41 = select i1 %icmp_ln41_1, i11 %add_ln41_1, i11 0" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 57 'select' 'select_ln41' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln41 = store i480 %trunc_ln42_2, i480 %shiftreg2" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 58 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln41 = store i22 %add_ln42, i22 %phi_mul" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 59 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %select_ln41, i11 %phi_urem" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 60 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc83" [forward_prop/src/forward_prop.cpp:41]   --->   Operation 61 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ softmax_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ softmax_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 0111]
phi_mul                (alloca           ) [ 0111]
shiftreg2              (alloca           ) [ 0111]
i                      (alloca           ) [ 0100]
sext_ln41_read         (read             ) [ 0000]
sext_ln41_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_13                   (load             ) [ 0000]
icmp_ln41              (icmp             ) [ 0111]
add_ln41               (add              ) [ 0000]
br_ln41                (br               ) [ 0000]
empty_132              (trunc            ) [ 0000]
icmp_ln42              (icmp             ) [ 0111]
store_ln41             (store            ) [ 0000]
gmem_addr              (getelementptr    ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
empty                  (speclooptripcount) [ 0000]
gmem_addr_read         (read             ) [ 0101]
shiftreg2_load         (load             ) [ 0000]
shiftreg2_cast         (zext             ) [ 0000]
specloopname_ln41      (specloopname     ) [ 0000]
br_ln42                (br               ) [ 0000]
br_ln42                (br               ) [ 0000]
empty_131              (phi              ) [ 0101]
phi_urem_load          (load             ) [ 0000]
phi_mul_load           (load             ) [ 0000]
trunc_ln42             (trunc            ) [ 0000]
bitcast_ln42           (bitcast          ) [ 0000]
trunc_ln42_2           (partselect       ) [ 0000]
add_ln42               (add              ) [ 0000]
tmp                    (partselect       ) [ 0000]
zext_ln42              (zext             ) [ 0000]
softmax_weights_0_addr (getelementptr    ) [ 0000]
softmax_weights_1_addr (getelementptr    ) [ 0000]
softmax_weights_2_addr (getelementptr    ) [ 0000]
trunc_ln42_1           (trunc            ) [ 0101]
switch_ln42            (switch           ) [ 0000]
store_ln42             (store            ) [ 0000]
br_ln42                (br               ) [ 0000]
store_ln42             (store            ) [ 0000]
br_ln42                (br               ) [ 0000]
store_ln42             (store            ) [ 0000]
br_ln42                (br               ) [ 0000]
phi_urem_load_1        (load             ) [ 0000]
add_ln41_1             (add              ) [ 0000]
icmp_ln41_1            (icmp             ) [ 0000]
select_ln41            (select           ) [ 0000]
store_ln41             (store            ) [ 0000]
store_ln41             (store            ) [ 0000]
store_ln41             (store            ) [ 0000]
br_ln41                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="softmax_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_weights_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="softmax_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_weights_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="softmax_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_weights_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="phi_urem_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="phi_mul_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="shiftreg2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln41_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="58" slack="0"/>
<pin id="98" dir="0" index="1" bw="58" slack="0"/>
<pin id="99" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln41_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="gmem_addr_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="softmax_weights_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_weights_0_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="softmax_weights_1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="softmax_weights_2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_weights_2_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln42_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln42_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln42_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="empty_131_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_131 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_131_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="480" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_131/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln41_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="58" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="480" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="22" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_13_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln41_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln41_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_132_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_132/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln42_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln41_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="gmem_addr_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="512" slack="0"/>
<pin id="211" dir="0" index="1" bw="58" slack="1"/>
<pin id="212" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shiftreg2_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="480" slack="2"/>
<pin id="217" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg2_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shiftreg2_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="480" slack="0"/>
<pin id="220" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg2_cast/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_urem_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="2"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_mul_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="22" slack="2"/>
<pin id="228" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln42_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="512" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bitcast_ln42_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln42_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="480" slack="0"/>
<pin id="242" dir="0" index="1" bw="512" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="0" index="3" bw="10" slack="0"/>
<pin id="245" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln42_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="22" slack="0"/>
<pin id="252" dir="0" index="1" bw="13" slack="0"/>
<pin id="253" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="22" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln42_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln42_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="phi_urem_load_1_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="2"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln41_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln41_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln41_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln41_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="480" slack="0"/>
<pin id="302" dir="0" index="1" bw="480" slack="2"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln41_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="22" slack="0"/>
<pin id="307" dir="0" index="1" bw="22" slack="2"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln41_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="phi_urem_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="323" class="1005" name="phi_mul_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="22" slack="0"/>
<pin id="325" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="330" class="1005" name="shiftreg2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="480" slack="0"/>
<pin id="332" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="344" class="1005" name="sext_ln41_cast_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_cast "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln41_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln42_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="357" class="1005" name="gmem_addr_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="512" slack="1"/>
<pin id="359" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="107" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="121" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="96" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="179" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="209" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="232"><net_src comp="149" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="149" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="254"><net_src comp="226" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="226" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="276"><net_src comp="223" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="280" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="240" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="250" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="292" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="80" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="326"><net_src comp="84" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="333"><net_src comp="88" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="340"><net_src comp="92" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="347"><net_src comp="155" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="352"><net_src comp="182" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="198" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="102" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_weights_0 | {3 }
	Port: softmax_weights_1 | {3 }
	Port: softmax_weights_2 | {3 }
 - Input state : 
	Port: save_variables_locally_Pipeline_VITIS_LOOP_41_8 : gmem | {2 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_41_8 : sext_ln41 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		empty_132 : 2
		icmp_ln42 : 3
		store_ln41 : 3
	State 2
		gmem_addr_read : 1
	State 3
		shiftreg2_cast : 1
		empty_131 : 2
		trunc_ln42 : 3
		bitcast_ln42 : 4
		trunc_ln42_2 : 3
		add_ln42 : 1
		tmp : 1
		zext_ln42 : 2
		softmax_weights_0_addr : 3
		softmax_weights_1_addr : 3
		softmax_weights_2_addr : 3
		trunc_ln42_1 : 1
		switch_ln42 : 2
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		add_ln41_1 : 1
		icmp_ln41_1 : 2
		select_ln41 : 3
		store_ln41 : 4
		store_ln41 : 2
		store_ln41 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln41_fu_188      |    0    |    18   |
|    add   |       add_ln42_fu_250      |    0    |    29   |
|          |      add_ln41_1_fu_280     |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln41_fu_182      |    0    |    11   |
|   icmp   |      icmp_ln42_fu_198      |    0    |    9    |
|          |     icmp_ln41_1_fu_286     |    0    |    11   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln41_fu_292     |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln41_read_read_fu_96 |    0    |    0    |
|          | gmem_addr_read_read_fu_102 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln41_cast_fu_155   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      empty_132_fu_194      |    0    |    0    |
|   trunc  |      trunc_ln42_fu_229     |    0    |    0    |
|          |     trunc_ln42_1_fu_273    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    shiftreg2_cast_fu_218   |    0    |    0    |
|          |      zext_ln42_fu_266      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln42_2_fu_240    |    0    |    0    |
|          |         tmp_fu_256         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   107   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_131_reg_146  |   512  |
|gmem_addr_read_reg_357|   512  |
|       i_reg_337      |   11   |
|   icmp_ln41_reg_349  |    1   |
|   icmp_ln42_reg_353  |    1   |
|    phi_mul_reg_323   |   22   |
|   phi_urem_reg_315   |   11   |
|sext_ln41_cast_reg_344|   64   |
|   shiftreg2_reg_330  |   480  |
+----------------------+--------+
|         Total        |  1614  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   107  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1614  |    -   |
+-----------+--------+--------+
|   Total   |  1614  |   107  |
+-----------+--------+--------+
