###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:28:04 2022
#  Design:            System_top
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.342
+ Phase Shift                  20.000
= Required Time                20.550
- Arrival Time                 16.384
= Slack Time                    4.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    4.166 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    4.166 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    4.202 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    4.203 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    4.245 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    4.245 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    4.287 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    4.288 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |    4.315 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |    4.316 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |    4.525 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |    4.525 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |    4.658 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |    4.658 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |    4.782 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |    4.783 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |    4.859 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |    4.860 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |    4.976 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |    4.992 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |    5.680 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |    5.682 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |    5.897 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |    5.898 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |    6.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |    6.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |    6.342 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |    6.342 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |    6.587 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |    6.587 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |    6.828 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |    6.828 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |    7.315 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |    7.315 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |    7.578 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |    7.578 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |    7.840 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |    7.840 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |    8.309 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |    8.309 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.465 |    8.631 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.465 |    8.631 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |    8.847 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.681 |    8.847 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.912 |    9.078 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.912 |    9.078 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   5.383 |    9.549 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.383 |    9.549 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   5.724 |    9.889 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.724 |    9.889 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   6.050 |   10.216 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.050 |   10.216 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   6.277 |   10.443 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.278 |   10.443 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   6.503 |   10.668 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.503 |   10.668 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.966 |   11.132 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.966 |   11.132 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   7.306 |   11.472 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.306 |   11.472 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   7.647 |   11.813 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.647 |   11.813 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.974 |   12.139 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.974 |   12.139 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   8.214 |   12.380 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.214 |   12.380 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.428 |   12.593 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.428 |   12.593 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.897 |   13.062 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.897 |   13.063 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   9.237 |   13.403 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.237 |   13.403 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   9.585 |   13.750 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.585 |   13.750 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.924 |   14.090 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.924 |   14.090 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |  10.244 |   14.409 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.244 |   14.409 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |  10.514 |   14.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |  10.514 |   14.680 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.224 |  10.739 |   14.904 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |  10.739 |   14.904 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.465 |  11.204 |   15.369 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.204 |   15.369 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.338 |  11.542 |   15.707 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.542 |   15.707 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.343 |  11.885 |   16.050 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.885 |   16.050 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.336 |  12.221 |   16.386 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.221 |   16.386 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.339 |  12.560 |   16.725 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.560 |   16.725 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.319 |  12.879 |   17.045 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  12.879 |   17.045 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.281 |  13.160 |   17.326 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | CLKMX2X2M  | 0.000 |  13.161 |   17.326 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | CLKMX2X2M  | 0.231 |  13.391 |   17.557 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | ADDFX2M    | 0.000 |  13.391 |   17.557 | 
     | Rem_0_0_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.465 |  13.857 |   18.022 | 
     | Rem_0_0_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  13.857 |   18.022 | 
     | Rem_0_0_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.348 |  14.204 |   18.370 | 
     | Rem_0_0_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.204 |   18.370 | 
     | Rem_0_0_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.348 |  14.553 |   18.718 | 
     | Rem_0_0_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.553 |   18.718 | 
     | Rem_0_0_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.347 |  14.900 |   19.066 | 
     | Rem_0_0_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.900 |   19.066 | 
     | Rem_0_0_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.346 |  15.246 |   19.412 | 
     | Rem_0_0_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  15.246 |   19.412 | 
     | Rem_0_0_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.344 |  15.590 |   19.756 | 
     | Rem_0_0_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  15.590 |   19.756 | 
     | Rem_0_0_7/CI                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | ADDFX2M    | 0.356 |  15.946 |   20.112 | 
     | Rem_0_0_7/CO                                       |      |                                                    |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | AO2B2X2M   | 0.000 |  15.946 |   20.112 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | AO2B2X2M   | 0.284 |  16.231 |   20.396 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/A                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | INVX2M     | 0.000 |  16.231 |   20.396 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | INVX2M     | 0.086 |  16.317 |   20.482 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | NAND2X2M   | 0.000 |  16.317 |   20.483 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | NAND2X2M   | 0.067 |  16.384 |   20.550 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | SDFFQX1M   | 0.000 |  16.384 |   20.550 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -4.166 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -4.165 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -4.129 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -4.128 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -4.086 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -4.086 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -4.044 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -4.044 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |   -4.016 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |   -4.016 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |   -3.807 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.359 |   -3.806 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |   -3.674 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |   -3.674 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |   -3.568 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.598 |   -3.567 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.734 |   -3.431 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |   -3.431 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |   -3.431 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |   -3.277 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |   -3.274 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.346
+ Phase Shift                  20.000
= Required Time                20.546
- Arrival Time                 13.576
= Slack Time                    6.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    6.970 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    6.971 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    7.007 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    7.008 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    7.050 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    7.050 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    7.092 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    7.092 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |    7.120 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |    7.120 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |    7.329 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |    7.330 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |    7.463 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |    7.463 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |    7.587 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |    7.588 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |    7.664 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |    7.665 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |    7.781 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |    7.797 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |    8.485 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |    8.487 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |    8.702 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |    8.702 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |    8.966 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |    8.966 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |    9.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |    9.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |    9.392 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |    9.392 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |    9.632 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |    9.632 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |   10.120 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |   10.120 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |   10.383 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |   10.383 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |   10.645 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |   10.645 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |   11.114 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |   11.114 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.465 |   11.436 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.465 |   11.436 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |   11.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.681 |   11.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.912 |   11.882 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.912 |   11.883 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   5.383 |   12.354 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.383 |   12.354 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   5.724 |   12.694 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.724 |   12.694 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   6.050 |   13.021 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.050 |   13.021 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   6.277 |   13.248 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.278 |   13.248 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   6.502 |   13.473 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.502 |   13.473 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.966 |   13.936 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.966 |   13.936 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   7.306 |   14.277 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.306 |   14.277 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   7.647 |   14.618 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.647 |   14.618 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.974 |   14.944 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.974 |   14.944 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   8.214 |   15.185 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.214 |   15.185 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.427 |   15.398 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.428 |   15.398 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.897 |   15.867 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.897 |   15.867 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   9.237 |   16.208 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.237 |   16.208 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   9.585 |   16.555 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.585 |   16.555 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.924 |   16.894 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.924 |   16.894 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |  10.243 |   17.214 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.243 |   17.214 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |  10.514 |   17.484 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |  10.514 |   17.485 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.224 |  10.738 |   17.709 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |  10.739 |   17.709 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.465 |  11.204 |   18.174 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.204 |   18.174 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.338 |  11.542 |   18.512 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.542 |   18.512 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.343 |  11.885 |   18.855 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.885 |   18.855 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.336 |  12.221 |   19.191 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.221 |   19.191 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.339 |  12.560 |   19.530 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  12.560 |   19.530 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.319 |  12.879 |   19.849 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  12.879 |   19.849 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.281 |  13.160 |   20.131 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AOI22XLM   | 0.000 |  13.161 |   20.131 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | AOI22XLM   | 0.298 |  13.459 |   20.429 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | NAND2X2M   | 0.000 |  13.459 |   20.429 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | NAND2X2M   | 0.116 |  13.575 |   20.546 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | SDFFQX1M   | 0.000 |  13.576 |   20.546 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -6.970 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -6.970 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -6.934 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -6.933 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -6.891 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -6.891 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -6.849 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -6.849 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |   -6.821 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |   -6.821 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |   -6.612 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.359 |   -6.611 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |   -6.478 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |   -6.478 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |   -6.373 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.598 |   -6.372 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.734 |   -6.236 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |   -6.236 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |   -6.236 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |   -6.081 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |   -6.078 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.350
+ Phase Shift                  20.000
= Required Time                20.542
- Arrival Time                 10.987
= Slack Time                    9.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    9.555 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    9.555 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |    9.591 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |    9.592 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |    9.634 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |    9.634 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |    9.676 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |    9.677 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |    9.704 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |    9.705 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |    9.914 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |    9.914 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |   10.047 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |   10.047 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |   10.171 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |   10.172 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |   10.248 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |   10.249 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |   10.365 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |   10.381 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |   11.069 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |   11.071 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |   11.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |   11.287 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |   11.551 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |   11.551 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |   11.731 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |   11.731 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |   11.976 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |   11.977 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |   12.217 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |   12.217 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |   12.704 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |   12.704 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |   12.967 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |   12.967 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |   13.229 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |   13.229 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |   13.698 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |   13.698 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.466 |   14.020 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.466 |   14.020 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |   14.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.681 |   14.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.912 |   14.467 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.912 |   14.467 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   5.383 |   14.938 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.383 |   14.938 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   5.724 |   15.278 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.724 |   15.278 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   6.050 |   15.605 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.050 |   15.605 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   6.277 |   15.832 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.278 |   15.832 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   6.503 |   16.057 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.503 |   16.057 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.966 |   16.521 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.966 |   16.521 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   7.306 |   16.861 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.306 |   16.861 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   7.647 |   17.202 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.647 |   17.202 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.974 |   17.528 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.974 |   17.528 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   8.214 |   17.769 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   8.214 |   17.769 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   8.428 |   17.982 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   8.428 |   17.982 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.897 |   18.451 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.897 |   18.452 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   9.237 |   18.792 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.237 |   18.792 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   9.585 |   19.139 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.585 |   19.139 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.924 |   19.479 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.924 |   19.479 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |  10.244 |   19.798 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |  10.244 |   19.798 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |  10.514 |   20.068 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AOI22XLM   | 0.000 |  10.514 |   20.069 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | AOI22XLM   | 0.338 |  10.852 |   20.407 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | NAND2X2M   | 0.000 |  10.852 |   20.407 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | NAND2X2M   | 0.135 |  10.987 |   20.542 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | SDFFQX1M   | 0.000 |  10.987 |   20.542 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |   -9.555 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |   -9.554 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |   -9.518 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |   -9.517 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |   -9.475 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |   -9.475 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |   -9.433 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |   -9.433 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |   -9.405 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |   -9.405 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |   -9.196 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |   -9.195 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |   -9.063 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |   -9.063 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |   -8.957 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |   -8.956 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |   -8.820 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |   -8.820 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |   -8.820 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |   -8.666 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |   -8.663 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.350
+ Phase Shift                  20.000
= Required Time                20.542
- Arrival Time                  8.706
= Slack Time                   11.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   11.835 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   11.836 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   11.872 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   11.873 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   11.915 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   11.915 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   11.957 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   11.957 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |   11.985 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |   11.985 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |   12.194 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |   12.195 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |   12.327 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |   12.328 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |   12.452 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |   12.453 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |   12.529 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |   12.530 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |   12.646 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |   12.662 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |   13.350 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |   13.352 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |   13.567 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |   13.567 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |   13.831 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |   13.831 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |   14.011 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |   14.012 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |   14.257 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |   14.257 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |   14.497 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |   14.497 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |   14.985 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |   14.985 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |   15.248 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |   15.248 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |   15.510 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |   15.510 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |   15.979 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |   15.979 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.466 |   16.301 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.466 |   16.301 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |   16.516 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.681 |   16.516 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.912 |   16.747 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.912 |   16.747 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   5.383 |   17.219 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.383 |   17.219 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   5.724 |   17.559 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.724 |   17.559 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   6.050 |   17.886 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.050 |   17.886 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   6.277 |   18.113 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   6.278 |   18.113 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   6.503 |   18.338 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   6.503 |   18.338 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.966 |   18.801 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.966 |   18.801 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   7.306 |   19.142 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.306 |   19.142 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   7.647 |   19.482 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   7.647 |   19.483 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.974 |   19.809 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.974 |   19.809 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   8.214 |   20.050 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AOI22XLM   | 0.000 |   8.214 |   20.050 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | AOI22XLM   | 0.362 |   8.576 |   20.412 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | NAND2X2M   | 0.000 |   8.577 |   20.412 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | NAND2X2M   | 0.130 |   8.706 |   20.542 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | SDFFQX1M   | 0.000 |   8.706 |   20.542 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -11.835 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -11.835 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -11.799 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -11.798 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -11.756 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -11.756 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -11.714 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -11.713 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -11.686 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -11.685 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -11.476 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -11.476 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -11.343 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -11.343 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -11.238 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -11.237 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -11.101 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -11.100 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -11.100 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -10.946 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -10.943 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.350
+ Phase Shift                  20.000
= Required Time                20.542
- Arrival Time                  8.412
= Slack Time                   12.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.131 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.131 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.168 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.168 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.210 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.210 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.252 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.253 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   12.280 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   12.281 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   12.490 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   12.490 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   12.623 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   12.623 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   12.747 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   12.748 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   12.824 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   12.826 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   12.942 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   12.958 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   13.652 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   13.655 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   14.028 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   14.029 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   14.300 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   14.300 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   14.478 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   14.478 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   15.035 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   15.035 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   15.613 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   15.613 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   16.182 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   16.182 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   16.748 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   16.748 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   17.308 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   17.308 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.768 |   17.899 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.768 |   17.899 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.082 |   18.212 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.082 |   18.212 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.073 |   6.155 |   18.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.155 |   18.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   6.554 |   18.685 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.554 |   18.685 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   6.835 |   18.965 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.835 |   18.965 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   7.258 |   19.389 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   7.258 |   19.389 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.294 |   7.552 |   19.683 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/A1    |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21X1M   | 0.000 |   7.552 |   19.683 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI21X1M   | 0.151 |   7.703 |   19.834 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/B0     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI2BB1X1M | 0.000 |   7.703 |   19.834 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | OAI2BB1X1M | 0.092 |   7.795 |   19.926 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/B      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | CLKXOR2X2M | 0.000 |   7.795 |   19.926 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | CLKXOR2X2M | 0.302 |   8.097 |   20.228 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | AO21XLM    | 0.000 |   8.097 |   20.228 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | AO21XLM    | 0.314 |   8.412 |   20.542 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | SDFFQX1M   | 0.000 |   8.412 |   20.542 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.131 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.131 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.094 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.093 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -12.051 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -12.051 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.010 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.009 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -11.981 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -11.981 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -11.772 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -11.771 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -11.639 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -11.639 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -11.533 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -11.532 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -11.396 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -11.396 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -11.396 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -11.242 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -11.238 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.346
+ Phase Shift                  20.000
= Required Time                20.546
- Arrival Time                  8.147
= Slack Time                   12.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.400 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.400 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.437 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.437 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.479 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.479 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.521 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.522 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   12.549 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   12.550 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   12.759 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   12.759 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   12.892 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   12.892 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   13.016 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   13.017 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   13.093 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   13.095 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   13.211 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   13.227 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   13.921 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   13.924 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   14.297 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   14.298 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   14.569 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   14.569 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   14.747 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   14.747 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   15.304 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   15.304 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   15.882 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   15.882 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   16.451 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   16.451 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   17.017 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   17.017 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   17.577 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   17.577 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.769 |   18.168 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.769 |   18.168 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.082 |   18.481 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.082 |   18.481 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.073 |   6.155 |   18.555 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.155 |   18.555 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   6.554 |   18.954 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.554 |   18.954 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   6.835 |   19.234 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.835 |   19.234 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   7.258 |   19.658 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   7.258 |   19.658 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.294 |   7.552 |   19.952 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/C     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | XOR3XLM    | 0.000 |   7.552 |   19.952 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | XOR3XLM    | 0.279 |   7.831 |   20.231 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | AO21XLM    | 0.000 |   7.831 |   20.231 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | AO21XLM    | 0.316 |   8.147 |   20.546 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | SDFFQX1M   | 0.000 |   8.147 |   20.546 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.400 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.400 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.363 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.362 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -12.320 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -12.320 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.279 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.278 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -12.250 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -12.250 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -12.041 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -12.040 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -11.908 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -11.908 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -11.802 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -11.801 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -11.665 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -11.665 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -11.665 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -11.511 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.893 |  -11.507 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.544
- Arrival Time                  7.720
= Slack Time                   12.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.824 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.824 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   12.861 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   12.862 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   12.903 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   12.904 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   12.945 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   12.946 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   12.974 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   12.974 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   13.183 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   13.184 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   13.316 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   13.316 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   13.441 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   13.441 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   13.517 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   13.519 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   13.635 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   13.651 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   14.345 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   14.348 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   14.721 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   14.722 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   14.993 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   14.993 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   15.172 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   15.172 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   15.728 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   15.728 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   16.306 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   16.306 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   16.875 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   16.875 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   17.441 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   17.441 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   18.001 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   18.001 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.769 |   18.593 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.769 |   18.593 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.082 |   18.906 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.082 |   18.906 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.073 |   6.155 |   18.979 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.155 |   18.979 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   6.554 |   19.378 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.554 |   19.378 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   6.835 |   19.659 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   6.835 |   19.659 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   7.258 |   20.082 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/A     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | XNOR2X1M   | 0.000 |   7.258 |   20.082 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | XNOR2X1M   | 0.153 |   7.411 |   20.235 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | AO21XLM    | 0.000 |   7.411 |   20.235 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | AO21XLM    | 0.309 |   7.720 |   20.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | SDFFQX1M   | 0.000 |   7.720 |   20.544 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -12.824 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -12.824 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -12.787 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -12.786 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -12.745 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -12.744 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -12.703 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -12.702 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -12.674 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -12.674 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -12.465 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -12.465 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -12.332 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -12.332 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -12.226 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -12.226 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -12.090 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -12.089 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -12.089 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -11.935 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.893 |  -11.931 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.349
+ Phase Shift                  20.000
= Required Time                20.544
- Arrival Time                  7.378
= Slack Time                   13.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.166 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.166 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.203 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.203 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.245 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.245 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.287 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.288 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   13.315 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.316 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   13.525 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   13.525 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   13.658 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   13.658 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   13.782 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   13.783 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   13.859 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   13.861 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   13.977 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   13.993 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   14.687 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   14.690 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   15.063 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   15.064 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   15.335 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   15.335 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   15.513 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   15.513 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   16.070 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   16.070 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   16.648 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   16.648 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   17.217 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   17.217 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   17.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   17.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   18.343 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   18.343 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.769 |   18.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.769 |   18.934 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.082 |   19.247 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.082 |   19.247 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.073 |   6.155 |   19.321 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.155 |   19.321 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   6.554 |   19.720 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   6.554 |   19.720 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   6.835 |   20.000 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | CLKXOR2X2M | 0.000 |   6.835 |   20.000 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | CLKXOR2X2M | 0.235 |   7.070 |   20.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | AO21XLM    | 0.000 |   7.070 |   20.236 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | AO21XLM    | 0.308 |   7.378 |   20.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | SDFFQX1M   | 0.000 |   7.378 |   20.544 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.166 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.166 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.129 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.128 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.086 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.086 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.045 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.044 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.016 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.016 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -12.807 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -12.806 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -12.674 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -12.674 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -12.568 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -12.567 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -12.431 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -12.431 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -12.431 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -12.277 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.893 |  -12.273 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.352
+ Phase Shift                  20.000
= Required Time                20.541
- Arrival Time                  7.028
= Slack Time                   13.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.513 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.513 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.550 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.551 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.593 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.593 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.634 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.635 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   13.663 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.663 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   13.872 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   13.873 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   14.005 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   14.005 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   14.130 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   14.131 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   14.207 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   14.208 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   14.324 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   14.340 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   15.035 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   15.037 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   15.411 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   15.411 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   15.682 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   15.682 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   15.861 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   15.861 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   16.417 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   16.417 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   16.995 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   16.995 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   17.564 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   17.564 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   18.130 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   18.130 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   18.690 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   18.690 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.768 |   19.282 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.768 |   19.282 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.313 |   6.082 |   19.595 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.082 |   19.595 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.073 |   6.155 |   19.668 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   6.155 |   19.668 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   6.554 |   20.067 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/A      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | XNOR2X1M   | 0.000 |   6.554 |   20.067 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | XNOR2X1M   | 0.149 |   6.703 |   20.216 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | AO21XLM    | 0.000 |   6.703 |   20.216 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | AO21XLM    | 0.324 |   7.027 |   20.541 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | SDFFQX1M   | 0.000 |   7.028 |   20.541 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.513 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.513 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.476 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.476 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.434 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.434 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.392 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.391 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.364 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.363 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -13.154 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -13.154 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -13.021 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -13.021 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -12.915 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -12.915 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -12.779 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -12.778 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -12.778 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -12.624 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.004 |   0.893 |  -12.621 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.545
- Arrival Time                  6.873
= Slack Time                   13.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.671 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.672 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   13.708 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   13.709 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   13.751 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   13.751 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   13.793 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   13.793 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   13.821 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   13.821 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   14.030 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   14.031 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   14.163 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   14.164 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   14.288 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   14.289 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   14.365 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   14.366 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   14.482 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   14.498 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.694 |   1.521 |   15.193 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.003 |   1.524 |   15.195 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.373 |   1.897 |   15.569 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.898 |   15.569 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   2.169 |   15.840 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   2.169 |   15.840 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   2.348 |   16.019 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   2.348 |   16.019 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.904 |   16.575 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.904 |   16.575 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   3.482 |   17.153 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.482 |   17.153 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   4.051 |   17.722 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   4.051 |   17.722 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   4.617 |   18.288 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.617 |   18.288 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.177 |   18.848 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.177 |   18.848 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.769 |   19.440 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.769 |   19.440 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.277 |   6.045 |   19.717 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   6.045 |   19.717 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.157 |   6.202 |   19.873 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/AN     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NAND2BX1M  | 0.000 |   6.202 |   19.873 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | NAND2BX1M  | 0.163 |   6.365 |   20.036 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | CLKXOR2X2M | 0.000 |   6.365 |   20.036 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | CLKXOR2X2M | 0.209 |   6.573 |   20.245 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | AO21XLM    | 0.000 |   6.573 |   20.245 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | AO21XLM    | 0.300 |   6.873 |   20.545 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | SDFFQX1M   | 0.000 |   6.873 |   20.545 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.671 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.671 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.635 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.634 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.592 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.592 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.550 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.549 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.522 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.521 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -13.312 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -13.312 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -13.179 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -13.179 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -13.074 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -13.073 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -12.937 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -12.936 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -12.936 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -12.782 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -12.779 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.354
+ Phase Shift                  20.000
= Required Time                20.539
- Arrival Time                  6.811
= Slack Time                   13.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   13.728 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   13.728 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   13.765 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   13.766 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   13.807 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   13.808 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   13.849 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   13.850 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |   13.878 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |   13.878 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |   14.087 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |   14.088 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |   14.220 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |   14.220 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |   14.345 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |   14.345 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |   14.421 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |   14.423 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |   14.539 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |   14.555 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |   15.243 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |   15.245 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |   15.460 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |   15.460 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |   15.724 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |   15.724 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |   15.904 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |   15.904 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |   16.150 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |   16.150 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |   16.390 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |   16.390 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |   16.877 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |   16.877 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |   17.140 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |   17.140 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |   17.402 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |   17.402 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |   17.871 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |   17.871 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.466 |   18.193 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.466 |   18.193 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |   18.409 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   4.681 |   18.409 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.912 |   18.640 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.912 |   18.640 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   5.383 |   19.111 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.383 |   19.111 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   5.724 |   19.452 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   5.724 |   19.452 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   6.050 |   19.778 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   6.050 |   19.778 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   6.277 |   20.005 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AOI22XLM   | 0.000 |   6.278 |   20.006 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | AOI22XLM   | 0.391 |   6.668 |   20.396 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | NAND2X2M   | 0.000 |   6.669 |   20.396 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | NAND2X2M   | 0.142 |   6.811 |   20.539 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | SDFFQX1M   | 0.000 |   6.811 |   20.539 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.728 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.728 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.691 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.690 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.649 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.648 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.607 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.606 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.578 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.578 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -13.369 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -13.368 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -13.236 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -13.236 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -13.130 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -13.129 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -12.993 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -12.993 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -12.993 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -12.839 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -12.836 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][2]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.350
+ Phase Shift                  20.000
= Required Time                20.543
- Arrival Time                  6.571
= Slack Time                   13.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.972 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.972 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   14.009 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   14.009 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   14.051 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   14.051 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.093 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.094 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   14.121 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   14.122 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   14.331 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   14.331 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   14.464 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   14.464 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   14.588 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   14.589 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   14.665 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   14.667 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   14.783 | 
     | u_REG_FILE/Reg_File_reg[1][2]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.016 |   0.827 |   14.799 | 
     | u_REG_FILE/Reg_File_reg[1][2]/Q                    |  ^   | Reg_1[2]                                         | SDFFRQX2M  | 0.676 |   1.503 |   15.475 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12/A          |  ^   | Reg_1[2]                                         | CLKINVX2M  | 0.002 |   1.505 |   15.477 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n22          | CLKINVX2M  | 0.361 |   1.866 |   15.838 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U100/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n22          | NOR2X1M    | 0.000 |   1.866 |   15.838 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U100/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][2]     | NOR2X1M    | 0.266 |   2.132 |   16.104 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][2]     | AND2X2M    | 0.000 |   2.132 |   16.104 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | AND2X2M    | 0.182 |   2.314 |   16.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | ADDFX2M    | 0.000 |   2.314 |   16.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.557 |   2.871 |   16.843 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.000 |   2.871 |   16.843 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.570 |   3.441 |   17.413 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.000 |   3.441 |   17.413 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.565 |   4.006 |   17.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.000 |   4.006 |   17.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.566 |   4.572 |   18.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.000 |   4.572 |   18.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.562 |   5.134 |   19.106 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.000 |   5.134 |   19.106 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | ADDFX2M    | 0.588 |   5.722 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | CLKXOR2X2M | 0.000 |   5.722 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.327 |   6.049 |   20.021 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.000 |   6.049 |   20.021 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | CLKXOR2X2M | 0.213 |   6.262 |   20.234 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | AO21XLM    | 0.000 |   6.262 |   20.234 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | AO21XLM    | 0.309 |   6.571 |   20.543 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | SDFFQX1M   | 0.000 |   6.571 |   20.543 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -13.972 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -13.971 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -13.935 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -13.934 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -13.892 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -13.892 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.850 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.850 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.822 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.822 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -13.613 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -13.612 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -13.480 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -13.480 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -13.374 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -13.373 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -13.237 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -13.237 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -13.237 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -13.083 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -13.079 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[0]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.808
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.222
- Arrival Time                  6.165
= Slack Time                   14.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   14.056 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   14.056 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                            | CLKINVX40M | 0.037 |   0.037 |   14.093 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                            | CLKINVX32M | 0.001 |   0.038 |   14.094 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX32M | 0.042 |   0.079 |   14.136 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX40M | 0.000 |   0.080 |   14.136 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.041 |   0.121 |   14.177 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.122 |   14.178 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.150 |   14.206 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.150 |   14.206 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.209 |   0.359 |   14.415 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.001 |   0.360 |   14.416 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.132 |   0.492 |   14.548 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.492 |   14.548 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.124 |   0.617 |   14.673 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.001 |   0.617 |   14.674 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.076 |   0.693 |   14.750 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.001 |   0.695 |   14.751 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.113 |   0.807 |   14.863 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.025 |   0.832 |   14.888 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.757 |   1.589 |   15.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.000 |   1.590 |   15.646 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   1.824 |   15.880 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   1.824 |   15.880 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.261 |   2.085 |   16.141 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   2.085 |   16.141 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.111 |   2.195 |   16.252 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   2.196 |   16.252 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.426 |   2.622 |   16.678 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   2.622 |   16.678 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.232 |   2.854 |   16.910 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   2.854 |   16.910 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.130 |   2.984 |   17.040 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   2.984 |   17.040 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.114 |   3.098 |   17.154 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   3.098 |   17.154 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.157 |   3.255 |   17.312 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   3.255 |   17.312 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.200 |   3.456 |   17.512 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   3.456 |   17.512 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.121 |   3.576 |   17.633 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   3.576 |   17.633 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.146 |   3.722 |   17.779 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   3.722 |   17.779 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.220 |   3.943 |   17.999 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   3.943 |   18.000 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.303 |   4.246 |   18.303 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   4.247 |   18.303 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.103 |   4.349 |   18.405 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   4.349 |   18.405 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.515 |   4.864 |   18.921 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   4.865 |   18.921 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.150 |   5.014 |   19.071 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   5.015 |   19.071 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.234 |   5.249 |   19.305 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   5.249 |   19.305 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.164 |   5.413 |   19.470 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   5.413 |   19.470 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.122 |   5.536 |   19.592 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   5.536 |   19.592 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.131 |   5.667 |   19.723 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   5.667 |   19.723 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.141 |   5.808 |   19.864 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/A0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | AOI33X2M   | 0.000 |   5.808 |   19.864 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI33X2M   | 0.233 |   6.041 |   20.097 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/A0                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI21X2M   | 0.000 |   6.041 |   20.097 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | AOI21X2M   | 0.125 |   6.165 |   20.222 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | SDFFRQX1M  | 0.000 |   6.165 |   20.222 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -14.056 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -14.056 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -14.019 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -14.019 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -13.977 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -13.977 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -13.935 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -13.934 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -13.907 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -13.906 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -13.697 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -13.697 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -13.564 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -13.564 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -13.440 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -13.439 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -13.363 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -13.362 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -13.249 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.001 |   0.808 |  -13.248 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.893
- Setup                         0.346
+ Phase Shift                  20.000
= Required Time                20.547
- Arrival Time                  6.449
= Slack Time                   14.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.098 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.098 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   14.135 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   14.136 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   14.178 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   14.178 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.219 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.220 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   14.248 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   14.248 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   14.457 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   14.458 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   14.590 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   14.590 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   14.715 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   14.716 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   14.792 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   14.793 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   14.909 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.015 |   0.826 |   14.924 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.683 |   1.509 |   15.607 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.511 |   15.609 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.867 |   15.966 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.868 |   15.966 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | NOR2X1M    | 0.254 |   2.122 |   16.220 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | AND2X2M    | 0.000 |   2.122 |   16.220 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | AND2X2M    | 0.174 |   2.296 |   16.394 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | ADDFX2M    | 0.000 |   2.296 |   16.394 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.552 |   2.848 |   16.946 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.000 |   2.848 |   16.946 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.563 |   3.411 |   17.510 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.000 |   3.411 |   17.510 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.570 |   3.982 |   18.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.000 |   3.982 |   18.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.564 |   4.545 |   18.644 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.000 |   4.545 |   18.644 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.562 |   5.108 |   19.206 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.000 |   5.108 |   19.206 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | ADDFX2M    | 0.591 |   5.699 |   19.797 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | CLKXOR2X2M | 0.000 |   5.699 |   19.797 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | CLKXOR2X2M | 0.251 |   5.950 |   20.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | AOI221XLM  | 0.000 |   5.950 |   20.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | AOI221XLM  | 0.416 |   6.366 |   20.464 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | INVX2M     | 0.000 |   6.366 |   20.464 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | INVX2M     | 0.083 |   6.449 |   20.547 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | SDFFQX1M   | 0.000 |   6.449 |   20.547 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -14.098 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -14.098 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -14.061 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -14.061 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -14.019 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -14.019 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -13.977 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -13.976 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -13.949 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -13.948 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -13.739 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -13.739 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -13.606 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -13.606 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -13.500 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -13.500 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -13.364 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -13.363 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -13.363 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -13.209 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -13.206 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[1]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.808
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.219
- Arrival Time                  6.085
= Slack Time                   14.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   14.134 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   14.135 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                            | CLKINVX40M | 0.037 |   0.037 |   14.171 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                            | CLKINVX32M | 0.001 |   0.038 |   14.172 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX32M | 0.042 |   0.079 |   14.214 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                            | CLKINVX40M | 0.000 |   0.080 |   14.214 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.041 |   0.121 |   14.256 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.122 |   14.256 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.150 |   14.284 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.150 |   14.284 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.209 |   0.359 |   14.493 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.001 |   0.360 |   14.494 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.132 |   0.492 |   14.627 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.492 |   14.627 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.124 |   0.617 |   14.751 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.001 |   0.617 |   14.752 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.076 |   0.693 |   14.828 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.001 |   0.695 |   14.829 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.113 |   0.807 |   14.942 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.025 |   0.832 |   14.966 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.757 |   1.589 |   15.724 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.000 |   1.590 |   15.724 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   1.824 |   15.958 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   1.824 |   15.958 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.261 |   2.085 |   16.219 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   2.085 |   16.219 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.111 |   2.195 |   16.330 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   2.196 |   16.330 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.426 |   2.622 |   16.756 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   2.622 |   16.757 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.232 |   2.854 |   16.988 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   2.854 |   16.988 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.130 |   2.984 |   17.118 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   2.984 |   17.118 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.114 |   3.098 |   17.233 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   3.098 |   17.233 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.157 |   3.255 |   17.390 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   3.255 |   17.390 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.200 |   3.456 |   17.590 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   3.456 |   17.590 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.121 |   3.576 |   17.711 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   3.576 |   17.711 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.146 |   3.722 |   17.857 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   3.722 |   17.857 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.220 |   3.943 |   18.077 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   3.943 |   18.078 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.303 |   4.246 |   18.381 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   4.247 |   18.381 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.103 |   4.349 |   18.484 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   4.349 |   18.484 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.515 |   4.864 |   18.999 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   4.865 |   18.999 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.150 |   5.014 |   19.149 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   5.015 |   19.149 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.234 |   5.249 |   19.383 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   5.249 |   19.383 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.164 |   5.413 |   19.548 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   5.413 |   19.548 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.122 |   5.536 |   19.670 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   5.536 |   19.670 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.131 |   5.667 |   19.801 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   5.667 |   19.801 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.141 |   5.808 |   19.942 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/B                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NOR2X2M    | 0.000 |   5.808 |   19.942 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | NOR2X2M    | 0.143 |   5.951 |   20.086 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/A2                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | OAI31X1M   | 0.000 |   5.951 |   20.086 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | OAI31X1M   | 0.133 |   6.085 |   20.219 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | SDFFRQX2M  | 0.000 |   6.085 |   20.219 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -14.134 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -14.134 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -14.098 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -14.097 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -14.055 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -14.055 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -14.013 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -14.013 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -13.985 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -13.985 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -13.776 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -13.775 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -13.642 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -13.642 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -13.518 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -13.517 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -13.441 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -13.440 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -13.327 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX2M  | 0.001 |   0.808 |  -13.326 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.545
- Arrival Time                  5.927
= Slack Time                   14.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.617 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.618 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   14.654 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   14.655 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   14.697 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   14.697 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   14.739 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   14.739 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   14.767 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   14.767 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   14.976 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   14.977 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   15.109 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   15.110 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   15.234 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   15.235 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   15.311 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   15.312 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   15.428 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.015 |   0.826 |   15.443 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.683 |   1.509 |   16.126 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.511 |   16.128 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.867 |   16.485 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.868 |   16.485 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.228 |   2.096 |   16.713 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   2.096 |   16.713 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.169 |   2.265 |   16.882 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   2.265 |   16.882 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.556 |   2.821 |   17.438 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.821 |   17.438 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.569 |   3.390 |   18.007 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.390 |   18.007 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.563 |   3.954 |   18.571 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.954 |   18.571 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   4.514 |   19.131 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.514 |   19.131 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.563 |   5.077 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.077 |   19.694 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | ADDFX2M    | 0.567 |   5.644 |   20.261 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | AOI22X1M   | 0.000 |   5.644 |   20.261 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | AOI22X1M   | 0.186 |   5.830 |   20.447 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | NAND2X2M   | 0.000 |   5.830 |   20.447 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | NAND2X2M   | 0.098 |   5.927 |   20.545 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | SDFFQX1M   | 0.000 |   5.927 |   20.545 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -14.617 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -14.617 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -14.581 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -14.580 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -14.538 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -14.538 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -14.496 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -14.495 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -14.468 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -14.467 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -14.258 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -14.258 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -14.125 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -14.125 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -14.020 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -14.019 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -13.883 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -13.882 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -13.882 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -13.728 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -13.725 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                20.545
- Arrival Time                  5.375
= Slack Time                   15.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   15.170 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   15.170 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX40M | 0.037 |   0.037 |   15.207 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                   | CLKINVX32M | 0.001 |   0.038 |   15.207 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX32M | 0.042 |   0.079 |   15.249 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                   | CLKINVX40M | 0.000 |   0.080 |   15.249 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.041 |   0.121 |   15.291 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.001 |   0.122 |   15.292 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.028 |   0.150 |   15.319 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.150 |   15.320 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.209 |   0.359 |   15.529 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.001 |   0.360 |   15.529 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.132 |   0.492 |   15.662 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.492 |   15.662 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.124 |   0.617 |   15.786 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.001 |   0.617 |   15.787 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.076 |   0.693 |   15.863 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.002 |   0.695 |   15.865 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.116 |   0.811 |   15.981 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.015 |   0.826 |   15.996 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.683 |   1.509 |   16.679 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   1.511 |   16.680 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.867 |   17.037 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.868 |   17.037 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.228 |   2.096 |   17.266 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   2.096 |   17.266 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.169 |   2.265 |   17.435 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   2.265 |   17.435 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.556 |   2.821 |   17.990 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.821 |   17.990 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.569 |   3.390 |   18.560 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.390 |   18.560 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.563 |   3.953 |   19.123 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.953 |   19.123 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   4.514 |   19.683 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.514 |   19.683 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/S       |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | ADDFX2M    | 0.576 |   5.090 |   20.260 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | AOI22X1M   | 0.000 |   5.090 |   20.260 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | AOI22X1M   | 0.183 |   5.273 |   20.442 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | NAND2X2M   | 0.000 |   5.273 |   20.442 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | NAND2X2M   | 0.102 |   5.375 |   20.545 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | SDFFQX1M   | 0.000 |   5.375 |   20.545 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -15.170 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -15.170 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -15.133 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -15.132 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -15.090 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -15.090 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -15.049 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -15.048 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -15.020 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -15.020 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -14.811 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -14.810 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -14.678 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -14.678 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -14.572 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -14.571 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -14.435 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -14.435 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -14.435 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -14.281 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -14.277 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[0]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.831
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.221
- Arrival Time                  4.866
= Slack Time                   15.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.355 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.355 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.392 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.393 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.434 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.435 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.476 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.477 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.150 |   15.505 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.505 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.209 |   0.359 |   15.714 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.360 |   15.714 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.132 |   0.492 |   15.847 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.492 |   15.847 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.124 |   0.617 |   15.972 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.617 |   15.972 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.076 |   0.693 |   16.048 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.001 |   0.695 |   16.050 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.113 |   0.807 |   16.162 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.022 |   0.829 |   16.184 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.620 |   1.449 |   16.804 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.451 |   16.805 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   1.829 |   17.184 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.829 |   17.184 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.146 |   1.974 |   17.329 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.975 |   17.329 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   2.411 |   17.766 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.411 |   17.766 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   2.697 |   18.052 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.697 |   18.052 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   3.141 |   18.495 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.141 |   18.496 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   3.391 |   18.746 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.391 |   18.746 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   3.484 |   18.839 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.484 |   18.839 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.485 |   3.969 |   19.324 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.970 |   19.324 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.285 |   4.255 |   19.610 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.255 |   19.610 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.074 |   4.329 |   19.684 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   4.329 |   19.684 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.301 |   4.630 |   19.985 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI221X1M  | 0.000 |   4.630 |   19.985 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | OAI221X1M  | 0.236 |   4.866 |   20.221 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | SDFFRQX1M  | 0.000 |   4.866 |   20.221 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.355 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.355 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.318 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.317 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.276 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.275 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.234 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.233 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.205 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.205 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -14.996 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -14.995 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -14.863 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -14.863 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -14.738 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -14.738 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -14.662 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -14.660 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -14.548 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.024 |   0.831 |  -14.524 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.892
- Setup                         0.351
+ Phase Shift                  20.000
= Required Time                20.541
- Arrival Time                  5.184
= Slack Time                   15.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.357 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.357 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX40M | 0.037 |   0.037 |   15.394 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                                     | CLKINVX32M | 0.001 |   0.038 |   15.395 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX32M | 0.042 |   0.079 |   15.437 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                                     | CLKINVX40M | 0.000 |   0.080 |   15.437 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.041 |   0.121 |   15.478 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.122 |   15.479 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.150 |   15.507 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.150 |   15.507 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.209 |   0.359 |   15.716 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.001 |   0.360 |   15.717 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.132 |   0.492 |   15.849 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.492 |   15.849 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.124 |   0.617 |   15.974 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.001 |   0.617 |   15.975 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.076 |   0.693 |   16.051 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.002 |   0.695 |   16.052 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.116 |   0.811 |   16.168 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.016 |   0.827 |   16.184 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.688 |   1.515 |   16.872 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   1.517 |   16.874 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.215 |   1.732 |   17.089 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   1.732 |   17.089 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.996 |   17.353 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.996 |   17.353 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   2.176 |   17.533 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   2.176 |   17.533 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   2.422 |   17.779 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   2.422 |   17.779 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   2.662 |   18.019 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   2.662 |   18.019 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   3.149 |   18.507 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   3.149 |   18.507 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   3.412 |   18.769 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   3.412 |   18.770 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   3.674 |   19.031 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   3.674 |   19.031 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   4.143 |   19.501 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   4.143 |   19.501 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   4.465 |   19.823 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   4.465 |   19.823 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   4.681 |   20.038 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AOI22XLM   | 0.000 |   4.681 |   20.038 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | AOI22XLM   | 0.373 |   5.054 |   20.411 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | NAND2X2M   | 0.000 |   5.054 |   20.411 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | NAND2X2M   | 0.130 |   5.184 |   20.541 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | SDFFQX1M   | 0.000 |   5.184 |   20.541 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |             |       |   0.000 |  -15.357 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M  | 0.000 |   0.000 |  -15.357 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M  | 0.037 |   0.037 |  -15.320 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M  | 0.001 |   0.038 |  -15.320 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M  | 0.042 |   0.079 |  -15.278 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M  | 0.000 |   0.080 |  -15.278 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.041 |   0.121 |  -15.236 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.122 |  -15.235 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.150 |  -15.208 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M      | 0.000 |   0.150 |  -15.207 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M      | 0.209 |   0.359 |  -14.998 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M  | 0.001 |   0.360 |  -14.998 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M  | 0.132 |   0.492 |  -14.865 | 
     | REF_CLK_M__L2_I0/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX40M  | 0.000 |   0.492 |  -14.865 | 
     | REF_CLK_M__L2_I0/Y                                 |  ^   | REF_CLK_M__L2_N0 | CLKBUFX40M  | 0.106 |   0.598 |  -14.759 | 
     | u_CLK_GATE/U0_TLATNCAX12M/CK                       |  ^   | REF_CLK_M__L2_N0 | TLATNCAX20M | 0.001 |   0.599 |  -14.759 | 
     | u_CLK_GATE/U0_TLATNCAX12M/ECK                      |  ^   | GATED_CLK        | TLATNCAX20M | 0.136 |   0.735 |  -14.623 | 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE    |       |   0.735 |  -14.622 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M  | 0.000 |   0.735 |  -14.622 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M  | 0.154 |   0.889 |  -14.468 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M    | 0.003 |   0.892 |  -14.465 | 
     | K                                                  |      |                  |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[1]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.834
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.241
- Arrival Time                  4.792
= Slack Time                   15.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.448 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.485 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.486 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.528 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.528 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.570 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.570 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.150 |   15.598 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.598 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.209 |   0.359 |   15.807 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.360 |   15.808 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.132 |   0.492 |   15.940 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.492 |   15.941 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.124 |   0.617 |   16.065 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.617 |   16.066 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.076 |   0.693 |   16.142 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.001 |   0.695 |   16.143 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.113 |   0.807 |   16.256 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.022 |   0.829 |   16.278 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.620 |   1.449 |   16.898 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.451 |   16.899 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   1.829 |   17.277 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.829 |   17.277 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.146 |   1.974 |   17.423 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.974 |   17.423 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   2.411 |   17.859 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.411 |   17.860 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   2.697 |   18.145 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.697 |   18.145 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   3.141 |   18.589 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.141 |   18.589 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   3.391 |   18.839 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.391 |   18.839 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   3.484 |   18.933 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.484 |   18.933 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.485 |   3.969 |   19.418 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.970 |   19.418 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.285 |   4.255 |   19.703 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.255 |   19.703 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.074 |   4.329 |   19.777 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   4.329 |   19.777 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.301 |   4.630 |   20.078 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI211X2M  | 0.000 |   4.630 |   20.078 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | OAI211X2M  | 0.162 |   4.792 |   20.241 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | SDFFRQX1M  | 0.000 |   4.792 |   20.241 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.448 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.448 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.412 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.411 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.369 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.369 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.327 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.326 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.299 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.298 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.089 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.089 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -14.956 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -14.956 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -14.832 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -14.831 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -14.755 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -14.754 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -14.641 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.027 |   0.834 |  -14.615 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[2]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D          (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.834
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.340
- Arrival Time                  4.642
= Slack Time                   15.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.698 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.698 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                           | CLKINVX40M | 0.037 |   0.037 |   15.735 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                           | CLKINVX32M | 0.001 |   0.038 |   15.736 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX32M | 0.042 |   0.079 |   15.777 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                           | CLKINVX40M | 0.000 |   0.080 |   15.778 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.041 |   0.121 |   15.819 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.001 |   0.122 |   15.820 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.028 |   0.150 |   15.848 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.150 |   15.848 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.209 |   0.359 |   16.057 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.001 |   0.360 |   16.058 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.132 |   0.492 |   16.190 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.492 |   16.190 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.124 |   0.617 |   16.315 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.001 |   0.617 |   16.315 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.076 |   0.693 |   16.391 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.001 |   0.695 |   16.393 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.113 |   0.807 |   16.505 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.022 |   0.829 |   16.527 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.620 |   1.449 |   17.147 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   1.451 |   17.149 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   1.829 |   17.527 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   1.829 |   17.527 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.146 |   1.974 |   17.672 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.974 |   17.673 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   2.411 |   18.109 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   2.411 |   18.109 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   2.697 |   18.395 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   2.697 |   18.395 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   3.141 |   18.839 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   3.141 |   18.839 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   3.391 |   19.089 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   3.391 |   19.089 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   3.484 |   19.182 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/A1N        |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   3.484 |   19.182 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  v   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.434 |   3.918 |   19.616 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  v   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.918 |   19.616 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  v   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.285 |   4.203 |   19.901 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  v   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   4.203 |   19.901 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.170 |   4.373 |   20.071 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/A                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | INVX2M     | 0.000 |   4.373 |   20.071 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | INVX2M     | 0.063 |   4.436 |   20.134 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/A0                  |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | OAI31X1M   | 0.000 |   4.436 |   20.134 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | OAI31X1M   | 0.206 |   4.642 |   20.340 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | SDFFRQX1M  | 0.000 |   4.642 |   20.340 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.698 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.698 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.661 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.660 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.619 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.618 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.577 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.576 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.548 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.548 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.339 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.339 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.206 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.206 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.081 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.081 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.005 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -15.003 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -14.891 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.027 |   0.834 |  -14.864 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_REG_FILE/RdData_reg[6]/CK 
Endpoint:   u_REG_FILE/RdData_reg[6]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.481
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.145
- Arrival Time                  4.374
= Slack Time                   15.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.771 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.772 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.808 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.809 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.851 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.851 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.893 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.893 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   15.921 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.921 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.130 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.131 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.263 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.264 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.388 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.389 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.465 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.466 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.579 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.603 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.360 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.361 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.117 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.117 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.276 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.276 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.498 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.727 |   18.498 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.691 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.691 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   18.947 | 
     | u_REG_FILE/U414/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   18.947 | 
     | u_REG_FILE/U414/Y                            |  v   | u_REG_FILE/n252                 | OAI22X1M   | 0.171 |   3.346 |   19.118 | 
     | u_REG_FILE/U543/C0                           |  v   | u_REG_FILE/n252                 | AOI221XLM  | 0.000 |   3.346 |   19.118 | 
     | u_REG_FILE/U543/Y                            |  ^   | u_REG_FILE/n249                 | AOI221XLM  | 0.720 |   4.066 |   19.838 | 
     | u_REG_FILE/U141/C                            |  ^   | u_REG_FILE/n249                 | NAND4X2M   | 0.000 |   4.067 |   19.838 | 
     | u_REG_FILE/U141/Y                            |  v   | u_REG_FILE/n202                 | NAND4X2M   | 0.307 |   4.374 |   20.145 | 
     | u_REG_FILE/RdData_reg[6]/D                   |  v   | u_REG_FILE/n202                 | SEDFFX1M   | 0.000 |   4.374 |   20.145 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.771 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.771 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.735 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.734 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.692 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.692 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.650 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.649 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.622 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.621 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.412 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.412 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.279 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.279 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.155 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.154 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.078 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.077 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -14.961 | 
     | u_REG_FILE/RdData_reg[6]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -14.945 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_REG_FILE/RdData_reg[7]/CK 
Endpoint:   u_REG_FILE/RdData_reg[7]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.482
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.145
- Arrival Time                  4.354
= Slack Time                   15.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.790 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.791 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.827 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.828 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.870 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.870 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   15.912 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   15.912 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   15.940 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   15.940 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.149 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.150 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.283 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.283 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.407 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.408 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.484 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.485 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.598 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.622 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.380 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.380 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.136 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.136 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.295 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.295 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.517 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.727 |   18.517 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.710 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.710 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   18.966 | 
     | u_REG_FILE/U415/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   18.966 | 
     | u_REG_FILE/U415/Y                            |  v   | u_REG_FILE/n233                 | OAI22X1M   | 0.172 |   3.348 |   19.138 | 
     | u_REG_FILE/U545/C0                           |  v   | u_REG_FILE/n233                 | AOI221XLM  | 0.000 |   3.348 |   19.138 | 
     | u_REG_FILE/U545/Y                            |  ^   | u_REG_FILE/n224                 | AOI221XLM  | 0.704 |   4.052 |   19.842 | 
     | u_REG_FILE/U142/C                            |  ^   | u_REG_FILE/n224                 | NAND4X2M   | 0.000 |   4.052 |   19.843 | 
     | u_REG_FILE/U142/Y                            |  v   | u_REG_FILE/n203                 | NAND4X2M   | 0.302 |   4.354 |   20.144 | 
     | u_REG_FILE/RdData_reg[7]/D                   |  v   | u_REG_FILE/n203                 | SEDFFX1M   | 0.000 |   4.354 |   20.145 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.790 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.790 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.754 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.753 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.711 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.711 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.669 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.669 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.641 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.641 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.432 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.431 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.298 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.298 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.174 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.173 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.097 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.096 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -14.980 | 
     | u_REG_FILE/RdData_reg[7]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -14.964 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_REG_FILE/RdData_reg[5]/CK 
Endpoint:   u_REG_FILE/RdData_reg[5]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.150
- Arrival Time                  4.268
= Slack Time                   15.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.882 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.883 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.919 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.920 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.962 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.962 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   16.004 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   16.004 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   16.032 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   16.032 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.241 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.242 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.375 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.375 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.499 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.500 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.576 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.577 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.690 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.714 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.472 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.472 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.746 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.746 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.228 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.228 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.504 |   18.387 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.387 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.609 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.726 |   18.609 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.802 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.802 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   19.058 | 
     | u_REG_FILE/U413/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   19.058 | 
     | u_REG_FILE/U413/Y                            |  v   | u_REG_FILE/n261                 | OAI22X1M   | 0.212 |   3.388 |   19.270 | 
     | u_REG_FILE/U541/C0                           |  v   | u_REG_FILE/n261                 | AOI221XLM  | 0.000 |   3.388 |   19.270 | 
     | u_REG_FILE/U541/Y                            |  ^   | u_REG_FILE/n258                 | AOI221XLM  | 0.600 |   3.988 |   19.870 | 
     | u_REG_FILE/U148/C                            |  ^   | u_REG_FILE/n258                 | NAND4X2M   | 0.000 |   3.988 |   19.871 | 
     | u_REG_FILE/U148/Y                            |  v   | u_REG_FILE/n209                 | NAND4X2M   | 0.280 |   4.268 |   20.150 | 
     | u_REG_FILE/RdData_reg[5]/D                   |  v   | u_REG_FILE/n209                 | SEDFFX1M   | 0.000 |   4.268 |   20.150 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.882 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.882 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.846 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.845 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.803 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.803 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.761 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.760 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.733 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.732 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.523 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.523 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.390 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.390 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.266 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.265 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.189 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.188 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.072 | 
     | u_REG_FILE/RdData_reg[5]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -15.056 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.168
- Arrival Time                  4.273
= Slack Time                   15.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.895 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.895 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.932 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.933 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.974 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.975 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.016 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.017 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.045 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.045 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.254 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.255 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.387 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.387 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.512 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.513 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.588 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.590 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.702 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.703 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.313 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.313 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.476 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.070 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.070 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.294 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.294 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.635 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.635 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.319 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.322 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.689 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.689 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   19.977 | 
     | u_REG_FILE/U458/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.082 |   19.978 | 
     | u_REG_FILE/U458/Y                                  |  v   | u_REG_FILE/n413                              | OAI22X1M   | 0.190 |   4.273 |   20.168 | 
     | u_REG_FILE/Reg_File_reg[8][7]/D                    |  v   | u_REG_FILE/n413                              | SDFFRX1M   | 0.000 |   4.273 |   20.168 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.895 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.895 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.858 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.858 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.816 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.816 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.774 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.773 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.746 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.745 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.536 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.536 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.403 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.403 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.279 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.278 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.202 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.201 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.085 | 
     | u_REG_FILE/Reg_File_reg[8][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.814 |  -15.082 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_FILE/RdData_reg[1]/CK 
Endpoint:   u_REG_FILE/RdData_reg[1]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.483
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.144
- Arrival Time                  4.230
= Slack Time                   15.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.914 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.914 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.950 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.951 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   15.993 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   15.993 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   16.035 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   16.036 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   16.063 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   16.064 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.273 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.273 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.406 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.406 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.530 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.531 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.607 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.608 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.721 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.746 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.777 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.777 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.259 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.259 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.418 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.418 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.640 | 
     | u_REG_FILE/U294/B                            |  ^   | Address[0]                      | NOR2X2M    | 0.000 |   2.727 |   18.640 | 
     | u_REG_FILE/U294/Y                            |  v   | u_REG_FILE/n311                 | NOR2X2M    | 0.189 |   2.916 |   18.829 | 
     | u_REG_FILE/U344/A                            |  v   | u_REG_FILE/n311                 | NAND2X2M   | 0.000 |   2.916 |   18.829 | 
     | u_REG_FILE/U344/Y                            |  ^   | u_REG_FILE/n244                 | NAND2X2M   | 0.259 |   3.175 |   19.088 | 
     | u_REG_FILE/U379/A0                           |  ^   | u_REG_FILE/n244                 | OAI22X1M   | 0.001 |   3.175 |   19.089 | 
     | u_REG_FILE/U379/Y                            |  v   | u_REG_FILE/n299                 | OAI22X1M   | 0.206 |   3.381 |   19.295 | 
     | u_REG_FILE/U378/C0                           |  v   | u_REG_FILE/n299                 | AOI221XLM  | 0.000 |   3.381 |   19.295 | 
     | u_REG_FILE/U378/Y                            |  ^   | u_REG_FILE/n292                 | AOI221XLM  | 0.527 |   3.908 |   19.822 | 
     | u_REG_FILE/U144/A                            |  ^   | u_REG_FILE/n292                 | NAND4X2M   | 0.000 |   3.908 |   19.822 | 
     | u_REG_FILE/U144/Y                            |  v   | u_REG_FILE/n205                 | NAND4X2M   | 0.322 |   4.230 |   20.143 | 
     | u_REG_FILE/RdData_reg[1]/D                   |  v   | u_REG_FILE/n205                 | SEDFFX1M   | 0.000 |   4.230 |   20.144 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.914 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.913 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.877 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.876 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.834 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.834 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.792 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.792 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.764 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.764 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.555 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.554 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.422 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.422 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.297 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.296 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.220 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.219 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.103 | 
     | u_REG_FILE/RdData_reg[1]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -15.087 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.819
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.178
- Arrival Time                  4.260
= Slack Time                   15.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.918 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.954 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.955 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.997 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.997 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.039 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.040 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.067 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.068 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.277 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.277 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.410 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.410 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.534 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.535 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.611 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.612 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.725 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.726 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.335 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.336 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.092 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.092 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.316 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.471 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.657 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.657 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.342 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.344 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.367 |   3.793 |   19.711 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.794 |   19.711 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.287 |   4.081 |   19.998 | 
     | u_REG_FILE/U442/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.081 |   19.999 | 
     | u_REG_FILE/U442/Y                                  |  v   | u_REG_FILE/n397                              | OAI22X1M   | 0.179 |   4.260 |   20.177 | 
     | u_REG_FILE/Reg_File_reg[6][7]/D                    |  v   | u_REG_FILE/n397                              | SDFFRX1M   | 0.000 |   4.260 |   20.178 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.918 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.917 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.881 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.880 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.838 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.838 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.796 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.796 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.768 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.768 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.559 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.558 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.426 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.426 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.301 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.300 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.224 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.223 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.107 | 
     | u_REG_FILE/Reg_File_reg[6][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.819 |  -15.098 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][6]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.819
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.177
- Arrival Time                  4.258
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.919 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.956 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.957 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   15.998 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   15.999 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.040 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.041 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.069 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.069 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.278 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.279 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.411 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.411 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.536 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.537 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.612 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.614 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.726 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.727 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.337 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.337 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.094 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.094 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.318 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.318 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.473 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.473 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.659 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.659 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.343 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.346 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.367 |   3.793 |   19.713 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.794 |   19.713 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.287 |   4.081 |   20.000 | 
     | u_REG_FILE/U441/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.081 |   20.000 | 
     | u_REG_FILE/U441/Y                                  |  v   | u_REG_FILE/n396                              | OAI22X1M   | 0.177 |   4.258 |   20.177 | 
     | u_REG_FILE/Reg_File_reg[6][6]/D                    |  v   | u_REG_FILE/n396                              | SDFFRX1M   | 0.000 |   4.258 |   20.177 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.919 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.882 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.881 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.840 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.839 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.798 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.797 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.769 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.769 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.560 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.560 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.427 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.427 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.303 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.302 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.226 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.224 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.108 | 
     | u_REG_FILE/Reg_File_reg[6][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.819 |  -15.100 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_FILE/RdData_reg[2]/CK 
Endpoint:   u_REG_FILE/RdData_reg[2]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.152
- Arrival Time                  4.228
= Slack Time                   15.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.924 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.924 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.961 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.962 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   16.003 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   16.004 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   16.045 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   16.046 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   16.074 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   16.074 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.283 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.284 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.416 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.416 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.541 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.542 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.617 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.619 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.731 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.756 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.513 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.514 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.788 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.788 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.270 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.270 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.429 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.429 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.650 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.727 |   18.651 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.844 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.844 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   19.100 | 
     | u_REG_FILE/U410/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   19.100 | 
     | u_REG_FILE/U410/Y                            |  v   | u_REG_FILE/n288                 | OAI22X1M   | 0.192 |   3.368 |   19.292 | 
     | u_REG_FILE/U535/C0                           |  v   | u_REG_FILE/n288                 | AOI221X1M  | 0.000 |   3.368 |   19.292 | 
     | u_REG_FILE/U535/Y                            |  ^   | u_REG_FILE/n285                 | AOI221X1M  | 0.569 |   3.936 |   19.861 | 
     | u_REG_FILE/U145/C                            |  ^   | u_REG_FILE/n285                 | NAND4X2M   | 0.001 |   3.937 |   19.861 | 
     | u_REG_FILE/U145/Y                            |  v   | u_REG_FILE/n206                 | NAND4X2M   | 0.290 |   4.227 |   20.151 | 
     | u_REG_FILE/RdData_reg[2]/D                   |  v   | u_REG_FILE/n206                 | SEDFFX1M   | 0.000 |   4.228 |   20.152 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.924 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.924 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.887 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.886 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.845 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.844 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.803 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.802 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.774 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.774 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.565 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.565 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.432 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.432 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.308 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.307 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.231 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.229 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.113 | 
     | u_REG_FILE/RdData_reg[2]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -15.097 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][6]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.825
- Setup                         0.440
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.185
- Arrival Time                  4.259
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.963 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.964 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.005 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.006 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.047 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.048 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.076 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.076 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.285 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.286 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.418 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.418 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.543 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.544 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.619 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.621 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.733 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.734 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.506 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.507 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.101 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.101 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.325 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.325 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.666 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.666 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.350 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.352 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.374 |   3.800 |   19.726 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   3.800 |   19.727 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.284 |   4.085 |   20.011 | 
     | u_REG_FILE/U481/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   4.085 |   20.011 | 
     | u_REG_FILE/U481/Y                                  |  v   | u_REG_FILE/n452                              | OAI22X1M   | 0.174 |   4.259 |   20.185 | 
     | u_REG_FILE/Reg_File_reg[13][6]/D                   |  v   | u_REG_FILE/n452                              | SDFFRX1M   | 0.000 |   4.259 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.889 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.888 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.847 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.846 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.805 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.804 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.776 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.776 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.567 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.567 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.434 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.434 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.310 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.309 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.233 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -15.232 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -15.119 | 
     | u_REG_FILE/Reg_File_reg[13][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.017 |   0.825 |  -15.102 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.814
- Setup                         0.438
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.176
- Arrival Time                  4.250
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.963 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.964 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.006 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.006 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.048 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.048 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.076 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.076 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.285 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.286 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.419 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.419 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.543 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.544 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.620 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.621 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.734 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.735 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.507 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.507 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.101 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.101 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.325 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.325 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.666 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.666 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.350 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.353 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.720 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.721 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.009 | 
     | u_REG_FILE/U451/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.082 |   20.009 | 
     | u_REG_FILE/U451/Y                                  |  v   | u_REG_FILE/n406                              | OAI22X1M   | 0.167 |   4.249 |   20.176 | 
     | u_REG_FILE/Reg_File_reg[8][0]/D                    |  v   | u_REG_FILE/n406                              | SDFFRX1M   | 0.000 |   4.250 |   20.176 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.890 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.889 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.847 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.847 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.805 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.805 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.777 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.777 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.568 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.567 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.434 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.434 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.310 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.309 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.233 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.232 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.116 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.814 |  -15.112 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][5]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.438
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.176
- Arrival Time                  4.247
= Slack Time                   15.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.929 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.929 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.966 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.967 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.008 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.009 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.050 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.051 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.079 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.079 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.288 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.288 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.421 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.421 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.546 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.546 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.622 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.624 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.736 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.737 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.347 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.347 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.509 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.509 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.103 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.103 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.327 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.327 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.482 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.483 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.668 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.668 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.353 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.356 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.723 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.723 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.011 | 
     | u_REG_FILE/U456/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.082 |   20.011 | 
     | u_REG_FILE/U456/Y                                  |  v   | u_REG_FILE/n411                              | OAI22X1M   | 0.164 |   4.247 |   20.176 | 
     | u_REG_FILE/Reg_File_reg[8][5]/D                    |  v   | u_REG_FILE/n411                              | SDFFRX1M   | 0.000 |   4.247 |   20.176 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.929 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.929 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.892 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.891 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.850 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.849 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.808 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.807 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.779 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.779 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.570 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.569 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.437 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.437 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.312 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.312 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.236 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.234 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.118 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.813 |  -15.116 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[11][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[11][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.816
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.212
- Arrival Time                  4.276
= Slack Time                   15.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.936 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.937 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.973 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.974 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.016 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.016 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.058 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.058 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.086 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.086 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.295 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.296 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.428 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.429 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.553 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.554 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.630 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.631 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.744 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.745 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.354 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.354 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.517 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.517 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.111 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.111 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.335 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.335 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.490 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.490 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.676 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.676 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.360 | 
     | u_REG_FILE/U329/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.427 |   19.363 | 
     | u_REG_FILE/U329/Y                                  |  v   | u_REG_FILE/n329                              | NAND2X2M   | 0.477 |   3.903 |   19.840 | 
     | u_REG_FILE/U492/A0N                                |  v   | u_REG_FILE/n329                              | OAI2BB2X1M | 0.000 |   3.904 |   19.840 | 
     | u_REG_FILE/U492/Y                                  |  v   | u_REG_FILE/n431                              | OAI2BB2X1M | 0.372 |   4.276 |   20.212 | 
     | u_REG_FILE/Reg_File_reg[11][1]/D                   |  v   | u_REG_FILE/n431                              | SDFFRQX1M  | 0.000 |   4.276 |   20.212 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.936 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.936 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.900 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.899 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.857 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.857 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.815 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.814 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.787 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.786 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.577 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.577 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.444 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.444 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.320 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.319 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.243 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.242 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.126 | 
     | u_REG_FILE/Reg_File_reg[11][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.005 |   0.816 |  -15.121 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][3]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.176
- Arrival Time                  4.238
= Slack Time                   15.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.938 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.938 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.975 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.975 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.017 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.017 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.059 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.060 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.087 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.088 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.297 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.297 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.430 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.430 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.554 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.555 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.631 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.632 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.745 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.746 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.356 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.356 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.518 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.518 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.112 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.112 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.336 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.336 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.492 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.677 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.677 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.362 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.365 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.732 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.732 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.020 | 
     | u_REG_FILE/U454/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.082 |   20.020 | 
     | u_REG_FILE/U454/Y                                  |  v   | u_REG_FILE/n409                              | OAI22X1M   | 0.156 |   4.238 |   20.176 | 
     | u_REG_FILE/Reg_File_reg[8][3]/D                    |  v   | u_REG_FILE/n409                              | SDFFRX1M   | 0.000 |   4.238 |   20.176 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.938 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.938 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.901 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.900 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.858 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.858 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.817 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.816 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.788 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.788 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.579 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.578 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.446 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.446 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.321 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.320 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.245 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.243 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.127 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.813 |  -15.124 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][0]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  4.236
= Slack Time                   15.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.981 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.982 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.066 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.303 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.303 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.637 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.639 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.751 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.752 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.524 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.524 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.118 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.118 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.342 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.342 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.683 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.683 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.368 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.370 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.374 |   3.800 |   19.744 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   3.801 |   19.744 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.284 |   4.085 |   20.029 | 
     | u_REG_FILE/U475/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   4.085 |   20.029 | 
     | u_REG_FILE/U475/Y                                  |  v   | u_REG_FILE/n446                              | OAI22X1M   | 0.150 |   4.236 |   20.179 | 
     | u_REG_FILE/Reg_File_reg[13][0]/D                   |  v   | u_REG_FILE/n446                              | SDFFRX1M   | 0.000 |   4.236 |   20.179 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.907 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.906 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.865 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.864 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.823 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.822 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.584 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.251 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.249 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.133 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.813 |  -15.131 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][3]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.825
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.188
- Arrival Time                  4.244
= Slack Time                   15.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.981 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.982 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.066 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.303 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.304 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.637 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.639 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.751 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.752 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.524 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.524 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.118 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.119 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.683 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.683 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.368 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.370 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.374 |   3.800 |   19.744 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   3.800 |   19.744 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.284 |   4.085 |   20.029 | 
     | u_REG_FILE/U478/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   4.085 |   20.029 | 
     | u_REG_FILE/U478/Y                                  |  v   | u_REG_FILE/n449                              | OAI22X1M   | 0.159 |   4.244 |   20.188 | 
     | u_REG_FILE/Reg_File_reg[13][3]/D                   |  v   | u_REG_FILE/n449                              | SDFFRX1M   | 0.000 |   4.244 |   20.188 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.907 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.906 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.865 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.864 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.823 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.822 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.584 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.251 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -15.249 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -15.137 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.018 |   0.825 |  -15.119 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[15][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[15][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.825
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.219
- Arrival Time                  4.275
= Slack Time                   15.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.944 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.981 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.982 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.066 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.303 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.304 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.436 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.562 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.637 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.639 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.751 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.752 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.362 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.524 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.525 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.119 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.119 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.684 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.684 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.368 | 
     | u_REG_FILE/U331/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.002 |   3.426 |   19.370 | 
     | u_REG_FILE/U331/Y                                  |  v   | u_REG_FILE/n333                              | NAND2X2M   | 0.467 |   3.893 |   19.837 | 
     | u_REG_FILE/U518/A0N                                |  v   | u_REG_FILE/n333                              | OAI2BB2X1M | 0.001 |   3.893 |   19.837 | 
     | u_REG_FILE/U518/Y                                  |  v   | u_REG_FILE/n466                              | OAI2BB2X1M | 0.381 |   4.275 |   20.219 | 
     | u_REG_FILE/Reg_File_reg[15][4]/D                   |  v   | u_REG_FILE/n466                              | SDFFRQX1M  | 0.000 |   4.275 |   20.219 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.944 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.907 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.906 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.865 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.864 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.823 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.822 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.794 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.452 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.328 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.251 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -15.250 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -15.137 | 
     | u_REG_FILE/Reg_File_reg[15][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.018 |   0.825 |  -15.119 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  4.234
= Slack Time                   15.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.945 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.945 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.982 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.982 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.024 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.066 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.067 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.095 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.304 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.304 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.437 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.437 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.562 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.638 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.639 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.752 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.753 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.363 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.363 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.525 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.525 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.119 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.119 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.343 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.684 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.684 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.369 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.371 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.374 |   3.800 |   19.745 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   3.800 |   19.745 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.284 |   4.085 |   20.030 | 
     | u_REG_FILE/U476/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   4.085 |   20.030 | 
     | u_REG_FILE/U476/Y                                  |  v   | u_REG_FILE/n447                              | OAI22X1M   | 0.149 |   4.234 |   20.179 | 
     | u_REG_FILE/Reg_File_reg[13][1]/D                   |  v   | u_REG_FILE/n447                              | SDFFRX1M   | 0.000 |   4.234 |   20.179 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.908 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.907 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.865 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.865 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.824 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.823 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.795 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.795 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.586 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.328 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.252 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.250 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.134 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.813 |  -15.132 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_FILE/RdData_reg[3]/CK 
Endpoint:   u_REG_FILE/RdData_reg[3]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.152
- Arrival Time                  4.207
= Slack Time                   15.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.945 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.945 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.982 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.982 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   16.024 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   16.024 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   16.066 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   16.067 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   16.094 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   16.095 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.304 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.304 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.437 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.437 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.561 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.562 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.638 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.639 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.752 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.777 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.534 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.534 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.808 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.808 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.290 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.291 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.449 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.671 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.727 |   18.671 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.864 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.864 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   19.120 | 
     | u_REG_FILE/U411/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   19.120 | 
     | u_REG_FILE/U411/Y                            |  v   | u_REG_FILE/n279                 | OAI22X1M   | 0.191 |   3.366 |   19.311 | 
     | u_REG_FILE/U537/C0                           |  v   | u_REG_FILE/n279                 | AOI221X1M  | 0.000 |   3.366 |   19.311 | 
     | u_REG_FILE/U537/Y                            |  ^   | u_REG_FILE/n276                 | AOI221X1M  | 0.553 |   3.919 |   19.864 | 
     | u_REG_FILE/U146/C                            |  ^   | u_REG_FILE/n276                 | NAND4X2M   | 0.000 |   3.920 |   19.865 | 
     | u_REG_FILE/U146/Y                            |  v   | u_REG_FILE/n207                 | NAND4X2M   | 0.287 |   4.207 |   20.152 | 
     | u_REG_FILE/RdData_reg[3]/D                   |  v   | u_REG_FILE/n207                 | SEDFFX1M   | 0.000 |   4.207 |   20.152 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.908 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.907 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.865 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.865 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.824 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.823 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.795 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.795 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.586 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.585 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.328 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.327 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.252 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.250 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.134 | 
     | u_REG_FILE/RdData_reg[3]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -15.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][2]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.817
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.181
- Arrival Time                  4.236
= Slack Time                   15.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.945 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.946 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.982 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.983 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.025 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.025 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.067 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.067 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.095 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.095 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.304 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.305 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.437 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.438 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.562 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.563 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.639 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.640 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.753 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.754 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.363 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.363 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.526 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.526 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.120 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.120 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.344 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.685 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.685 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.369 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.372 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.739 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.740 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.028 | 
     | u_REG_FILE/U453/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.083 |   20.028 | 
     | u_REG_FILE/U453/Y                                  |  v   | u_REG_FILE/n408                              | OAI22X1M   | 0.154 |   4.236 |   20.181 | 
     | u_REG_FILE/Reg_File_reg[8][2]/D                    |  v   | u_REG_FILE/n408                              | SDFFRX1M   | 0.000 |   4.236 |   20.181 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.945 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.909 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.908 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.866 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.866 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.824 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.823 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.796 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.795 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.586 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.586 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.453 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.329 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.328 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.252 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.251 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.135 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.817 |  -15.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[0][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[0][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.218
- Arrival Time                  4.272
= Slack Time                   15.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.946 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.946 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.983 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.984 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.025 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.026 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.067 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.068 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.096 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.096 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.305 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.306 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.438 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.438 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.563 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.563 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.639 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.641 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.753 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.754 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.364 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.364 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.526 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.526 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.120 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.121 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.345 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.345 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.685 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.685 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.370 | 
     | u_REG_FILE/U335/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.002 |   3.426 |   19.372 | 
     | u_REG_FILE/U335/Y                                  |  v   | u_REG_FILE/n309                              | NAND2X2M   | 0.465 |   3.890 |   19.836 | 
     | u_REG_FILE/U548/A0N                                |  v   | u_REG_FILE/n309                              | OAI2BB2X1M | 0.000 |   3.891 |   19.837 | 
     | u_REG_FILE/U548/Y                                  |  v   | u_REG_FILE/n342                              | OAI2BB2X1M | 0.381 |   4.272 |   20.218 | 
     | u_REG_FILE/Reg_File_reg[0][0]/D                    |  v   | u_REG_FILE/n342                              | SDFFRQX2M  | 0.000 |   4.272 |   20.218 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.946 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.946 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.909 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.908 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.867 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.866 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.825 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.824 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.796 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.796 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.587 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.586 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.454 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.454 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.329 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.329 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.253 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.251 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.135 | 
     | u_REG_FILE/Reg_File_reg[0][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX2M  | 0.016 |   0.827 |  -15.119 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[12][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][0]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.176
- Arrival Time                  4.229
= Slack Time                   15.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.948 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.948 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.984 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.985 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.027 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.069 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.070 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.097 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.098 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.307 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.307 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.440 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.440 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.564 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.565 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.641 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.642 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.755 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.756 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.365 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.366 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.528 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.528 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.346 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.346 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.501 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.501 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.687 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.687 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.372 | 
     | u_REG_FILE/U322/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.374 | 
     | u_REG_FILE/U322/Y                                  |  v   | u_REG_FILE/n330                              | NAND2BX2M  | 0.361 |   3.787 |   19.735 | 
     | u_REG_FILE/U309/A                                  |  v   | u_REG_FILE/n330                              | INVX2M     | 0.000 |   3.788 |   19.735 | 
     | u_REG_FILE/U309/Y                                  |  ^   | u_REG_FILE/n604                              | INVX2M     | 0.281 |   4.069 |   20.016 | 
     | u_REG_FILE/U467/B0                                 |  ^   | u_REG_FILE/n604                              | OAI22X1M   | 0.000 |   4.069 |   20.017 | 
     | u_REG_FILE/U467/Y                                  |  v   | u_REG_FILE/n438                              | OAI22X1M   | 0.160 |   4.229 |   20.176 | 
     | u_REG_FILE/Reg_File_reg[12][0]/D                   |  v   | u_REG_FILE/n438                              | SDFFRX1M   | 0.000 |   4.229 |   20.176 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.948 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.947 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.911 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.910 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.868 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.868 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.826 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.826 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.798 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.798 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.589 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.588 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.456 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.456 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.331 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.330 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.254 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.253 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.137 | 
     | u_REG_FILE/Reg_File_reg[12][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.813 |  -15.135 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][4]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.813
- Setup                         0.435
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.179
- Arrival Time                  4.231
= Slack Time                   15.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.948 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.948 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.985 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.986 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.028 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.069 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.070 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.098 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.098 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.307 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.308 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.440 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.440 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.565 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.565 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.641 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.643 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.755 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.756 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.366 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.366 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.528 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.528 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.123 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.347 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.347 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.502 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.502 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.687 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.687 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.372 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.375 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.742 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.742 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.030 | 
     | u_REG_FILE/U455/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.083 |   20.030 | 
     | u_REG_FILE/U455/Y                                  |  v   | u_REG_FILE/n410                              | OAI22X1M   | 0.148 |   4.231 |   20.179 | 
     | u_REG_FILE/Reg_File_reg[8][4]/D                    |  v   | u_REG_FILE/n410                              | SDFFRX1M   | 0.000 |   4.231 |   20.179 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.948 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.948 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.911 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.910 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.869 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.868 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.827 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.826 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.798 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.798 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.589 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.588 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.456 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.456 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.331 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.331 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.255 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.253 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.137 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.813 |  -15.135 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][4]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.819
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.183
- Arrival Time                  4.233
= Slack Time                   15.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.949 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.950 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.986 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.987 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.029 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.029 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.071 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.071 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.099 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.099 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.308 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.309 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.566 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.643 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.644 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.757 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.758 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.367 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.367 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.530 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.530 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.124 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.124 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.689 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.689 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.373 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.376 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.367 |   3.793 |   19.743 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.794 |   19.743 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.287 |   4.081 |   20.030 | 
     | u_REG_FILE/U439/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.081 |   20.030 | 
     | u_REG_FILE/U439/Y                                  |  v   | u_REG_FILE/n394                              | OAI22X1M   | 0.153 |   4.233 |   20.183 | 
     | u_REG_FILE/Reg_File_reg[6][4]/D                    |  v   | u_REG_FILE/n394                              | SDFFRX1M   | 0.000 |   4.233 |   20.183 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.949 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.949 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.913 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.912 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.870 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.870 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.828 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.828 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.800 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.800 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.590 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.457 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.457 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.332 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.256 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.255 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.139 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.819 |  -15.130 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[11][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[11][2]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.818
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.216
- Arrival Time                  4.267
= Slack Time                   15.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.949 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.950 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.986 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.987 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.029 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.029 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.071 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.071 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.099 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.099 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.308 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.309 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.566 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.643 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.644 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.757 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.758 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.367 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.367 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.530 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.530 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.124 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.124 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.503 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.689 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.689 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.373 | 
     | u_REG_FILE/U329/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.427 |   19.376 | 
     | u_REG_FILE/U329/Y                                  |  v   | u_REG_FILE/n329                              | NAND2X2M   | 0.477 |   3.903 |   19.853 | 
     | u_REG_FILE/U493/A0N                                |  v   | u_REG_FILE/n329                              | OAI2BB2X1M | 0.000 |   3.904 |   19.853 | 
     | u_REG_FILE/U493/Y                                  |  v   | u_REG_FILE/n432                              | OAI2BB2X1M | 0.363 |   4.267 |   20.216 | 
     | u_REG_FILE/Reg_File_reg[11][2]/D                   |  v   | u_REG_FILE/n432                              | SDFFRQX1M  | 0.000 |   4.267 |   20.216 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.949 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.949 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.913 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.912 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.870 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.870 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.828 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.828 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.800 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.800 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.590 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.457 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.457 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.332 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.256 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.255 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.139 | 
     | u_REG_FILE/Reg_File_reg[11][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.007 |   0.818 |  -15.131 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.817
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.183
- Arrival Time                  4.233
= Slack Time                   15.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.950 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.950 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.987 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.988 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.030 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.030 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.071 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.072 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.309 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.310 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.442 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.644 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.645 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.757 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.758 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.368 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.368 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.374 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.427 |   19.377 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.367 |   3.794 |   19.744 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   3.794 |   19.744 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.288 |   4.082 |   20.033 | 
     | u_REG_FILE/U452/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   4.083 |   20.033 | 
     | u_REG_FILE/U452/Y                                  |  v   | u_REG_FILE/n407                              | OAI22X1M   | 0.150 |   4.233 |   20.183 | 
     | u_REG_FILE/Reg_File_reg[8][1]/D                    |  v   | u_REG_FILE/n407                              | SDFFRX1M   | 0.000 |   4.233 |   20.183 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.950 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.950 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.913 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.913 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.871 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.871 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.829 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.828 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.800 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.458 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.458 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.257 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.256 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.140 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.817 |  -15.133 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][3]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.819
- Setup                         0.436
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.183
- Arrival Time                  4.233
= Slack Time                   15.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.950 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.987 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.988 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.030 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.030 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.072 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.072 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.309 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.310 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.644 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.645 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.758 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.759 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.368 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.368 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.374 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   3.426 |   19.377 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.367 |   3.793 |   19.744 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   3.794 |   19.744 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.287 |   4.081 |   20.031 | 
     | u_REG_FILE/U438/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   4.081 |   20.031 | 
     | u_REG_FILE/U438/Y                                  |  v   | u_REG_FILE/n393                              | OAI22X1M   | 0.152 |   4.233 |   20.183 | 
     | u_REG_FILE/Reg_File_reg[6][3]/D                    |  v   | u_REG_FILE/n393                              | SDFFRX1M   | 0.000 |   4.233 |   20.183 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.950 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.950 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.914 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.913 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.871 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.871 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.829 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.829 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.592 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.458 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.458 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.257 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.256 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.140 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.819 |  -15.131 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_FILE/RdData_reg[0]/CK 
Endpoint:   u_REG_FILE/RdData_reg[0]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.827
- Setup                         0.477
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.150
- Arrival Time                  4.199
= Slack Time                   15.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1                  | CLKINVX40M | 0.037 |   0.037 |   15.987 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1                  | CLKINVX32M | 0.001 |   0.038 |   15.988 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1                  | CLKINVX32M | 0.042 |   0.079 |   16.030 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1                  | CLKINVX40M | 0.000 |   0.080 |   16.030 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.041 |   0.121 |   16.072 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.122 |   16.073 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.028 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.150 |   16.101 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.209 |   0.359 |   16.310 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.001 |   0.360 |   16.310 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.132 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.124 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.001 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.076 |   0.693 |   16.644 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.001 |   0.695 |   16.645 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.113 |   0.807 |   16.758 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.025 |   0.832 |   16.783 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.757 |   1.589 |   17.540 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.000 |   1.590 |   17.540 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   1.864 |   17.814 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   1.864 |   17.814 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   2.346 |   18.296 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   2.346 |   18.296 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   2.505 |   18.455 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   2.505 |   18.455 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   2.726 |   18.677 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   2.727 |   18.677 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.920 |   18.870 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.920 |   18.870 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.256 |   3.175 |   19.126 | 
     | u_REG_FILE/U408/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   3.176 |   19.126 | 
     | u_REG_FILE/U408/Y                            |  v   | u_REG_FILE/n306                 | OAI22X1M   | 0.166 |   3.341 |   19.292 | 
     | u_REG_FILE/U531/C0                           |  v   | u_REG_FILE/n306                 | AOI221X1M  | 0.000 |   3.341 |   19.292 | 
     | u_REG_FILE/U531/Y                            |  ^   | u_REG_FILE/n303                 | AOI221X1M  | 0.564 |   3.906 |   19.856 | 
     | u_REG_FILE/U143/C                            |  ^   | u_REG_FILE/n303                 | NAND4X2M   | 0.001 |   3.906 |   19.857 | 
     | u_REG_FILE/U143/Y                            |  v   | u_REG_FILE/n204                 | NAND4X2M   | 0.292 |   4.199 |   20.150 | 
     | u_REG_FILE/RdData_reg[0]/D                   |  v   | u_REG_FILE/n204                 | SEDFFX1M   | 0.000 |   4.199 |   20.150 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.951 | 
     | REF_CLK__L1_I1/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.950 | 
     | REF_CLK__L1_I1/Y            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.914 | 
     | REF_CLK__L2_I1/A            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.913 | 
     | REF_CLK__L2_I1/Y            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.871 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.871 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.829 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.829 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.592 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.257 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.256 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.140 | 
     | u_REG_FILE/RdData_reg[0]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.016 |   0.827 |  -15.124 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[3][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.816
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.174
- Arrival Time                  4.223
= Slack Time                   15.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.988 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.988 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.030 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.030 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.072 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.073 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.100 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.101 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.310 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.310 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.567 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.644 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.645 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.758 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.759 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.174 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.505 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.375 | 
     | u_REG_FILE/U317/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   3.426 |   19.377 | 
     | u_REG_FILE/U317/Y                                  |  v   | u_REG_FILE/n317                              | NAND2BX2M  | 0.346 |   3.772 |   19.723 | 
     | u_REG_FILE/U304/A                                  |  v   | u_REG_FILE/n317                              | INVX2M     | 0.000 |   3.772 |   19.723 | 
     | u_REG_FILE/U304/Y                                  |  ^   | u_REG_FILE/n609                              | INVX2M     | 0.273 |   4.045 |   19.996 | 
     | u_REG_FILE/U429/B0                                 |  ^   | u_REG_FILE/n609                              | OAI22X1M   | 0.000 |   4.045 |   19.996 | 
     | u_REG_FILE/U429/Y                                  |  v   | u_REG_FILE/n367                              | OAI22X1M   | 0.177 |   4.223 |   20.174 | 
     | u_REG_FILE/Reg_File_reg[3][1]/D                    |  v   | u_REG_FILE/n367                              | SDFFRX1M   | 0.000 |   4.223 |   20.174 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.951 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.951 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.914 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.913 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.871 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.871 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.830 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.829 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.592 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.333 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.258 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.001 |   0.695 |  -15.256 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.113 |   0.807 |  -15.144 | 
     | u_REG_FILE/Reg_File_reg[3][1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.009 |   0.816 |  -15.135 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[11][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[11][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.820
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.218
- Arrival Time                  4.267
= Slack Time                   15.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.951 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                               | CLKINVX40M | 0.037 |   0.037 |   15.988 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                               | CLKINVX32M | 0.001 |   0.038 |   15.989 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX32M | 0.042 |   0.079 |   16.030 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                               | CLKINVX40M | 0.000 |   0.080 |   16.031 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.041 |   0.121 |   16.072 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.001 |   0.122 |   16.073 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.028 |   0.150 |   16.101 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.150 |   16.101 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.209 |   0.359 |   16.310 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.001 |   0.360 |   16.310 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.132 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.492 |   16.443 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.124 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.001 |   0.617 |   16.568 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.076 |   0.693 |   16.644 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.001 |   0.695 |   16.646 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.113 |   0.807 |   16.758 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.001 |   0.808 |   16.759 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.610 |   1.418 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   1.418 |   17.369 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   1.580 |   17.531 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.594 |   2.175 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   2.175 |   18.125 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.224 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   2.399 |   18.349 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.155 |   2.554 |   18.504 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   2.554 |   18.505 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   2.739 |   18.690 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.684 |   3.424 |   19.375 | 
     | u_REG_FILE/U329/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   3.427 |   19.378 | 
     | u_REG_FILE/U329/Y                                  |  v   | u_REG_FILE/n329                              | NAND2X2M   | 0.477 |   3.903 |   19.854 | 
     | u_REG_FILE/U516/A0N                                |  v   | u_REG_FILE/n329                              | OAI2BB2X1M | 0.000 |   3.904 |   19.855 | 
     | u_REG_FILE/U516/Y                                  |  v   | u_REG_FILE/n434                              | OAI2BB2X1M | 0.363 |   4.267 |   20.218 | 
     | u_REG_FILE/Reg_File_reg[11][4]/D                   |  v   | u_REG_FILE/n434                              | SDFFRQX1M  | 0.000 |   4.267 |   20.218 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.951 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.951 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.037 |   0.037 |  -15.914 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.001 |   0.038 |  -15.913 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.042 |   0.079 |  -15.872 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.080 |  -15.871 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.041 |   0.121 |  -15.830 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.122 |  -15.829 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.150 |  -15.801 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.209 |   0.359 |  -15.592 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.001 |   0.359 |  -15.591 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.132 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.492 |  -15.459 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.124 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.001 |   0.617 |  -15.334 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.076 |   0.693 |  -15.258 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.695 |  -15.256 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.116 |   0.811 |  -15.140 | 
     | u_REG_FILE/Reg_File_reg[11][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.009 |   0.820 |  -15.131 | 
     +-------------------------------------------------------------------------------------------------------+ 

