xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0.v,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_cdelay_0_0.vhd,vhdl,xil_defaultlib,../../../bd/test/ip/test_cdelay_0_0/sim/test_cdelay_0_0.vhd,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_3,../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/test/ip/test_xlconcat_0_0/sim/test_xlconcat_0_0.v,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_cdelay_0_1.vhd,vhdl,xil_defaultlib,../../../bd/test/ip/test_cdelay_0_1/sim/test_cdelay_0_1.vhd,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test_PH_CT_0_0.vhd,vhdl,xil_defaultlib,../../../bd/test/ip/test_PH_CT_0_0/sim/test_PH_CT_0_0.vhd,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
test.vhd,vhdl,xil_defaultlib,../../../bd/test/sim/test.vhd,incdir="$ref_dir/../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../DDR_TT.srcs/sources_1/bd/test/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
