PPA Report for uart_tx_parity.v (Module: uart_tx_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 20
FF Count: 42
IO Count: 15
Cell Count: 110

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 546.75 MHz
Reg-to-Reg Critical Path Delay: 1.602 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
