{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731382218966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731382218967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 22:30:18 2024 " "Processing started: Mon Nov 11 22:30:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731382218967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382218967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382218967 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1731382219180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "vgaclk.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731382224081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_BLOCK.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_BLOCK.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "VGA_BLOCK.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "color_encoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(171) " "Verilog HDL information at char_engine.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731382224083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(205) " "Verilog HDL information at char_engine.v(205): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 205 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731382224083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(17) " "Verilog HDL information at register.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731382224086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(28) " "Verilog HDL information at register.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731382224086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMTWOPORT.v 1 1 " "Found 1 design units, including 1 entities, in source file RAMTWOPORT.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMTWOPORT " "Found entity 1: RAMTWOPORT" {  } { { "RAMTWOPORT.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/RAMTWOPORT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrMem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addFour.v 1 1 " "Found 1 design units, including 1 entities, in source file addFour.v" { { "Info" "ISGN_ENTITY_NAME" "1 addFour " "Found entity 1: addFour" {  } { { "addFour.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/addFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file riscv_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731382224171 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "instrMem inst10 " "Block or symbol \"instrMem\" of instance \"inst10\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 120 -440 -184 320 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731382224178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst15 " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst15\"" {  } { { "top.bdf" "inst15" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -1104 872 1128 -656 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst15\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst15\|vga_control:inst2\"" {  } { { "VGA_BLOCK.bdf" "inst2" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224189 "|top|VGA_BLOCK:inst15|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst15\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\"" {  } { { "VGA_BLOCK.bdf" "inst4" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "vgaclk.v" "vgaclk_inst" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "altera_pll_i" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224205 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731382224207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224207 ""}  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731382224207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst15\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst15\|char_engine:inst\"" {  } { { "VGA_BLOCK.bdf" "inst" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 368 136 384 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(277) " "Verilog HDL assignment warning at char_engine.v(277): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(279) " "Verilog HDL assignment warning at char_engine.v(279): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(289) " "Verilog HDL assignment warning at char_engine.v(289): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224215 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(301) " "Verilog HDL assignment warning at char_engine.v(301): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224216 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(313) " "Verilog HDL assignment warning at char_engine.v(313): truncated value with size 72 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224216 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(326) " "Verilog HDL assignment warning at char_engine.v(326): truncated value with size 80 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224217 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(339) " "Verilog HDL assignment warning at char_engine.v(339): truncated value with size 56 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224217 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(362) " "Verilog HDL assignment warning at char_engine.v(362): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224218 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(373) " "Verilog HDL assignment warning at char_engine.v(373): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224218 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(384) " "Verilog HDL assignment warning at char_engine.v(384): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224219 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(395) " "Verilog HDL assignment warning at char_engine.v(395): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224220 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(406) " "Verilog HDL assignment warning at char_engine.v(406): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224221 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(417) " "Verilog HDL assignment warning at char_engine.v(417): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224222 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(428) " "Verilog HDL assignment warning at char_engine.v(428): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224222 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(439) " "Verilog HDL assignment warning at char_engine.v(439): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224223 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(450) " "Verilog HDL assignment warning at char_engine.v(450): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224224 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(461) " "Verilog HDL assignment warning at char_engine.v(461): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224225 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(472) " "Verilog HDL assignment warning at char_engine.v(472): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224225 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(483) " "Verilog HDL assignment warning at char_engine.v(483): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224226 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(494) " "Verilog HDL assignment warning at char_engine.v(494): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224227 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(505) " "Verilog HDL assignment warning at char_engine.v(505): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224228 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(516) " "Verilog HDL assignment warning at char_engine.v(516): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224228 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(527) " "Verilog HDL assignment warning at char_engine.v(527): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224229 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 8 char_engine.v(584) " "Verilog HDL assignment warning at char_engine.v(584): truncated value with size 96 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224231 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "89 8 char_engine.v(596) " "Verilog HDL assignment warning at char_engine.v(596): truncated value with size 89 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224232 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(735) " "Verilog HDL assignment warning at char_engine.v(735): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224233 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(742) " "Verilog HDL assignment warning at char_engine.v(742): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224233 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(282) " "Verilog HDL Case Statement warning at char_engine.v(282): can't check case statement for completeness because the case expression has too many possible states" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 282 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1731382224249 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(199) " "Verilog HDL assignment warning at char_engine.v(199): truncated value with size 32 to match size of target (16)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224265 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(231) " "Verilog HDL assignment warning at char_engine.v(231): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(236) " "Verilog HDL assignment warning at char_engine.v(236): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(241) " "Verilog HDL assignment warning at char_engine.v(241): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(246) " "Verilog HDL assignment warning at char_engine.v(246): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(255) " "Verilog HDL assignment warning at char_engine.v(255): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(260) " "Verilog HDL assignment warning at char_engine.v(260): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(265) " "Verilog HDL assignment warning at char_engine.v(265): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731382224273 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst15\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst15\|color_encoder:inst1\"" {  } { { "VGA_BLOCK.bdf" "inst1" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst15\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\"" {  } { { "VGA_BLOCK.bdf" "inst3" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224444 ""}  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731382224444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst8 " "Elaborating entity \"PC\" for hierarchy \"PC:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 208 -896 -688 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addFour addFour:inst9 " "Elaborating entity \"addFour\" for hierarchy \"addFour:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 88 -888 -680 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst2 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 88 -56 152 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:inst10 " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 120 -440 -184 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "altsyncram_component" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Milestone_2/milestone_2a_load_instruction.mif " "Parameter \"init_file\" = \"./Milestone_2/milestone_2a_load_instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224628 ""}  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731382224628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46p2 " "Found entity 1: altsyncram_46p2" {  } { { "db/altsyncram_46p2.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_46p2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46p2 instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_46p2:auto_generated " "Elaborating entity \"altsyncram_46p2\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_46p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.v 1 1 " "Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731382224668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst12 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 440 336 544 616 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224669 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(91) " "Verilog HDL Case Statement warning at decoder.v(91): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(110) " "Verilog HDL Case Statement warning at decoder.v(110): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(123) " "Verilog HDL Case Statement warning at decoder.v(123): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode_str decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"decode_str\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func7 decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): inferring latch(es) for variable \"func7\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[0\] decoder.v(24) " "Inferred latch for \"func7\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[1\] decoder.v(24) " "Inferred latch for \"func7\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[2\] decoder.v(24) " "Inferred latch for \"func7\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[3\] decoder.v(24) " "Inferred latch for \"func7\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[4\] decoder.v(24) " "Inferred latch for \"func7\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[5\] decoder.v(24) " "Inferred latch for \"func7\[5\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func7\[6\] decoder.v(24) " "Inferred latch for \"func7\[6\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[0\] decoder.v(24) " "Inferred latch for \"func3\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[1\] decoder.v(24) " "Inferred latch for \"func3\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[2\] decoder.v(24) " "Inferred latch for \"func3\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] decoder.v(24) " "Inferred latch for \"opcode\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] decoder.v(24) " "Inferred latch for \"opcode\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] decoder.v(24) " "Inferred latch for \"opcode\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] decoder.v(24) " "Inferred latch for \"opcode\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] decoder.v(24) " "Inferred latch for \"opcode\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] decoder.v(24) " "Inferred latch for \"opcode\[5\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] decoder.v(24) " "Inferred latch for \"opcode\[6\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] decoder.v(24) " "Inferred latch for \"imm\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] decoder.v(24) " "Inferred latch for \"imm\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] decoder.v(24) " "Inferred latch for \"imm\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] decoder.v(24) " "Inferred latch for \"imm\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] decoder.v(24) " "Inferred latch for \"imm\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] decoder.v(24) " "Inferred latch for \"imm\[5\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] decoder.v(24) " "Inferred latch for \"imm\[6\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] decoder.v(24) " "Inferred latch for \"imm\[7\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] decoder.v(24) " "Inferred latch for \"imm\[8\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] decoder.v(24) " "Inferred latch for \"imm\[9\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] decoder.v(24) " "Inferred latch for \"imm\[10\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] decoder.v(24) " "Inferred latch for \"imm\[11\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] decoder.v(24) " "Inferred latch for \"imm\[12\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] decoder.v(24) " "Inferred latch for \"imm\[13\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224672 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] decoder.v(24) " "Inferred latch for \"imm\[14\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] decoder.v(24) " "Inferred latch for \"imm\[15\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] decoder.v(24) " "Inferred latch for \"imm\[16\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] decoder.v(24) " "Inferred latch for \"imm\[17\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] decoder.v(24) " "Inferred latch for \"imm\[18\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] decoder.v(24) " "Inferred latch for \"imm\[19\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] decoder.v(24) " "Inferred latch for \"imm\[20\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] decoder.v(24) " "Inferred latch for \"imm\[21\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] decoder.v(24) " "Inferred latch for \"imm\[22\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] decoder.v(24) " "Inferred latch for \"imm\[23\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] decoder.v(24) " "Inferred latch for \"imm\[24\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] decoder.v(24) " "Inferred latch for \"imm\[25\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] decoder.v(24) " "Inferred latch for \"imm\[26\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] decoder.v(24) " "Inferred latch for \"imm\[27\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] decoder.v(24) " "Inferred latch for \"imm\[28\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] decoder.v(24) " "Inferred latch for \"imm\[29\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] decoder.v(24) " "Inferred latch for \"imm\[30\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] decoder.v(24) " "Inferred latch for \"imm\[31\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] decoder.v(24) " "Inferred latch for \"rs2\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] decoder.v(24) " "Inferred latch for \"rs2\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] decoder.v(24) " "Inferred latch for \"rs2\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] decoder.v(24) " "Inferred latch for \"rs2\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] decoder.v(24) " "Inferred latch for \"rs2\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] decoder.v(24) " "Inferred latch for \"rs1\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] decoder.v(24) " "Inferred latch for \"rs1\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] decoder.v(24) " "Inferred latch for \"rs1\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] decoder.v(24) " "Inferred latch for \"rs1\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] decoder.v(24) " "Inferred latch for \"rs1\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] decoder.v(24) " "Inferred latch for \"rd\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] decoder.v(24) " "Inferred latch for \"rd\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] decoder.v(24) " "Inferred latch for \"rd\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] decoder.v(24) " "Inferred latch for \"rd\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] decoder.v(24) " "Inferred latch for \"rd\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[0\] decoder.v(24) " "Inferred latch for \"decode_str\[0\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[1\] decoder.v(24) " "Inferred latch for \"decode_str\[1\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[2\] decoder.v(24) " "Inferred latch for \"decode_str\[2\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[3\] decoder.v(24) " "Inferred latch for \"decode_str\[3\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[4\] decoder.v(24) " "Inferred latch for \"decode_str\[4\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[5\] decoder.v(24) " "Inferred latch for \"decode_str\[5\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[6\] decoder.v(24) " "Inferred latch for \"decode_str\[6\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[7\] decoder.v(24) " "Inferred latch for \"decode_str\[7\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[8\] decoder.v(24) " "Inferred latch for \"decode_str\[8\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[9\] decoder.v(24) " "Inferred latch for \"decode_str\[9\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[10\] decoder.v(24) " "Inferred latch for \"decode_str\[10\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[11\] decoder.v(24) " "Inferred latch for \"decode_str\[11\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[12\] decoder.v(24) " "Inferred latch for \"decode_str\[12\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[13\] decoder.v(24) " "Inferred latch for \"decode_str\[13\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[14\] decoder.v(24) " "Inferred latch for \"decode_str\[14\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[15\] decoder.v(24) " "Inferred latch for \"decode_str\[15\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[16\] decoder.v(24) " "Inferred latch for \"decode_str\[16\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[17\] decoder.v(24) " "Inferred latch for \"decode_str\[17\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[18\] decoder.v(24) " "Inferred latch for \"decode_str\[18\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[19\] decoder.v(24) " "Inferred latch for \"decode_str\[19\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[20\] decoder.v(24) " "Inferred latch for \"decode_str\[20\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[21\] decoder.v(24) " "Inferred latch for \"decode_str\[21\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[22\] decoder.v(24) " "Inferred latch for \"decode_str\[22\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[23\] decoder.v(24) " "Inferred latch for \"decode_str\[23\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[24\] decoder.v(24) " "Inferred latch for \"decode_str\[24\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224673 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[25\] decoder.v(24) " "Inferred latch for \"decode_str\[25\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[26\] decoder.v(24) " "Inferred latch for \"decode_str\[26\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[27\] decoder.v(24) " "Inferred latch for \"decode_str\[27\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[28\] decoder.v(24) " "Inferred latch for \"decode_str\[28\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[29\] decoder.v(24) " "Inferred latch for \"decode_str\[29\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[30\] decoder.v(24) " "Inferred latch for \"decode_str\[30\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[31\] decoder.v(24) " "Inferred latch for \"decode_str\[31\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[32\] decoder.v(24) " "Inferred latch for \"decode_str\[32\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[33\] decoder.v(24) " "Inferred latch for \"decode_str\[33\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[34\] decoder.v(24) " "Inferred latch for \"decode_str\[34\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[35\] decoder.v(24) " "Inferred latch for \"decode_str\[35\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[36\] decoder.v(24) " "Inferred latch for \"decode_str\[36\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[37\] decoder.v(24) " "Inferred latch for \"decode_str\[37\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[38\] decoder.v(24) " "Inferred latch for \"decode_str\[38\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[39\] decoder.v(24) " "Inferred latch for \"decode_str\[39\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[40\] decoder.v(24) " "Inferred latch for \"decode_str\[40\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[41\] decoder.v(24) " "Inferred latch for \"decode_str\[41\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[42\] decoder.v(24) " "Inferred latch for \"decode_str\[42\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[43\] decoder.v(24) " "Inferred latch for \"decode_str\[43\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[44\] decoder.v(24) " "Inferred latch for \"decode_str\[44\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[45\] decoder.v(24) " "Inferred latch for \"decode_str\[45\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[46\] decoder.v(24) " "Inferred latch for \"decode_str\[46\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[47\] decoder.v(24) " "Inferred latch for \"decode_str\[47\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[48\] decoder.v(24) " "Inferred latch for \"decode_str\[48\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[49\] decoder.v(24) " "Inferred latch for \"decode_str\[49\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[50\] decoder.v(24) " "Inferred latch for \"decode_str\[50\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[51\] decoder.v(24) " "Inferred latch for \"decode_str\[51\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[52\] decoder.v(24) " "Inferred latch for \"decode_str\[52\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[53\] decoder.v(24) " "Inferred latch for \"decode_str\[53\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[54\] decoder.v(24) " "Inferred latch for \"decode_str\[54\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[55\] decoder.v(24) " "Inferred latch for \"decode_str\[55\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[56\] decoder.v(24) " "Inferred latch for \"decode_str\[56\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[57\] decoder.v(24) " "Inferred latch for \"decode_str\[57\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[58\] decoder.v(24) " "Inferred latch for \"decode_str\[58\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[59\] decoder.v(24) " "Inferred latch for \"decode_str\[59\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[60\] decoder.v(24) " "Inferred latch for \"decode_str\[60\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[61\] decoder.v(24) " "Inferred latch for \"decode_str\[61\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[62\] decoder.v(24) " "Inferred latch for \"decode_str\[62\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[63\] decoder.v(24) " "Inferred latch for \"decode_str\[63\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[64\] decoder.v(24) " "Inferred latch for \"decode_str\[64\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[65\] decoder.v(24) " "Inferred latch for \"decode_str\[65\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[66\] decoder.v(24) " "Inferred latch for \"decode_str\[66\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[67\] decoder.v(24) " "Inferred latch for \"decode_str\[67\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[68\] decoder.v(24) " "Inferred latch for \"decode_str\[68\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[69\] decoder.v(24) " "Inferred latch for \"decode_str\[69\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[70\] decoder.v(24) " "Inferred latch for \"decode_str\[70\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[71\] decoder.v(24) " "Inferred latch for \"decode_str\[71\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[72\] decoder.v(24) " "Inferred latch for \"decode_str\[72\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[73\] decoder.v(24) " "Inferred latch for \"decode_str\[73\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[74\] decoder.v(24) " "Inferred latch for \"decode_str\[74\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[75\] decoder.v(24) " "Inferred latch for \"decode_str\[75\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[76\] decoder.v(24) " "Inferred latch for \"decode_str\[76\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[77\] decoder.v(24) " "Inferred latch for \"decode_str\[77\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[78\] decoder.v(24) " "Inferred latch for \"decode_str\[78\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[79\] decoder.v(24) " "Inferred latch for \"decode_str\[79\]\" at decoder.v(24)" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224674 "|top|decoder:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst16 " "Elaborating entity \"controller\" for hierarchy \"controller:inst16\"" {  } { { "top.bdf" "inst16" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -392 464 672 -248 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224675 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(101) " "Verilog HDL Case Statement warning at controller.v(101): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(123) " "Verilog HDL Case Statement warning at controller.v(123): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(139) " "Verilog HDL Case Statement warning at controller.v(139): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode_str controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"decode_str\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_src controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"ALU_src\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_src controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"imm_src\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_ctrl controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): inferring latch(es) for variable \"ALU_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[0\] controller.v(25) " "Inferred latch for \"ALU_ctrl\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[1\] controller.v(25) " "Inferred latch for \"ALU_ctrl\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[2\] controller.v(25) " "Inferred latch for \"ALU_ctrl\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[3\] controller.v(25) " "Inferred latch for \"ALU_ctrl\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[0\] controller.v(25) " "Inferred latch for \"imm_src\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[1\] controller.v(25) " "Inferred latch for \"imm_src\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[2\] controller.v(25) " "Inferred latch for \"imm_src\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[3\] controller.v(25) " "Inferred latch for \"imm_src\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[4\] controller.v(25) " "Inferred latch for \"imm_src\[4\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[5\] controller.v(25) " "Inferred latch for \"imm_src\[5\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224677 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[6\] controller.v(25) " "Inferred latch for \"imm_src\[6\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[7\] controller.v(25) " "Inferred latch for \"imm_src\[7\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[8\] controller.v(25) " "Inferred latch for \"imm_src\[8\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[9\] controller.v(25) " "Inferred latch for \"imm_src\[9\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[10\] controller.v(25) " "Inferred latch for \"imm_src\[10\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[11\] controller.v(25) " "Inferred latch for \"imm_src\[11\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[12\] controller.v(25) " "Inferred latch for \"imm_src\[12\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[13\] controller.v(25) " "Inferred latch for \"imm_src\[13\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[14\] controller.v(25) " "Inferred latch for \"imm_src\[14\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[15\] controller.v(25) " "Inferred latch for \"imm_src\[15\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[16\] controller.v(25) " "Inferred latch for \"imm_src\[16\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[17\] controller.v(25) " "Inferred latch for \"imm_src\[17\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[18\] controller.v(25) " "Inferred latch for \"imm_src\[18\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[19\] controller.v(25) " "Inferred latch for \"imm_src\[19\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[20\] controller.v(25) " "Inferred latch for \"imm_src\[20\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[21\] controller.v(25) " "Inferred latch for \"imm_src\[21\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[22\] controller.v(25) " "Inferred latch for \"imm_src\[22\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[23\] controller.v(25) " "Inferred latch for \"imm_src\[23\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[24\] controller.v(25) " "Inferred latch for \"imm_src\[24\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[25\] controller.v(25) " "Inferred latch for \"imm_src\[25\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[26\] controller.v(25) " "Inferred latch for \"imm_src\[26\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[27\] controller.v(25) " "Inferred latch for \"imm_src\[27\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[28\] controller.v(25) " "Inferred latch for \"imm_src\[28\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[29\] controller.v(25) " "Inferred latch for \"imm_src\[29\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[30\] controller.v(25) " "Inferred latch for \"imm_src\[30\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_src\[31\] controller.v(25) " "Inferred latch for \"imm_src\[31\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_src controller.v(25) " "Inferred latch for \"ALU_src\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[0\] controller.v(25) " "Inferred latch for \"func3\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[1\] controller.v(25) " "Inferred latch for \"func3\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[2\] controller.v(25) " "Inferred latch for \"func3\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] controller.v(25) " "Inferred latch for \"opcode\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] controller.v(25) " "Inferred latch for \"opcode\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] controller.v(25) " "Inferred latch for \"opcode\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] controller.v(25) " "Inferred latch for \"opcode\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] controller.v(25) " "Inferred latch for \"opcode\[4\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] controller.v(25) " "Inferred latch for \"opcode\[5\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] controller.v(25) " "Inferred latch for \"opcode\[6\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[0\] controller.v(25) " "Inferred latch for \"decode_str\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[1\] controller.v(25) " "Inferred latch for \"decode_str\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[2\] controller.v(25) " "Inferred latch for \"decode_str\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[3\] controller.v(25) " "Inferred latch for \"decode_str\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[4\] controller.v(25) " "Inferred latch for \"decode_str\[4\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[5\] controller.v(25) " "Inferred latch for \"decode_str\[5\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[6\] controller.v(25) " "Inferred latch for \"decode_str\[6\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[7\] controller.v(25) " "Inferred latch for \"decode_str\[7\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[8\] controller.v(25) " "Inferred latch for \"decode_str\[8\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[9\] controller.v(25) " "Inferred latch for \"decode_str\[9\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[10\] controller.v(25) " "Inferred latch for \"decode_str\[10\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[11\] controller.v(25) " "Inferred latch for \"decode_str\[11\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[12\] controller.v(25) " "Inferred latch for \"decode_str\[12\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[13\] controller.v(25) " "Inferred latch for \"decode_str\[13\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[14\] controller.v(25) " "Inferred latch for \"decode_str\[14\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[15\] controller.v(25) " "Inferred latch for \"decode_str\[15\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[16\] controller.v(25) " "Inferred latch for \"decode_str\[16\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[17\] controller.v(25) " "Inferred latch for \"decode_str\[17\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[18\] controller.v(25) " "Inferred latch for \"decode_str\[18\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[19\] controller.v(25) " "Inferred latch for \"decode_str\[19\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[20\] controller.v(25) " "Inferred latch for \"decode_str\[20\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[21\] controller.v(25) " "Inferred latch for \"decode_str\[21\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[22\] controller.v(25) " "Inferred latch for \"decode_str\[22\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[23\] controller.v(25) " "Inferred latch for \"decode_str\[23\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224678 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[24\] controller.v(25) " "Inferred latch for \"decode_str\[24\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[25\] controller.v(25) " "Inferred latch for \"decode_str\[25\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[26\] controller.v(25) " "Inferred latch for \"decode_str\[26\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[27\] controller.v(25) " "Inferred latch for \"decode_str\[27\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[28\] controller.v(25) " "Inferred latch for \"decode_str\[28\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[29\] controller.v(25) " "Inferred latch for \"decode_str\[29\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[30\] controller.v(25) " "Inferred latch for \"decode_str\[30\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[31\] controller.v(25) " "Inferred latch for \"decode_str\[31\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[32\] controller.v(25) " "Inferred latch for \"decode_str\[32\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[33\] controller.v(25) " "Inferred latch for \"decode_str\[33\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[34\] controller.v(25) " "Inferred latch for \"decode_str\[34\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[35\] controller.v(25) " "Inferred latch for \"decode_str\[35\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[36\] controller.v(25) " "Inferred latch for \"decode_str\[36\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[37\] controller.v(25) " "Inferred latch for \"decode_str\[37\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[38\] controller.v(25) " "Inferred latch for \"decode_str\[38\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[39\] controller.v(25) " "Inferred latch for \"decode_str\[39\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[40\] controller.v(25) " "Inferred latch for \"decode_str\[40\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[41\] controller.v(25) " "Inferred latch for \"decode_str\[41\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[42\] controller.v(25) " "Inferred latch for \"decode_str\[42\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[43\] controller.v(25) " "Inferred latch for \"decode_str\[43\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[44\] controller.v(25) " "Inferred latch for \"decode_str\[44\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[45\] controller.v(25) " "Inferred latch for \"decode_str\[45\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[46\] controller.v(25) " "Inferred latch for \"decode_str\[46\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[47\] controller.v(25) " "Inferred latch for \"decode_str\[47\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[48\] controller.v(25) " "Inferred latch for \"decode_str\[48\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[49\] controller.v(25) " "Inferred latch for \"decode_str\[49\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[50\] controller.v(25) " "Inferred latch for \"decode_str\[50\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[51\] controller.v(25) " "Inferred latch for \"decode_str\[51\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[52\] controller.v(25) " "Inferred latch for \"decode_str\[52\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[53\] controller.v(25) " "Inferred latch for \"decode_str\[53\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[54\] controller.v(25) " "Inferred latch for \"decode_str\[54\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[55\] controller.v(25) " "Inferred latch for \"decode_str\[55\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[56\] controller.v(25) " "Inferred latch for \"decode_str\[56\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[57\] controller.v(25) " "Inferred latch for \"decode_str\[57\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[58\] controller.v(25) " "Inferred latch for \"decode_str\[58\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[59\] controller.v(25) " "Inferred latch for \"decode_str\[59\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[60\] controller.v(25) " "Inferred latch for \"decode_str\[60\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[61\] controller.v(25) " "Inferred latch for \"decode_str\[61\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[62\] controller.v(25) " "Inferred latch for \"decode_str\[62\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[63\] controller.v(25) " "Inferred latch for \"decode_str\[63\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[64\] controller.v(25) " "Inferred latch for \"decode_str\[64\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[65\] controller.v(25) " "Inferred latch for \"decode_str\[65\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[66\] controller.v(25) " "Inferred latch for \"decode_str\[66\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[67\] controller.v(25) " "Inferred latch for \"decode_str\[67\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[68\] controller.v(25) " "Inferred latch for \"decode_str\[68\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[69\] controller.v(25) " "Inferred latch for \"decode_str\[69\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[70\] controller.v(25) " "Inferred latch for \"decode_str\[70\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[71\] controller.v(25) " "Inferred latch for \"decode_str\[71\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[72\] controller.v(25) " "Inferred latch for \"decode_str\[72\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[73\] controller.v(25) " "Inferred latch for \"decode_str\[73\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[74\] controller.v(25) " "Inferred latch for \"decode_str\[74\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[75\] controller.v(25) " "Inferred latch for \"decode_str\[75\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[76\] controller.v(25) " "Inferred latch for \"decode_str\[76\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[77\] controller.v(25) " "Inferred latch for \"decode_str\[77\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[78\] controller.v(25) " "Inferred latch for \"decode_str\[78\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[79\] controller.v(25) " "Inferred latch for \"decode_str\[79\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224679 "|top|controller:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "top.bdf" "inst" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 152 1304 1416 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 152 1304 1416 240 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224683 ""}  } { { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 152 1304 1416 240 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731382224683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 152 1304 1416 240 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc BUSMUX:inst\|lpm_mux:\$00000\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:inst19 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 8 936 1184 216 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst3 " "Elaborating entity \"register\" for hierarchy \"register:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 40 448 744 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:inst7 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -24 2992 3224 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:inst26 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:inst26\"" {  } { { "top.bdf" "inst26" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 8 1632 1864 248 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731382224734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -112 1304 1504 0 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:inst13 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:inst13\"" {  } { { "top.bdf" "inst13" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 8 2088 2344 208 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:inst13\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "altsyncram_component" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:inst13\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Milestone_2/milestone_2a_load_data.mif " "Parameter \"init_file\" = \"./Milestone_2/milestone_2a_load_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731382224746 ""}  } { { "dataMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731382224746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sco2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sco2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sco2 " "Found entity 1: altsyncram_sco2" {  } { { "db/altsyncram_sco2.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_sco2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731382224780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382224780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sco2 dataMem:inst13\|altsyncram:altsyncram_component\|altsyncram_sco2:auto_generated " "Elaborating entity \"altsyncram_sco2\" for hierarchy \"dataMem:inst13\|altsyncram:altsyncram_component\|altsyncram_sco2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382224781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[6\] " "LATCH primitive \"decoder:inst12\|opcode\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[5\] " "LATCH primitive \"decoder:inst12\|opcode\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[4\] " "LATCH primitive \"decoder:inst12\|opcode\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[3\] " "LATCH primitive \"decoder:inst12\|opcode\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[2\] " "LATCH primitive \"decoder:inst12\|opcode\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[1\] " "LATCH primitive \"decoder:inst12\|opcode\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst12\|opcode\[0\] " "LATCH primitive \"decoder:inst12\|opcode\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/decoder.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731382225226 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Analysis & Synthesis" 0 -1 1731382225245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731382229767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1731382229880 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1731382229880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg " "Generated suppressed messages file /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382229920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731382230243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731382230243 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731382230367 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1731382230367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5472 " "Implemented 5472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731382230597 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731382230597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5287 " "Implemented 5287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731382230597 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731382230597 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731382230597 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1731382230597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731382230597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731382230620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 22:30:30 2024 " "Processing ended: Mon Nov 11 22:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731382230620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731382230620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731382230620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731382230620 ""}
