INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_triangle_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangle_16chl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_att_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_tri_for_7_series_iq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tri_for_7_series_iq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
