{
  "Top": "conv_test",
  "RtlTop": "conv_test",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-1lv-i"
  },
  "HlsSolution": {
    "Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline conv_ref\/conv_ref_label0 ",
      "set_directive_pipeline conv_ref\/conv_ref_label1 ",
      "set_directive_pipeline conv_ref\/conv_ref_label2 ",
      "set_directive_pipeline maxpooling\/maxpooling_label2 ",
      "set_directive_pipeline reluCBS2\/relu_label2 ",
      "set_directive_pipeline LRNCBS3\/LRN_label1 ",
      "set_directive_pipeline reluCBS3\/relu_label2 ",
      "set_directive_pipeline relu\/relu_label2 ",
      "set_directive_pipeline LRN\/LRN_label0 ",
      "set_directive_pipeline LRNCBS2\/LRN_label0 ",
      "set_directive_pipeline convCBS2\/convCBS2_label1 ",
      "set_directive_pipeline convCBS2\/conv_ref_label1 ",
      "set_directive_pipeline convCBS3\/convCBS3_label0 ",
      "set_directive_pipeline convCBS3\/conv_ref_label1 ",
      "set_directive_pipeline convCBS2\/convCBS2_label0 ",
      "set_directive_pipeline CBSELAN1\/convCBS3_label0 ",
      "set_directive_pipeline CBSInput_ELAN1\/convCBS3_label0 ",
      "set_directive_pipeline CBSInput_ELAN1\/CBSInput_ELAN1_label0 ",
      "set_directive_pipeline CBSInput_ELAN1\/CBSInput_ELAN1_label1 ",
      "set_directive_pipeline CBSELAN1\/CBSELAN1_label3 ",
      "set_directive_pipeline CBSELAN1\/CBSELAN1_label4 ",
      "set_directive_pipeline CBSELAN1\/CBSELAN1_label5 ",
      "set_directive_pipeline CBSELAN1\/conv_ref_label1 ",
      "set_directive_pipeline MaxPoolingMP1\/MaxPoolingMP1_label4 ",
      "set_directive_pipeline convMP1\/convMP1_label5 ",
      "set_directive_pipeline convMP1\/convMP1_label2 ",
      "set_directive_resource ELAN1 ",
      "set_directive_resource ELAN1 ",
      "set_directive_resource ELAN1 "
    ],
    "DirectiveInfo": [
      "pipeline conv_ref\/conv_ref_label0 {} {}",
      "pipeline conv_ref\/conv_ref_label1 {} {}",
      "pipeline conv_ref\/conv_ref_label2 {} {}",
      "pipeline maxpooling\/maxpooling_label2 {} {}",
      "pipeline reluCBS2\/relu_label2 {} {}",
      "pipeline LRNCBS3\/LRN_label1 {} {}",
      "pipeline reluCBS3\/relu_label2 {} {}",
      "pipeline relu\/relu_label2 {} {}",
      "pipeline LRN\/LRN_label0 {} {}",
      "pipeline LRNCBS2\/LRN_label0 {} {}",
      "pipeline convCBS2\/convCBS2_label1 {} {}",
      "pipeline convCBS2\/conv_ref_label1 {} {}",
      "pipeline convCBS3\/convCBS3_label0 {} {}",
      "pipeline convCBS3\/conv_ref_label1 {} {}",
      "pipeline convCBS2\/convCBS2_label0 {} {}",
      "pipeline CBSELAN1\/convCBS3_label0 {} {}",
      "pipeline CBSInput_ELAN1\/convCBS3_label0 {} {}",
      "pipeline CBSInput_ELAN1\/CBSInput_ELAN1_label0 {} {}",
      "pipeline CBSInput_ELAN1\/CBSInput_ELAN1_label1 {} {}",
      "pipeline CBSELAN1\/CBSELAN1_label3 {} {}",
      "pipeline CBSELAN1\/CBSELAN1_label4 {} {}",
      "pipeline CBSELAN1\/CBSELAN1_label5 {} {}",
      "pipeline CBSELAN1\/conv_ref_label1 {} {}",
      "pipeline MaxPoolingMP1\/MaxPoolingMP1_label4 {} {}",
      "pipeline convMP1\/convMP1_label5 {} {}",
      "pipeline convMP1\/convMP1_label2 {} {}",
      "resource ELAN1 {{variable positionBooleanTextRequiredoutput1} {core XPM_MEMORY} {uram positionBoolean0memory_style}} {}",
      "resource ELAN1 {{variable positionBooleanTextRequiredoutput2} {core XPM_MEMORY} {uram positionBoolean0memory_style}} {}",
      "resource ELAN1 {{variable positionBooleanTextRequiredoutput3} {core XPM_MEMORY} {uram positionBoolean0memory_style}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3179219",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_test",
    "Version": "1.0",
    "DisplayName": "Conv_test",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/reluCBS3.cpp",
      "..\/reluCBS2.cpp",
      "..\/relu.cpp",
      "..\/maxpooling.cpp",
      "..\/conv_test.cpp",
      "..\/conv_ref.cpp",
      "..\/convMP1.cpp",
      "..\/convCBS3.cpp",
      "..\/convCBS2.cpp",
      "..\/conv1_test.cpp",
      "..\/catELAN1.cpp",
      "..\/MaxPoolingMP1.cpp",
      "..\/MP1.cpp",
      "..\/LRNCBS3.cpp",
      "..\/LRNCBS2.cpp",
      "..\/LRN.cpp",
      "..\/ELAN1.cpp",
      "..\/CBSInput_ELAN1.cpp",
      "..\/CBSELAN1.cpp",
      "..\/CBS3.cpp",
      "..\/CBS2.cpp",
      "..\/CBS1.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv_test_image_pbkb.vhd",
      "impl\/vhdl\/padding_r_test.vhd",
      "impl\/vhdl\/conv_test.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_test_image_pbkb.v",
      "impl\/verilog\/padding_r_test.v",
      "impl\/verilog\/conv_test.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/DELL\/AppData\/Roaming\/Xilinx\/Vivado\/gp_project\/solution1\/.autopilot\/db\/conv_test.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "image_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "17"
        }}
    },
    "image_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "output_conv_address0": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "17"
        }}
    },
    "output_conv_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "output_conv_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "weights_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "weights_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "image_r_address0": {
      "dir": "out",
      "width": "17"
    },
    "image_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "image_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "weights_address0": {
      "dir": "out",
      "width": "4"
    },
    "weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_conv_address0": {
      "dir": "out",
      "width": "17"
    },
    "output_conv_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_conv_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_conv_d0": {
      "dir": "out",
      "width": "32"
    },
    "output_conv_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "image_r_q0": {
      "interfaceRef": "image_r_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "102400",
      "handshakeRef": "ap_none"
    },
    "weights_q0": {
      "interfaceRef": "weights_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "output_conv_d0": {
      "interfaceRef": "output_conv_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "102400",
      "handshakeRef": "ap_none"
    },
    "output_conv_q0": {
      "interfaceRef": "output_conv_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "102400",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv_test",
      "Instances": [{
          "ModuleName": "padding_r_test",
          "InstanceName": "grp_padding_r_test_fu_227"
        }]
    },
    "Metrics": {
      "padding_r_test": {
        "Latency": {
          "LatencyBest": "309770",
          "LatencyAvg": "309770",
          "LatencyWorst": "309770",
          "PipelineII": "309770",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.411"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "322",
            "Latency": "104328",
            "PipelineII": "",
            "PipelineDepth": "324",
            "Loops": [{
                "Name": "padding_r_label1",
                "TripCount": "322",
                "Latency": "322",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "320",
            "Latency": "205440",
            "PipelineII": "",
            "PipelineDepth": "642",
            "Loops": [{
                "Name": "padding_r_label0",
                "TripCount": "320",
                "Latency": "640",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }
        ],
        "Area": {
          "DSP48E": "0",
          "FF": "148",
          "LUT": "401",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "conv_test": {
        "Latency": {
          "LatencyBest": "3179219",
          "LatencyAvg": "3179219",
          "LatencyWorst": "3179219",
          "PipelineII": "3179220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.435"
        },
        "Loops": [
          {
            "Name": "memset_image_padded",
            "TripCount": "322",
            "Latency": "104005",
            "PipelineII": "",
            "PipelineDepth": "323",
            "Loops": [{
                "Name": "memset_image_padded",
                "TripCount": "322",
                "Latency": "321",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "320",
            "Latency": "2765440",
            "PipelineII": "",
            "PipelineDepth": "8642",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "320",
                "Latency": "8640",
                "PipelineII": "",
                "PipelineDepth": "27",
                "Loops": [{
                    "Name": "conv_ref_label2",
                    "TripCount": "3",
                    "Latency": "24",
                    "PipelineII": "",
                    "PipelineDepth": "8",
                    "Loops": [{
                        "Name": "conv_ref_label1",
                        "TripCount": "3",
                        "Latency": "6",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "186",
          "DSP48E": "3",
          "FF": "380",
          "LUT": "1099",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv_test",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-06-06 02:15:25 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
