INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Glint/Documents/Projects/DNNAccelerator/DNNAccelerator.srcs/sources_1/new/UARTReceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Glint/Documents/Projects/DNNAccelerator/DNNAccelerator.srcs/sources_1/new/UARTTransmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Glint/Documents/Projects/DNNAccelerator/DNNAccelerator.srcs/sim_1/new/UARTTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
