<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixii" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ALIGN_TO_RISING_EDGE_ONLY" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CHANNEL_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="DATA_ALIGN_ROLLOVER" TYPE="INTEGER" DEFAULT_VALUE="2" />
		<PARAMETER NAME="DPA_DEBUG" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ENABLE_DPA" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LOSE_LOCK_ON_ONE_CHANGE" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RESET_FIFO_AT_FIRST_LOCK" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_SERIAL_FEEDBACK_INPUT" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="X_ON_BITSLIP" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixii_lvds_receiver" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="bitslip" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="bitslipmax" TYPE="OUTPUT" />
		<PORT NAME="bitslipreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk0" TYPE="INPUT" />
		<PORT NAME="datain" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="CHANNEL_WIDTH" />
		<PORT NAME="dpahold" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpalock" TYPE="OUTPUT" />
		<PORT NAME="dpareset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpaswitch" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="enable0" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="fiforeset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="postdpaserialdataout" TYPE="OUTPUT" />
		<PORT NAME="serialdataout" TYPE="OUTPUT" />
		<PORT NAME="serialfbk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
