{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654995139491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654995139497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 21:52:19 2022 " "Processing started: Sat Jun 11 21:52:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654995139497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995139497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995139497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654995139885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654995139886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaestados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquinaEstados-main " "Found design unit 1: maquinaEstados-main" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654995146641 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654995146641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaEstados " "Elaborating entity \"MaquinaEstados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654995146667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "preco MaquinaEstados.vhd(21) " "Verilog HDL or VHDL warning at MaquinaEstados.vhd(21): object \"preco\" assigned a value but never read" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654995146669 "|MaquinaEstados"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Display3 MaquinaEstados.vhd(18) " "VHDL Process Statement warning at MaquinaEstados.vhd(18): inferring latch(es) for signal or variable \"Display3\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654995146671 "|MaquinaEstados"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Display2 MaquinaEstados.vhd(18) " "VHDL Process Statement warning at MaquinaEstados.vhd(18): inferring latch(es) for signal or variable \"Display2\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654995146671 "|MaquinaEstados"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Display1 MaquinaEstados.vhd(18) " "VHDL Process Statement warning at MaquinaEstados.vhd(18): inferring latch(es) for signal or variable \"Display1\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654995146671 "|MaquinaEstados"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Display4 MaquinaEstados.vhd(18) " "VHDL Process Statement warning at MaquinaEstados.vhd(18): inferring latch(es) for signal or variable \"Display4\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654995146671 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[0\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[0\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[1\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[1\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[2\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[2\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[3\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[3\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[4\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[4\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[5\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[5\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display4\[6\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display4\[6\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[0\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[0\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[1\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[1\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[2\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[2\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[3\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[3\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[4\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[4\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[5\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[5\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display1\[6\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display1\[6\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[0\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[0\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[1\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[1\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146673 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[2\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[2\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[3\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[3\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[4\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[4\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[5\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[5\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display2\[6\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display2\[6\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[0\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[0\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[1\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[1\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[2\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[2\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[3\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[3\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[4\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[4\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[5\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[5\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Display3\[6\] MaquinaEstados.vhd(18) " "Inferred latch for \"Display3\[6\]\" at MaquinaEstados.vhd(18)" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995146674 "|MaquinaEstados"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[0\]\$latch " "LATCH primitive \"Display4\[0\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[1\]\$latch " "LATCH primitive \"Display4\[1\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[2\]\$latch " "LATCH primitive \"Display4\[2\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[3\]\$latch " "LATCH primitive \"Display4\[3\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[4\]\$latch " "LATCH primitive \"Display4\[4\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[5\]\$latch " "LATCH primitive \"Display4\[5\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Display4\[6\]\$latch " "LATCH primitive \"Display4\[6\]\$latch\" is permanently enabled" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654995146842 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display1\[4\]\$latch Display1\[1\]\$latch " "Duplicate LATCH primitive \"Display1\[4\]\$latch\" merged with LATCH primitive \"Display1\[1\]\$latch\"" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654995146990 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display2\[5\]\$latch Display1\[1\]\$latch " "Duplicate LATCH primitive \"Display2\[5\]\$latch\" merged with LATCH primitive \"Display1\[1\]\$latch\"" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654995146990 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display1\[5\]\$latch Display1\[2\]\$latch " "Duplicate LATCH primitive \"Display1\[5\]\$latch\" merged with LATCH primitive \"Display1\[2\]\$latch\"" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654995146990 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display3\[3\]\$latch Display3\[0\]\$latch " "Duplicate LATCH primitive \"Display3\[3\]\$latch\" merged with LATCH primitive \"Display3\[0\]\$latch\"" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654995146990 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display1\[1\]\$latch " "Latch Display1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display1\[2\]\$latch " "Latch Display1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display1\[6\]\$latch " "Latch Display1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display2\[1\]\$latch " "Latch Display2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display2\[2\]\$latch " "Latch Display2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display2\[3\]\$latch " "Latch Display2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display2\[4\]\$latch " "Latch Display2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146990 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display2\[6\]\$latch " "Latch Display2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[0\]\$latch " "Latch Display3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[1\]\$latch " "Latch Display3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[2\]\$latch " "Latch Display3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[4\]\$latch " "Latch Display3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[5\]\$latch " "Latch Display3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display3\[6\]\$latch " "Latch Display3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moedas\[9\] " "Ports D and ENA on the latch are fed by the same signal moedas\[9\]" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654995146991 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654995146991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display1\[0\] GND " "Pin \"Display1\[0\]\" is stuck at GND" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654995147082 "|maquinaEstados|Display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display1\[3\] GND " "Pin \"Display1\[3\]\" is stuck at GND" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654995147082 "|maquinaEstados|Display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[0\] GND " "Pin \"Display2\[0\]\" is stuck at GND" {  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654995147082 "|maquinaEstados|Display2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654995147082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654995147131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654995147558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654995147558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654995147584 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654995147584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654995147584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654995147584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654995147600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 21:52:27 2022 " "Processing ended: Sat Jun 11 21:52:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654995147600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654995147600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654995147600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654995147600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654995148747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654995148753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 21:52:28 2022 " "Processing started: Sat Jun 11 21:52:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654995148753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654995148753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MaquinaEstados -c MaquinaEstados " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MaquinaEstados -c MaquinaEstados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654995148754 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654995148849 ""}
{ "Info" "0" "" "Project  = MaquinaEstados" {  } {  } 0 0 "Project  = MaquinaEstados" 0 0 "Fitter" 0 0 1654995148850 ""}
{ "Info" "0" "" "Revision = MaquinaEstados" {  } {  } 0 0 "Revision = MaquinaEstados" 0 0 "Fitter" 0 0 1654995148850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654995148921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654995148921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MaquinaEstados 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MaquinaEstados\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654995148928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654995148959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654995148959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654995149120 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654995149126 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654995149197 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654995149197 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654995149199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654995149199 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654995149199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654995149199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654995149199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654995149199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654995149200 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654995149756 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MaquinaEstados.sdc " "Synopsys Design Constraints File file not found: 'MaquinaEstados.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654995149756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654995149756 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~0  from: dataa  to: combout " "Cell: Add13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~12  from: cin  to: combout " "Cell: Add13~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: cin  to: combout " "Cell: Add13~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: datab  to: combout " "Cell: Add13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: cin  to: combout " "Cell: Add13~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: dataa  to: combout " "Cell: Add13~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: cin  to: combout " "Cell: Add13~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: dataa  to: combout " "Cell: Add13~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: cin  to: combout " "Cell: Add13~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: dataa  to: combout " "Cell: Add13~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add4~1  from: dataa  to: combout " "Cell: Add4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~0  from: datab  to: combout " "Cell: Add6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~2  from: datab  to: combout " "Cell: Add6~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: datab  to: combout " "Cell: Add8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: datad  to: combout " "Cell: Add8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~0  from: datad  to: combout " "Cell: Add9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datab  to: combout " "Cell: Add9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datad  to: combout " "Cell: Add9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datab  to: combout " "Cell: Add9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datac  to: combout " "Cell: Add9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datad  to: combout " "Cell: Add9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~3  from: datab  to: combout " "Cell: Add9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~6  from: datac  to: combout " "Cell: Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal4~0  from: datab  to: combout " "Cell: Equal4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~10  from: datac  to: combout " "Cell: WideNor0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: datab  to: combout " "Cell: WideNor0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: datac  to: combout " "Cell: WideNor0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: dataa  to: combout " "Cell: WideNor0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datac  to: combout " "Cell: WideNor0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[0\]~7  from: datad  to: combout " "Cell: dinheiro_total\[0\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[1\]~9  from: datad  to: combout " "Cell: dinheiro_total\[1\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[2\]~8  from: datad  to: combout " "Cell: dinheiro_total\[2\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: datac  to: combout " "Cell: dinheiro_total\[31\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: datad  to: combout " "Cell: dinheiro_total\[31\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[3\]~6  from: datad  to: combout " "Cell: dinheiro_total\[3\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[4\]~5  from: datad  to: combout " "Cell: dinheiro_total\[4\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995149758 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654995149758 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654995149759 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1654995149759 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654995149759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0~9  " "Automatically promoted node WideNor0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654995149767 ""}  } { { "MaquinaEstados.vhd" "" { Text "D:/quartus atividades/maquinade/MaquinaEstados.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus atividades/maquinade/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654995149767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654995150086 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654995150086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654995150087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654995150087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654995150087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654995150087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654995150087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654995150088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654995150088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654995150088 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654995150088 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654995150137 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654995150140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654995151194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654995151250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654995151270 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654995152276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654995152276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654995152676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/quartus atividades/maquinade/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654995153995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654995153995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654995155949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654995155949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654995155950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654995156308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654995156315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654995156566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654995156567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654995156939 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654995157705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus atividades/maquinade/output_files/MaquinaEstados.fit.smsg " "Generated suppressed messages file D:/quartus atividades/maquinade/output_files/MaquinaEstados.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654995157943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5780 " "Peak virtual memory: 5780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654995158284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 21:52:38 2022 " "Processing ended: Sat Jun 11 21:52:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654995158284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654995158284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654995158284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654995158284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654995159257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654995159263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 21:52:39 2022 " "Processing started: Sat Jun 11 21:52:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654995159263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654995159263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MaquinaEstados -c MaquinaEstados " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MaquinaEstados -c MaquinaEstados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654995159263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654995159516 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654995160860 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654995160990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654995161765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 21:52:41 2022 " "Processing ended: Sat Jun 11 21:52:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654995161765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654995161765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654995161765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654995161765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654995162373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654995162875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654995162882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 21:52:42 2022 " "Processing started: Sat Jun 11 21:52:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654995162882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654995162882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MaquinaEstados -c MaquinaEstados " "Command: quartus_sta MaquinaEstados -c MaquinaEstados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654995162882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654995162984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654995163090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654995163090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163123 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654995163316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MaquinaEstados.sdc " "Synopsys Design Constraints File file not found: 'MaquinaEstados.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654995163325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name moedas\[0\] moedas\[0\] " "create_clock -period 1.000 -name moedas\[0\] moedas\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654995163326 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654995163326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~0  from: datab  to: combout " "Cell: Add13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~12  from: cin  to: combout " "Cell: Add13~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: cin  to: combout " "Cell: Add13~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: dataa  to: combout " "Cell: Add13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: cin  to: combout " "Cell: Add13~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: datab  to: combout " "Cell: Add13~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: cin  to: combout " "Cell: Add13~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: dataa  to: combout " "Cell: Add13~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: cin  to: combout " "Cell: Add13~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: datab  to: combout " "Cell: Add13~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add4~1  from: datad  to: combout " "Cell: Add4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~0  from: datad  to: combout " "Cell: Add6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~2  from: datad  to: combout " "Cell: Add6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: dataa  to: combout " "Cell: Add8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: datad  to: combout " "Cell: Add8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~0  from: datad  to: combout " "Cell: Add9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datab  to: combout " "Cell: Add9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datac  to: combout " "Cell: Add9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: dataa  to: combout " "Cell: Add9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datac  to: combout " "Cell: Add9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datad  to: combout " "Cell: Add9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~3  from: datad  to: combout " "Cell: Add9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~6  from: dataa  to: combout " "Cell: Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal4~0  from: datac  to: combout " "Cell: Equal4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~10  from: datab  to: combout " "Cell: WideNor0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: dataa  to: combout " "Cell: WideNor0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: datab  to: combout " "Cell: WideNor0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datab  to: combout " "Cell: WideNor0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datac  to: combout " "Cell: WideNor0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[0\]~7  from: datac  to: combout " "Cell: dinheiro_total\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[1\]~9  from: datac  to: combout " "Cell: dinheiro_total\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[2\]~8  from: datad  to: combout " "Cell: dinheiro_total\[2\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout " "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: datac  to: combout " "Cell: dinheiro_total\[31\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[3\]~6  from: datac  to: combout " "Cell: dinheiro_total\[3\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[4\]~5  from: datab  to: combout " "Cell: dinheiro_total\[4\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163327 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654995163327 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654995163328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654995163328 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654995163328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654995163335 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1654995163339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654995163340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.572 " "Worst-case setup slack is -13.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.572            -173.767 moedas\[0\]  " "  -13.572            -173.767 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.336 " "Worst-case hold slack is 1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 moedas\[0\]  " "    1.336               0.000 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995163349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995163351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.070 " "Worst-case minimum pulse width slack is -5.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.070           -1163.202 moedas\[0\]  " "   -5.070           -1163.202 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654995163361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654995163377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654995163774 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~0  from: datab  to: combout " "Cell: Add13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~12  from: cin  to: combout " "Cell: Add13~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: cin  to: combout " "Cell: Add13~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: dataa  to: combout " "Cell: Add13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: cin  to: combout " "Cell: Add13~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: datab  to: combout " "Cell: Add13~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: cin  to: combout " "Cell: Add13~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: dataa  to: combout " "Cell: Add13~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: cin  to: combout " "Cell: Add13~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: datab  to: combout " "Cell: Add13~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add4~1  from: datad  to: combout " "Cell: Add4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~0  from: datad  to: combout " "Cell: Add6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~2  from: datad  to: combout " "Cell: Add6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: dataa  to: combout " "Cell: Add8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: datad  to: combout " "Cell: Add8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~0  from: datad  to: combout " "Cell: Add9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datab  to: combout " "Cell: Add9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datac  to: combout " "Cell: Add9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: dataa  to: combout " "Cell: Add9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datac  to: combout " "Cell: Add9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datad  to: combout " "Cell: Add9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~3  from: datad  to: combout " "Cell: Add9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~6  from: dataa  to: combout " "Cell: Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal4~0  from: datac  to: combout " "Cell: Equal4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~10  from: datab  to: combout " "Cell: WideNor0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: dataa  to: combout " "Cell: WideNor0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: datab  to: combout " "Cell: WideNor0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datab  to: combout " "Cell: WideNor0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datac  to: combout " "Cell: WideNor0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[0\]~7  from: datac  to: combout " "Cell: dinheiro_total\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[1\]~9  from: datac  to: combout " "Cell: dinheiro_total\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[2\]~8  from: datad  to: combout " "Cell: dinheiro_total\[2\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout " "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: datac  to: combout " "Cell: dinheiro_total\[31\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[3\]~6  from: datac  to: combout " "Cell: dinheiro_total\[3\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[4\]~5  from: datab  to: combout " "Cell: dinheiro_total\[4\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163823 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654995163823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654995163824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654995163829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.590 " "Worst-case setup slack is -12.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.590            -160.394 moedas\[0\]  " "  -12.590            -160.394 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.273 " "Worst-case hold slack is 1.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 moedas\[0\]  " "    1.273               0.000 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995163839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995163841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.563 " "Worst-case minimum pulse width slack is -4.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.563           -1045.323 moedas\[0\]  " "   -4.563           -1045.323 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163844 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654995163854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~0  from: datab  to: combout " "Cell: Add13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~12  from: cin  to: combout " "Cell: Add13~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: cin  to: combout " "Cell: Add13~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~2  from: dataa  to: combout " "Cell: Add13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: cin  to: combout " "Cell: Add13~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~4  from: datab  to: combout " "Cell: Add13~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: cin  to: combout " "Cell: Add13~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~6  from: dataa  to: combout " "Cell: Add13~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: cin  to: combout " "Cell: Add13~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add13~8  from: datab  to: combout " "Cell: Add13~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add4~1  from: datad  to: combout " "Cell: Add4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~0  from: datad  to: combout " "Cell: Add6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~2  from: datad  to: combout " "Cell: Add6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: dataa  to: combout " "Cell: Add8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add8~0  from: datad  to: combout " "Cell: Add8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~0  from: datad  to: combout " "Cell: Add9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datab  to: combout " "Cell: Add9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: datac  to: combout " "Cell: Add9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: dataa  to: combout " "Cell: Add9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datac  to: combout " "Cell: Add9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~2  from: datad  to: combout " "Cell: Add9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~3  from: datad  to: combout " "Cell: Add9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~6  from: dataa  to: combout " "Cell: Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal4~0  from: datac  to: combout " "Cell: Equal4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~10  from: datab  to: combout " "Cell: WideNor0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: dataa  to: combout " "Cell: WideNor0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~4  from: datab  to: combout " "Cell: WideNor0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datab  to: combout " "Cell: WideNor0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0~7  from: datac  to: combout " "Cell: WideNor0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[0\]~7  from: datac  to: combout " "Cell: dinheiro_total\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[1\]~9  from: datac  to: combout " "Cell: dinheiro_total\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[2\]~8  from: datad  to: combout " "Cell: dinheiro_total\[2\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout " "Cell: dinheiro_total\[31\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[31\]~3  from: datac  to: combout " "Cell: dinheiro_total\[31\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[3\]~6  from: datac  to: combout " "Cell: dinheiro_total\[3\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dinheiro_total\[4\]~5  from: datab  to: combout " "Cell: dinheiro_total\[4\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654995163995 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654995163995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654995163996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654995163997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.397 " "Worst-case setup slack is -6.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397             -82.023 moedas\[0\]  " "   -6.397             -82.023 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995163998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995163998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.968 " "Worst-case hold slack is 0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 moedas\[0\]  " "    0.968               0.000 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995164002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995164004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654995164008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -358.300 moedas\[0\]  " "   -3.000            -358.300 moedas\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654995164010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654995164010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654995164690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654995164691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654995164733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 21:52:44 2022 " "Processing ended: Sat Jun 11 21:52:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654995164733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654995164733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654995164733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654995164733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654995165368 ""}
