{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757708679121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757708679122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 01:54:39 2025 " "Processing started: Sat Sep 13 01:54:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757708679122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708679122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708679122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757708679332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757708679332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sram_infer.v(53) " "Verilog HDL information at sram_infer.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/sram_infer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram_infer.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757708685440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram_infer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sram_infer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_infer " "Found entity 1: sram_infer" {  } { { "src/sram_infer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram_infer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_init.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/mem_init.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "src/uart_wrap.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tang_nano_9k_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tang_nano_9k_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 tang_leds " "Found entity 1: tang_leds" {  } { { "src/tang_nano_9k_leds.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/tang_nano_9k_leds.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpleuart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/simpleuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleuart " "Found entity 1: simpleuart" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_control " "Found entity 1: reset_control" {  } { { "src/reset.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/reset.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685447 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(331)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685448 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(402)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1038) " "Verilog HDL warning at picorv32.v(1038): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1038 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1119) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1119)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1250) " "Verilog HDL warning at picorv32.v(1250): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1267) " "Verilog HDL warning at picorv32.v(1267): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1311) " "Verilog HDL warning at picorv32.v(1311): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1314) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1314)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1349) " "Verilog HDL warning at picorv32.v(1349): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1404) " "Verilog HDL warning at picorv32.v(1404): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1405) " "Verilog HDL warning at picorv32.v(1405): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1417) " "Verilog HDL warning at picorv32.v(1417): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1418) " "Verilog HDL warning at picorv32.v(1418): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1436) " "Verilog HDL warning at picorv32.v(1436): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1437) " "Verilog HDL warning at picorv32.v(1437): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1440) " "Verilog HDL warning at picorv32.v(1440): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1455) " "Verilog HDL warning at picorv32.v(1455): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1497) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1497)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1497 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1580) " "Verilog HDL warning at picorv32.v(1580): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1583) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1583)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685451 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1735) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1735)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1735 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1766) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1766)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1974) " "Verilog HDL warning at picorv32.v(1974): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1402) " "Verilog HDL information at picorv32.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757708685452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2467) " "Verilog HDL warning at picorv32.v(2467): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757708685453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/countdown_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/countdown_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_timer " "Found entity 1: countdown_timer" {  } { { "src/countdown_timer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/countdown_timer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757708685455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_valid top.v(194) " "Verilog HDL Implicit Net warning at top.v(194): created implicit net for \"mem_valid\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_instr top.v(195) " "Verilog HDL Implicit Net warning at top.v(195): created implicit net for \"mem_instr\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757708685506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_control reset_control:reset_controller " "Elaborating entity \"reset_control\" for hierarchy \"reset_control:reset_controller\"" {  } { { "src/top.v" "reset_controller" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrap uart_wrap:uart " "Elaborating entity \"uart_wrap\" for hierarchy \"uart_wrap:uart\"" {  } { { "src/top.v" "uart" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleuart uart_wrap:uart\|simpleuart:uart " "Elaborating entity \"simpleuart\" for hierarchy \"uart_wrap:uart\|simpleuart:uart\"" {  } { { "src/uart_wrap.v" "uart" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(99) " "Verilog HDL assignment warning at simpleuart.v(99): truncated value with size 32 to match size of target (4)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685512 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(114) " "Verilog HDL assignment warning at simpleuart.v(114): truncated value with size 32 to match size of target (10)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685512 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(120) " "Verilog HDL assignment warning at simpleuart.v(120): truncated value with size 32 to match size of target (10)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685512 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(132) " "Verilog HDL assignment warning at simpleuart.v(132): truncated value with size 32 to match size of target (4)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685512 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_timer countdown_timer:cdt " "Elaborating entity \"countdown_timer\" for hierarchy \"countdown_timer:cdt\"" {  } { { "src/top.v" "cdt" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tang_leds tang_leds:soc_leds " "Elaborating entity \"tang_leds\" for hierarchy \"tang_leds:soc_leds\"" {  } { { "src/top.v" "soc_leds" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:cpu " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:cpu\"" {  } { { "src/top.v" "cpu" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757708685521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs1val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs2val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(699) " "Verilog HDL or VHDL warning at picorv32.v(699): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(769) " "Verilog HDL or VHDL warning at picorv32.v(769): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1184) " "Verilog HDL or VHDL warning at picorv32.v(1184): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(890) " "Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1250) " "Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1252) " "Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1252 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1252) " "Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1252 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1269) " "Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1269 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1269) " "Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1269 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1315) " "Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1315 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1315) " "Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1349) " "Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1404) " "Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1498) " "Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1498 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1546) " "Verilog HDL assignment warning at picorv32.v(1546): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1628) " "Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1628 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1628) " "Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1628 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1731) " "Verilog HDL assignment warning at picorv32.v(1731): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1761) " "Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1837) " "Verilog HDL warning at picorv32.v(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1837 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1837) " "Verilog HDL Case Statement warning at picorv32.v(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1837 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1842) " "Verilog HDL assignment warning at picorv32.v(1842): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1845) " "Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1845 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1845) " "Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1845 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1850) " "Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1860) " "Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1860 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685531 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1860) " "Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1860 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1885) " "Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1885 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1885) " "Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1885 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1902) " "Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1902 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1902) " "Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1902 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.v(111) " "Output port \"pcpi_insn\" at picorv32.v(111) has no driver" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757708685532 "|top|picorv32:cpu"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memory sram " "Node instance \"memory\" instantiates undefined entity \"sram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "src/top.v" "memory" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1757708685532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg " "Generated suppressed messages file D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685567 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 80 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757708685600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 13 01:54:45 2025 " "Processing ended: Sat Sep 13 01:54:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757708685600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757708685600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757708685600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757708685600 ""}
