HDL language for the peripheral (top level) design unit SSP_PMT_Input is vhdl
...
WARNING:MDT - Project file
   C:\edk_user_repository\MyProcessorIPLib\pcores/SSP_PMT_Input.prj already
   exists, will be overwrite and removed afterward ...
INFO:MDT - Create temparary xst project file:
   C:\edk_user_repository\MyProcessorIPLib\pcores/SSP_PMT_Input.prj
Compiling vhdl file
"D:/Data/Xilinx/sysgen/SSP/ssp_proto/V2_2/VHDL/stage/TRI_EN.vhd" in Library
SSP_PMT_Input_v1_00_a.
Entity <TRI_EN> compiled.
Entity <TRI_EN> (Architecture <BEHAVIOR>) compiled.
Compiling vhdl file
"D:/Data/Xilinx/sysgen/SSP/ssp_proto/V2_2/VHDL/stage/BitClk.vhd" in Library
SSP_PMT_Input_v1_00_a.
Entity <BitClk> compiled.
Entity <BitClk> (Architecture <BEHAVIOR>) compiled.
Compiling vhdl file
"D:/Data/Xilinx/sysgen/SSP/ssp_proto/V2_2/VHDL/stage/SSP_PMT_Input.vhd" in
Library SSP_PMT_Input_v1_00_a.
Entity <SSP_PMT_Input> compiled.
Entity <SSP_PMT_Input> (Architecture <BEHAVIOR>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   C:\edk_user_repository\MyProcessorIPLib\pcores\SSP_PMT_Input.prj : 13
Copying file TRI_EN.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/
...
Copying file BitClk.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/
...
Copying file SSP_PMT_Input.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/
...

Simulation Library Compilation Wizard Xilinx EDK 9.2.02 Build EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


-- Scanning repositories                    1  % complete,   0 errors
-- Collecting HDL files                     5  % complete,   0 errors
-- HDL files collected for 20 pcores        18 % complete,   0 errors
-- HDL files collected for 22 pcores        20 % complete,   0 errors
-- Compiling pcores                         20 % complete,   0 errors
-- Compiling SSP_PMT_Input_v1_00_a          99 % complete,   0 errors
-- Compilation completed, no errors.        100% complete,   0 errors
See
C:/edk_user_repository/MyProcessorIPLib/pcores//SSP_PMT_Input_v1_00_a/devl/compe
dklib.log for execution log.
ISim simulation model generated successfully...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\edk_user_repository\MyProcessorIPLib\pcores\SSP_PMT_Input_v1_00_a.

Summary:

  Logical library     : SSP_PMT_Input_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : None

The following sub-directories will be created:

  - SSP_PMT_Input_v1_00_a\data
  - SSP_PMT_Input_v1_00_a\hdl
  - SSP_PMT_Input_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the
ssp_pmt_input_v1_00_a\hdl\vhdl directory:

  - TRI_EN.vhd
  - BitClk.vhd
  - SSP_PMT_Input.vhd

The following files will be created under the SSP_PMT_Input_v1_00_a\data
directory:

  - SSP_PMT_Input_v2_1_0.mpd
  - SSP_PMT_Input_v2_1_0.pao


