JDF B
// Created by Version 2.0 
PROJECT deca2
DESIGN untitled Normal
DEVKIT LC4256ZE-7TN144C
ENTRY Pure VHDL
MODULE top_deca0.vhd
MODSTYLE top_deca0 Normal
MODULE package_deca0.vhd
MODSTYLE package_deca0 Normal
MODULE deca.vhd
MODSTYLE deca Normal
MODULE osc00.vhd
MODSTYLE osc00 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE top_deca0
