#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e4d03e8b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e4d03ea240 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_000001e4d03e9270 .functor NOT 1, L_000001e4d03ea970, C4<0>, C4<0>, C4<0>;
L_000001e4d03e9c10 .functor XOR 2, L_000001e4d03ef2a0, L_000001e4d03ea6f0, C4<00>, C4<00>;
L_000001e4d03e9900 .functor XOR 2, L_000001e4d03e9c10, L_000001e4d03ea790, C4<00>, C4<00>;
v000001e4d03edd60_0 .net *"_ivl_10", 1 0, L_000001e4d03ea790;  1 drivers
v000001e4d03eea80_0 .net *"_ivl_12", 1 0, L_000001e4d03e9900;  1 drivers
v000001e4d03ef980_0 .net *"_ivl_2", 1 0, L_000001e4d03ef200;  1 drivers
v000001e4d03ede00_0 .net *"_ivl_4", 1 0, L_000001e4d03ef2a0;  1 drivers
v000001e4d03edfe0_0 .net *"_ivl_6", 1 0, L_000001e4d03ea6f0;  1 drivers
v000001e4d03edf40_0 .net *"_ivl_8", 1 0, L_000001e4d03e9c10;  1 drivers
v000001e4d03ef8e0_0 .net "a", 0 0, v000001e4d03ee1c0_0;  1 drivers
v000001e4d03ef160_0 .net "b", 0 0, v000001e4d03ee440_0;  1 drivers
v000001e4d03edea0_0 .var "clk", 0 0;
v000001e4d03ee080_0 .net "q_dut", 0 0, v000001e4d03ee260_0;  1 drivers
v000001e4d03ee6c0_0 .net "q_ref", 0 0, L_000001e4d03e8da0;  1 drivers
v000001e4d03ee120_0 .net "state_dut", 0 0, L_000001e4d03e8e10;  1 drivers
v000001e4d03ee760_0 .net "state_ref", 0 0, L_000001e4d03e9120;  1 drivers
v000001e4d03eee40_0 .var/2u "stats1", 223 0;
v000001e4d03ee8a0_0 .var/2u "strobe", 0 0;
v000001e4d03ee940_0 .net "tb_match", 0 0, L_000001e4d03ea970;  1 drivers
v000001e4d03eebc0_0 .net "tb_mismatch", 0 0, L_000001e4d03e9270;  1 drivers
v000001e4d03eeda0_0 .net "wavedrom_enable", 0 0, v000001e4d03efac0_0;  1 drivers
v000001e4d03ef0c0_0 .net "wavedrom_title", 511 0, v000001e4d03eeb20_0;  1 drivers
L_000001e4d03ef200 .concat [ 1 1 0 0], L_000001e4d03e9120, L_000001e4d03e8da0;
L_000001e4d03ef2a0 .concat [ 1 1 0 0], L_000001e4d03e9120, L_000001e4d03e8da0;
L_000001e4d03ea6f0 .concat [ 1 1 0 0], L_000001e4d03e8e10, v000001e4d03ee260_0;
L_000001e4d03ea790 .concat [ 1 1 0 0], L_000001e4d03e9120, L_000001e4d03e8da0;
L_000001e4d03ea970 .cmp/eeq 2, L_000001e4d03ef200, L_000001e4d03e9900;
S_000001e4d03f45f0 .scope module, "good1" "RefModule" 3 100, 4 2 0, S_000001e4d03ea240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_000001e4d03e92e0 .functor XOR 1, v000001e4d03ee1c0_0, v000001e4d03ee440_0, C4<0>, C4<0>;
L_000001e4d03e8da0 .functor XOR 1, L_000001e4d03e92e0, v000001e4d03ef340_0, C4<0>, C4<0>;
L_000001e4d03e9120 .functor BUFZ 1, v000001e4d03ef340_0, C4<0>, C4<0>, C4<0>;
v000001e4d03efa20_0 .net *"_ivl_0", 0 0, L_000001e4d03e92e0;  1 drivers
v000001e4d03ef840_0 .net "a", 0 0, v000001e4d03ee1c0_0;  alias, 1 drivers
v000001e4d03eef80_0 .net "b", 0 0, v000001e4d03ee440_0;  alias, 1 drivers
v000001e4d03ef340_0 .var "c", 0 0;
v000001e4d03ef520_0 .net "clk", 0 0, v000001e4d03edea0_0;  1 drivers
v000001e4d03efb60_0 .net "q", 0 0, L_000001e4d03e8da0;  alias, 1 drivers
v000001e4d03ee9e0_0 .net "state", 0 0, L_000001e4d03e9120;  alias, 1 drivers
E_000001e4d0411fe0 .event posedge, v000001e4d03ef520_0;
S_000001e4d03f4780 .scope module, "stim1" "stimulus_gen" 3 95, 3 6 0, S_000001e4d03ea240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001e4d03ee1c0_0 .var "a", 0 0;
v000001e4d03ee440_0 .var "b", 0 0;
v000001e4d03ee3a0_0 .net "clk", 0 0, v000001e4d03edea0_0;  alias, 1 drivers
v000001e4d03efac0_0 .var "wavedrom_enable", 0 0;
v000001e4d03eeb20_0 .var "wavedrom_title", 511 0;
E_000001e4d04124a0/0 .event negedge, v000001e4d03ef520_0;
E_000001e4d04124a0/1 .event posedge, v000001e4d03ef520_0;
E_000001e4d04124a0 .event/or E_000001e4d04124a0/0, E_000001e4d04124a0/1;
E_000001e4d0411e60 .event negedge, v000001e4d03ef520_0;
S_000001e4d03f6a50 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000001e4d03f4780;
 .timescale -12 -12;
v000001e4d03ef3e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001e4d03f6be0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000001e4d03f4780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001e4d03f6d70 .scope module, "top_module1" "TopModule" 3 107, 5 3 0, S_000001e4d03ea240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_000001e4d03e9660 .functor NOT 1, v000001e4d03ee440_0, C4<0>, C4<0>, C4<0>;
L_000001e4d03e9890 .functor AND 1, v000001e4d03ee1c0_0, L_000001e4d03e9660, C4<1>, C4<1>;
L_000001e4d03e9350 .functor NOT 1, v000001e4d03ee1c0_0, C4<0>, C4<0>, C4<0>;
L_000001e4d03e96d0 .functor AND 1, L_000001e4d03e9350, v000001e4d03ee440_0, C4<1>, C4<1>;
L_000001e4d03e9970 .functor OR 1, L_000001e4d03e9890, L_000001e4d03e96d0, C4<0>, C4<0>;
L_000001e4d03e8e10 .functor BUFZ 1, v000001e4d03ee260_0, C4<0>, C4<0>, C4<0>;
v000001e4d03ee620_0 .net *"_ivl_0", 0 0, L_000001e4d03e9660;  1 drivers
v000001e4d03ee800_0 .net *"_ivl_2", 0 0, L_000001e4d03e9890;  1 drivers
v000001e4d03efc00_0 .net *"_ivl_4", 0 0, L_000001e4d03e9350;  1 drivers
v000001e4d03ee4e0_0 .net *"_ivl_6", 0 0, L_000001e4d03e96d0;  1 drivers
v000001e4d03ef020_0 .net "a", 0 0, v000001e4d03ee1c0_0;  alias, 1 drivers
v000001e4d03eeee0_0 .net "b", 0 0, v000001e4d03ee440_0;  alias, 1 drivers
v000001e4d03eed00_0 .net "clk", 0 0, v000001e4d03edea0_0;  alias, 1 drivers
v000001e4d03ef5c0_0 .net "next_state", 0 0, L_000001e4d03e9970;  1 drivers
v000001e4d03ee260_0 .var "q", 0 0;
v000001e4d03ef660_0 .net "state", 0 0, L_000001e4d03e8e10;  alias, 1 drivers
S_000001e4d040a800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 116, 3 116 0, S_000001e4d03ea240;
 .timescale -12 -12;
E_000001e4d0412960 .event edge, v000001e4d03ee8a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001e4d03ee8a0_0;
    %nor/r;
    %assign/vec4 v000001e4d03ee8a0_0, 0;
    %wait E_000001e4d0412960;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e4d03f4780;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411e60;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411e60;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e4d0411fe0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411fe0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001e4d03ee440_0, 0;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %wait E_000001e4d0411e60;
    %fork TD_tb.stim1.wavedrom_stop, S_000001e4d03f6be0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e4d04124a0;
    %vpi_func 3 49 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v000001e4d03ee1c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e4d03f45f0;
T_4 ;
    %wait E_000001e4d0411fe0;
    %load/vec4 v000001e4d03ef840_0;
    %load/vec4 v000001e4d03eef80_0;
    %and;
    %load/vec4 v000001e4d03ef840_0;
    %load/vec4 v000001e4d03ef340_0;
    %and;
    %or;
    %load/vec4 v000001e4d03eef80_0;
    %load/vec4 v000001e4d03ef340_0;
    %and;
    %or;
    %assign/vec4 v000001e4d03ef340_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e4d03f6d70;
T_5 ;
    %wait E_000001e4d0411fe0;
    %load/vec4 v000001e4d03ef5c0_0;
    %assign/vec4 v000001e4d03ee260_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e4d03ea240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4d03edea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4d03ee8a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001e4d03ea240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001e4d03edea0_0;
    %inv;
    %store/vec4 v000001e4d03edea0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001e4d03ea240;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v000001e4d03ee3a0_0, v000001e4d03eebc0_0, v000001e4d03edea0_0, v000001e4d03ef8e0_0, v000001e4d03ef160_0, v000001e4d03ee6c0_0, v000001e4d03ee080_0, v000001e4d03ee760_0, v000001e4d03ee120_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001e4d03ea240;
T_9 ;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001e4d03eee40_0, 128, 32>, &PV<v000001e4d03eee40_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", &PV<v000001e4d03eee40_0, 64, 32>, &PV<v000001e4d03eee40_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 130 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001e4d03eee40_0, 192, 32>, &PV<v000001e4d03eee40_0, 0, 32> {0 0 0};
    %vpi_call/w 3 131 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 132 "$display", "Mismatches: %1d in %1d samples", &PV<v000001e4d03eee40_0, 192, 32>, &PV<v000001e4d03eee40_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001e4d03ea240;
T_10 ;
    %wait E_000001e4d04124a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e4d03eee40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
    %load/vec4 v000001e4d03ee940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e4d03eee40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001e4d03ee6c0_0;
    %load/vec4 v000001e4d03ee6c0_0;
    %load/vec4 v000001e4d03ee080_0;
    %xor;
    %load/vec4 v000001e4d03ee6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 147 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.4 ;
    %load/vec4 v000001e4d03ee760_0;
    %load/vec4 v000001e4d03ee760_0;
    %load/vec4 v000001e4d03ee120_0;
    %xor;
    %load/vec4 v000001e4d03ee760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.10 ;
    %load/vec4 v000001e4d03eee40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e4d03eee40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e4d03ea240;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 158 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 159 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob147_circuit10_test.sv";
    "dataset_code-complete-iccad2023/Prob147_circuit10_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob147_circuit10/Prob147_circuit10_sample01.sv";
