{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 11:07:05 2021 " "Info: Processing started: Thu Oct 28 11:07:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenLed -c sevenLed " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sevenLed -c sevenLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sevenLed.v(26) " "Warning (10268): Verilog HDL information at sevenLed.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sevenLed.v(41) " "Warning (10268): Verilog HDL information at sevenLed.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenLed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sevenLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenLed " "Info: Found entity 1: sevenLed" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenLed " "Info: Elaborating entity \"sevenLed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "q sevenLed.v(14) " "Warning (10855): Verilog HDL warning at sevenLed.v(14): initial value for variable q should be constant" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevenLed.v(32) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(32): truncated value with size 32 to match size of target (26)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sevenLed.v(143) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(143): truncated value with size 32 to match size of target (3)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(149) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(149): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(151) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(151): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(153) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(153): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(155) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(155): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(157) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(157): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(159) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(159): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(161) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(161): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 sevenLed.v(163) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(163): truncated value with size 9 to match size of target (8)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[7\] VCC " "Warning (13410): Pin \"segout\[7\]\" is stuck at VCC" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 138 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Info: Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "530 " "Info: Implemented 530 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_Class/sevenLed/sevenLed.map.smsg " "Info: Generated suppressed messages file C:/Verilog_Class/sevenLed/sevenLed.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 11:07:08 2021 " "Info: Processing ended: Thu Oct 28 11:07:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
