-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Tue Nov 19 20:34:21 2019
-- Host        : Lab-9999 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_ad7606_sample_0_0_sim_netlist.vhdl
-- Design      : system_ad7606_sample_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    ad_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_busy : in STD_LOGIC;
    first_data : in STD_LOGIC;
    ad_os : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ad_cs : out STD_LOGIC;
    ad_rd : out STD_LOGIC;
    ad_reset : out STD_LOGIC;
    ad_convstab : out STD_LOGIC;
    ad_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ad_ch8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_buf_ch1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_buf_ch8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    validflag : out STD_LOGIC;
    data_valid_ch : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gate : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute AD_CONV : string;
  attribute AD_CONV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0001";
  attribute IDLE : string;
  attribute IDLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0000";
  attribute READ_CH1 : string;
  attribute READ_CH1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0100";
  attribute READ_CH2 : string;
  attribute READ_CH2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0101";
  attribute READ_CH3 : string;
  attribute READ_CH3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0110";
  attribute READ_CH4 : string;
  attribute READ_CH4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0111";
  attribute READ_CH5 : string;
  attribute READ_CH5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b1000";
  attribute READ_CH6 : string;
  attribute READ_CH6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b1001";
  attribute READ_CH7 : string;
  attribute READ_CH7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b1010";
  attribute READ_CH8 : string;
  attribute READ_CH8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b1011";
  attribute READ_DONE : string;
  attribute READ_DONE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b1100";
  attribute Wait_1 : string;
  attribute Wait_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0010";
  attribute Wait_busy : string;
  attribute Wait_busy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is "4'b0011";
  attribute cycle : integer;
  attribute cycle of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if : entity is 443;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ad_ch1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \^ad_ch1\ : signal is std.standard.true;
  signal \ad_ch1[15]_i_1_n_0\ : STD_LOGIC;
  signal \ad_ch1__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ad_ch1_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of \^ad_ch2\ : signal is std.standard.true;
  signal \ad_ch2[15]_i_1_n_0\ : STD_LOGIC;
  signal \ad_ch2__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ad_ch2_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch3[15]_i_1_n_0\ : STD_LOGIC;
  signal \ad_ch3[15]_i_2_n_0\ : STD_LOGIC;
  signal ad_ch3_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch4[15]_i_1_n_0\ : STD_LOGIC;
  signal ad_ch4_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch5[15]_i_1_n_0\ : STD_LOGIC;
  signal ad_ch5_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch6[15]_i_1_n_0\ : STD_LOGIC;
  signal ad_ch6_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch7[15]_i_1_n_0\ : STD_LOGIC;
  signal ad_ch7_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_ch8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ad_ch8[15]_i_1_n_0\ : STD_LOGIC;
  signal ad_ch8_pre : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ad_convstab\ : STD_LOGIC;
  signal ad_convstab_i_1_n_0 : STD_LOGIC;
  signal ad_convstab_i_2_n_0 : STD_LOGIC;
  signal \^ad_cs\ : STD_LOGIC;
  attribute MARK_DEBUG of ad_cs : signal is std.standard.true;
  signal ad_cs_i_1_n_0 : STD_LOGIC;
  signal \^ad_rd\ : STD_LOGIC;
  attribute MARK_DEBUG of ad_rd : signal is std.standard.true;
  signal ad_rd_i_1_n_0 : STD_LOGIC;
  signal \^ad_reset\ : STD_LOGIC;
  attribute MARK_DEBUG of ad_reset : signal is std.standard.true;
  signal ad_reset_i_2_n_0 : STD_LOGIC;
  signal ad_reset_i_3_n_0 : STD_LOGIC;
  signal ad_reset_i_4_n_0 : STD_LOGIC;
  signal ad_sample_valid : STD_LOGIC;
  attribute MARK_DEBUG of ad_sample_valid : signal is std.standard.true;
  signal begin_flag : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute MARK_DEBUG of begin_flag : signal is std.standard.true;
  signal begin_moment_ch1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of begin_moment_ch1 : signal is std.standard.true;
  signal \begin_moment_ch1[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_2_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_38_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1_reg0__0\ : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_10_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_11_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_12_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_13_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_14_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_15_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_16_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_17_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_18_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_19_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_1_n_2 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_1_n_3 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_2_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_2_n_1 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_2_n_2 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_2_n_3 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_3_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_3_n_1 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_3_n_2 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_3_n_3 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_4_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_4_n_1 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_4_n_2 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_4_n_3 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_6_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_7_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_8_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_i_9_n_0 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_100 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_101 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_102 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_103 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_104 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_105 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_73 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_74 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_75 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_76 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_77 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_78 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_79 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_80 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_81 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_82 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_83 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_84 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_85 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_86 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_87 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_88 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_89 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_90 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_91 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_92 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_93 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_94 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_95 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_96 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_97 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_98 : STD_LOGIC;
  signal begin_moment_ch1_reg0_n_99 : STD_LOGIC;
  signal begin_moment_ch1_reg1 : STD_LOGIC;
  signal begin_moment_ch1_reg115_in : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \begin_moment_ch1_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal begin_moment_ch2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of begin_moment_ch2 : signal is std.standard.true;
  signal \begin_moment_ch2[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2[23]_i_9_n_0\ : STD_LOGIC;
  signal begin_moment_ch2_reg0 : STD_LOGIC;
  signal begin_moment_ch2_reg1 : STD_LOGIC;
  signal begin_moment_ch2_reg113_in : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch2_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal begin_moment_ch30 : STD_LOGIC;
  signal begin_moment_ch31 : STD_LOGIC;
  signal begin_moment_ch3111_in : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch3_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal begin_moment_ch40 : STD_LOGIC;
  signal begin_moment_ch41 : STD_LOGIC;
  signal begin_moment_ch419_in : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch4_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal begin_moment_ch50 : STD_LOGIC;
  signal begin_moment_ch51 : STD_LOGIC;
  signal begin_moment_ch517_in : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch5_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch6 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal begin_moment_ch60 : STD_LOGIC;
  signal begin_moment_ch61 : STD_LOGIC;
  signal begin_moment_ch615_in : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch6_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch7 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of begin_moment_ch7 : signal is std.standard.true;
  signal \begin_moment_ch7[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[23]_i_9_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7[5]_i_1_n_0\ : STD_LOGIC;
  signal begin_moment_ch7_reg0 : STD_LOGIC;
  signal begin_moment_ch7_reg1 : STD_LOGIC;
  signal begin_moment_ch7_reg13_in : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch7_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal begin_moment_ch8 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of begin_moment_ch8 : signal is std.standard.true;
  signal \begin_moment_ch8[23]_i_10_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_11_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_12_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_14_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_15_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_16_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_17_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_18_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_19_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_20_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_21_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_22_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_23_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_24_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_25_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_26_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_27_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_28_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_29_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_30_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_31_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_32_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_33_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_34_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_35_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_36_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_37_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_5_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_6_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_7_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_8_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8[23]_i_9_n_0\ : STD_LOGIC;
  signal begin_moment_ch8_reg0 : STD_LOGIC;
  signal begin_moment_ch8_reg1 : STD_LOGIC;
  signal begin_moment_ch8_reg11_in : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \begin_moment_ch8_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \^data_buf_ch1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \^data_buf_ch1\ : signal is std.standard.true;
  signal data_buf_ch1_backup : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^data_buf_ch2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \^data_buf_ch2\ : signal is std.standard.true;
  signal data_buf_ch2_backup : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^data_buf_ch3\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \data_buf_ch3[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_buf_ch3[25]_i_1_n_0\ : STD_LOGIC;
  signal data_buf_ch3_backup : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^data_buf_ch4\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \data_buf_ch4[23]_i_1_n_0\ : STD_LOGIC;
  signal data_buf_ch4_backup : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^data_buf_ch5\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal data_buf_ch5_backup : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^data_buf_ch6\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \data_buf_ch6[23]_i_1_n_0\ : STD_LOGIC;
  signal data_buf_ch6_backup : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^data_buf_ch7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \^data_buf_ch7\ : signal is std.standard.true;
  signal data_buf_ch7_backup : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of data_buf_ch7_backup : signal is std.standard.true;
  signal \^data_buf_ch8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \^data_buf_ch8\ : signal is std.standard.true;
  signal data_buf_ch8_backup : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of data_buf_ch8_backup : signal is std.standard.true;
  signal data_valid_ch1 : STD_LOGIC;
  attribute MARK_DEBUG of data_valid_ch1 : signal is std.standard.true;
  signal data_valid_ch1_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch1_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch1_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch1_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch1_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch1_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch1_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch1_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch1_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch1_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch1_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch1_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch1_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch2 : STD_LOGIC;
  attribute MARK_DEBUG of data_valid_ch2 : signal is std.standard.true;
  signal data_valid_ch2_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch2_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch2_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch2_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch2_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch2_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch2_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch2_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch2_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch2_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch2_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch2_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch2_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch2_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch3 : STD_LOGIC;
  signal data_valid_ch3_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch3_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch3_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch3_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch3_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch3_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch3_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch3_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch3_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch3_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch3_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch3_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch3_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch3_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch4 : STD_LOGIC;
  signal data_valid_ch4_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch4_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch4_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch4_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch4_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch4_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch4_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch4_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch4_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch4_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch4_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch4_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch4_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch4_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch5 : STD_LOGIC;
  signal data_valid_ch5_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch5_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch5_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch5_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch5_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch5_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch5_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch5_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch5_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch5_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch5_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch5_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch5_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch5_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch6 : STD_LOGIC;
  signal data_valid_ch6_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch6_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch6_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch6_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch6_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch6_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch6_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch6_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch6_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch6_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch6_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch6_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch6_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch6_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch7 : STD_LOGIC;
  signal data_valid_ch7_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch7_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch7_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch7_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch7_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch7_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch7_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch7_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch7_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch7_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch7_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch7_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch7_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch7_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch8 : STD_LOGIC;
  signal data_valid_ch8_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_3_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_4_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_5_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_6_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_7_n_0 : STD_LOGIC;
  signal data_valid_ch8_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch8_reg_i_1_n_0 : STD_LOGIC;
  signal data_valid_ch8_reg_i_1_n_1 : STD_LOGIC;
  signal data_valid_ch8_reg_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch8_reg_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch8_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_ch8_reg_i_2_n_1 : STD_LOGIC;
  signal data_valid_ch8_reg_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch8_reg_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch8_reg_i_8_n_0 : STD_LOGIC;
  signal data_valid_ch8_reg_i_8_n_1 : STD_LOGIC;
  signal data_valid_ch8_reg_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch8_reg_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_100_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_101_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_102_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_103_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_104_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_10_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_11_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_12_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_13_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_13_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_13_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_13_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_14_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_15_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_16_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_17_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_17_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_17_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_17_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_18_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_19_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_19_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_19_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_19_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_1_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_1_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_20_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_21_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_21_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_21_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_21_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_22_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_23_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_23_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_23_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_23_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_24_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_25_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_25_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_25_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_25_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_26_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_27_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_28_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_29_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_29_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_29_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_29_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_2_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_2_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_30_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_31_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_32_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_33_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_33_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_33_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_33_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_34_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_35_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_36_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_37_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_38_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_38_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_38_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_38_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_39_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_40_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_41_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_42_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_43_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_43_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_43_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_43_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_44_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_45_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_46_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_47_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_48_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_48_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_48_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_48_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_49_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_50_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_51_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_52_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_53_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_53_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_53_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_53_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_54_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_55_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_56_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_57_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_58_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_58_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_58_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_58_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_59_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_60_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_61_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_62_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_63_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_63_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_63_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_63_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_64_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_65_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_66_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_67_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_68_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_68_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_68_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_68_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_69_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_70_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_71_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_72_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_73_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_74_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_75_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_76_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_77_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_78_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_79_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_7_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_7_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_80_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_81_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_82_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_83_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_84_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_85_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_86_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_87_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_88_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_89_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_8_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_8_n_3 : STD_LOGIC;
  signal data_valid_ch_inferred_i_90_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_91_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_92_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_93_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_94_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_95_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_96_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_97_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_98_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_99_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_9_n_0 : STD_LOGIC;
  signal data_valid_ch_inferred_i_9_n_1 : STD_LOGIC;
  signal data_valid_ch_inferred_i_9_n_2 : STD_LOGIC;
  signal data_valid_ch_inferred_i_9_n_3 : STD_LOGIC;
  signal end_moment_ch1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of end_moment_ch1 : signal is std.standard.true;
  signal \end_moment_ch1[23]_i_10_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_11_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_12_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_14_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_15_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_16_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_17_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_18_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_19_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_20_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_21_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_22_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_23_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_24_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_25_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_26_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_27_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_28_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_29_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_30_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_31_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_32_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_33_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_34_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_35_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_36_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_37_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_5_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_6_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_7_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_8_n_0\ : STD_LOGIC;
  signal \end_moment_ch1[23]_i_9_n_0\ : STD_LOGIC;
  signal end_moment_ch1_reg0 : STD_LOGIC;
  signal end_moment_ch1_reg1 : STD_LOGIC;
  signal end_moment_ch1_reg114_in : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \end_moment_ch1_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal end_moment_ch2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of end_moment_ch2 : signal is std.standard.true;
  signal \end_moment_ch2[23]_i_10_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_11_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_12_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_14_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_15_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_16_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_17_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_18_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_19_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_20_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_21_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_22_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_23_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_24_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_25_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_26_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_27_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_28_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_29_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_30_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_31_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_32_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_33_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_34_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_35_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_36_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_37_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_5_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_6_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_7_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_8_n_0\ : STD_LOGIC;
  signal \end_moment_ch2[23]_i_9_n_0\ : STD_LOGIC;
  signal end_moment_ch2_reg0 : STD_LOGIC;
  signal end_moment_ch2_reg1 : STD_LOGIC;
  signal end_moment_ch2_reg112_in : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \end_moment_ch2_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal end_moment_ch30 : STD_LOGIC;
  signal end_moment_ch31 : STD_LOGIC;
  signal end_moment_ch3110_in : STD_LOGIC;
  signal end_moment_ch40 : STD_LOGIC;
  signal end_moment_ch41 : STD_LOGIC;
  signal end_moment_ch418_in : STD_LOGIC;
  signal end_moment_ch50 : STD_LOGIC;
  signal end_moment_ch51 : STD_LOGIC;
  signal end_moment_ch516_in : STD_LOGIC;
  signal end_moment_ch60 : STD_LOGIC;
  signal end_moment_ch61 : STD_LOGIC;
  signal end_moment_ch614_in : STD_LOGIC;
  signal end_moment_ch70 : STD_LOGIC;
  signal end_moment_ch71 : STD_LOGIC;
  signal end_moment_ch712_in : STD_LOGIC;
  signal end_moment_ch80 : STD_LOGIC;
  signal end_moment_ch81 : STD_LOGIC;
  signal end_moment_ch810_in : STD_LOGIC;
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[0]_i_2_n_0\ : STD_LOGIC;
  signal \i[1]_i_1_n_0\ : STD_LOGIC;
  signal \i[2]_i_1_n_0\ : STD_LOGIC;
  signal \i[2]_i_2_n_0\ : STD_LOGIC;
  signal \i[3]_i_1_n_0\ : STD_LOGIC;
  signal \i[3]_i_2_n_0\ : STD_LOGIC;
  signal \i[4]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_2_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[5]_i_2_n_0\ : STD_LOGIC;
  signal \i[5]_i_3_n_0\ : STD_LOGIC;
  signal \i[5]_i_4_n_0\ : STD_LOGIC;
  signal \i[5]_i_5_n_0\ : STD_LOGIC;
  signal \i[5]_i_6_n_0\ : STD_LOGIC;
  signal \i[5]_i_7_n_0\ : STD_LOGIC;
  signal \i[5]_i_8_n_0\ : STD_LOGIC;
  signal \i[5]_i_9_n_0\ : STD_LOGIC;
  signal \i_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal rd_valid : STD_LOGIC;
  attribute MARK_DEBUG of rd_valid : signal is std.standard.true;
  signal rd_valid_i_1_n_0 : STD_LOGIC;
  signal \rst_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal rst_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rst_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sample_cnt : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute MARK_DEBUG of sample_cnt : signal is std.standard.true;
  signal \sample_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sample_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal signal_duration_ch1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of signal_duration_ch1 : signal is std.standard.true;
  signal \signal_duration_ch1[11]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[11]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[11]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[11]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[15]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[15]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[15]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[15]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[19]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[19]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[19]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[19]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[23]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[23]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[23]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[23]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[3]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[3]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[3]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[3]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[7]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[7]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[7]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1[7]_i_5_n_0\ : STD_LOGIC;
  signal signal_duration_ch1_reg08_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \signal_duration_ch1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal signal_duration_ch2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of signal_duration_ch2 : signal is std.standard.true;
  signal \signal_duration_ch2[11]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[11]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[11]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[11]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[15]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[15]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[15]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[15]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[19]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[19]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[19]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[19]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[23]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[23]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[23]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[23]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[3]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[3]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[3]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[3]_i_5_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[7]_i_2_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[7]_i_3_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[7]_i_4_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2[7]_i_5_n_0\ : STD_LOGIC;
  signal signal_duration_ch2_reg06_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \signal_duration_ch2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \signal_duration_ch2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \signal_duration_ch3_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch3_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch3_reg_i_9_n_0 : STD_LOGIC;
  signal \signal_duration_ch4_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch4_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch4_reg_i_9_n_0 : STD_LOGIC;
  signal \signal_duration_ch5_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch5_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch5_reg_i_9_n_0 : STD_LOGIC;
  signal \signal_duration_ch6_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch6_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch6_reg_i_9_n_0 : STD_LOGIC;
  signal \signal_duration_ch7_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch7_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch7_reg_i_9_n_0 : STD_LOGIC;
  signal \signal_duration_ch8_reg__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal signal_duration_ch8_reg_i_10_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_11_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_12_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_13_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_13_n_1 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_13_n_2 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_13_n_3 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_14_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_15_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_16_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_17_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_18_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_19_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_20_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_21_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_22_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_23_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_24_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_25_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_26_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_27_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_28_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_29_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_2_n_1 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_2_n_2 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_2_n_3 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_30_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_31_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_32_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_33_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_34_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_35_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_36_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_37_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_3_n_1 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_3_n_2 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_3_n_3 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_4_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_4_n_1 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_4_n_2 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_4_n_3 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_5_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_6_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_7_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_8_n_0 : STD_LOGIC;
  signal signal_duration_ch8_reg_i_9_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute MARK_DEBUG of state : signal is std.standard.true;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_begin_moment_ch1_reg0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_begin_moment_ch1_reg0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_begin_moment_ch1_reg0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_begin_moment_ch1_reg0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_begin_moment_ch1_reg0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_begin_moment_ch1_reg0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_begin_moment_ch1_reg0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_begin_moment_ch1_reg[23]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch1_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch1_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch1_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch2_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch2_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch2_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch2_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch3_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch3_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch3_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch3_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch4_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch4_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch4_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch4_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch5_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch5_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch5_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch5_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch6_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch6_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch6_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch6_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch7_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch7_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch7_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch7_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch8_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch8_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch8_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_begin_moment_ch8_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch1_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch1_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch2_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch2_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch3_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch3_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch4_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch4_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch4_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch5_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch5_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch5_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch6_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch6_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch6_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch7_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch7_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch7_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch8_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch8_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch8_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_valid_ch_inferred_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_valid_ch_inferred_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_valid_ch_inferred_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_valid_ch_inferred_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_valid_ch_inferred_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_53_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_58_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_data_valid_ch_inferred_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_63_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_68_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_valid_ch_inferred_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_valid_ch_inferred_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_valid_ch_inferred_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch1_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch1_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch1_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch1_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch2_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch2_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch2_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_moment_ch2_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rst_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_cnt_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sample_cnt_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_signal_duration_ch1_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_signal_duration_ch2_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_signal_duration_ch3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch3_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch3_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch3_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch3_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch4_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch4_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch4_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch4_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch4_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch4_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch5_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch5_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch5_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch5_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch5_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch5_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch5_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch5_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch5_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch5_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch6_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch6_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch6_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch6_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch6_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch6_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch6_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch6_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch6_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch6_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch7_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch7_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch7_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch7_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch7_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch7_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch7_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch7_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch7_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch7_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch8_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_duration_ch8_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_signal_duration_ch8_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_signal_duration_ch8_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch8_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_signal_duration_ch8_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_signal_duration_ch8_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch8_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch8_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_signal_duration_ch8_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \ad_ch1_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \ad_ch1_reg[0]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[10]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[10]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[11]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[11]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[12]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[12]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[13]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[13]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[14]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[14]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[15]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[15]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[1]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[1]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[2]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[2]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[3]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[3]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[4]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[4]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[5]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[5]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[6]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[6]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[7]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[7]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[8]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[8]\ : label is "true";
  attribute KEEP of \ad_ch1_reg[9]\ : label is "yes";
  attribute mark_debug_string of \ad_ch1_reg[9]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[0]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[0]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[10]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[10]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[11]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[11]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[12]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[12]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[13]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[13]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[14]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[14]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[15]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[15]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[1]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[1]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[2]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[2]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[3]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[3]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[4]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[4]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[5]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[5]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[6]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[6]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[7]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[7]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[8]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[8]\ : label is "true";
  attribute KEEP of \ad_ch2_reg[9]\ : label is "yes";
  attribute mark_debug_string of \ad_ch2_reg[9]\ : label is "true";
  attribute KEEP of ad_cs_reg : label is "yes";
  attribute mark_debug_string of ad_cs_reg : label is "true";
  attribute KEEP of ad_rd_reg : label is "yes";
  attribute mark_debug_string of ad_rd_reg : label is "true";
  attribute KEEP of ad_reset_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of begin_moment_ch1_reg0 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP of \begin_moment_ch1_reg[0]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[0]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[10]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[10]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[11]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[11]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[12]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[12]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[13]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[13]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[14]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[14]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[15]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[15]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[16]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[16]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[17]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[17]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[18]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[18]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[19]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[19]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[1]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[1]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[20]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[20]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[21]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[21]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[22]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[22]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[23]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[23]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[2]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[2]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[3]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[3]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[4]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[4]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[5]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[5]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[6]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[6]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[7]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[7]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[8]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[8]\ : label is "true";
  attribute KEEP of \begin_moment_ch1_reg[9]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch1_reg[9]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[0]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[0]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[10]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[10]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[11]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[11]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[12]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[12]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[13]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[13]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[14]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[14]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[15]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[15]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[16]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[16]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[17]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[17]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[18]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[18]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[19]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[19]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[1]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[1]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[20]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[20]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[21]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[21]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[22]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[22]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[23]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[23]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[2]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[2]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[3]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[3]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[4]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[4]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[5]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[5]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[6]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[6]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[7]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[7]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[8]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[8]\ : label is "true";
  attribute KEEP of \begin_moment_ch2_reg[9]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch2_reg[9]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[0]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[0]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[10]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[10]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[11]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[11]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[12]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[12]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[13]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[13]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[14]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[14]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[15]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[15]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[16]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[16]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[17]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[17]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[18]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[18]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[19]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[19]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[1]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[1]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[20]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[20]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[21]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[21]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[22]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[22]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[23]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[23]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[2]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[2]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[3]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[3]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[4]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[4]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[5]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[5]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[6]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[6]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[7]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[7]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[8]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[8]\ : label is "true";
  attribute KEEP of \begin_moment_ch7_reg[9]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch7_reg[9]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[0]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[0]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[10]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[10]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[11]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[11]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[12]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[12]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[13]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[13]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[14]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[14]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[15]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[15]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[16]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[16]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[17]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[17]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[18]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[18]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[19]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[19]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[1]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[1]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[20]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[20]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[21]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[21]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[22]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[22]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[23]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[23]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[2]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[2]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[3]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[3]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[4]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[4]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[5]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[5]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[6]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[6]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[7]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[7]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[8]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[8]\ : label is "true";
  attribute KEEP of \begin_moment_ch8_reg[9]\ : label is "yes";
  attribute mark_debug_string of \begin_moment_ch8_reg[9]\ : label is "true";
  attribute KEEP of \data_buf_ch1_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch1_reg[9]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch2_reg[9]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_backup_reg[9]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch7_reg[9]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_backup_reg[9]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[0]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[10]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[11]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[12]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[13]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[14]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[15]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[16]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[17]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[18]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[19]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[1]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[20]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[21]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[22]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[23]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[24]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[25]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[26]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[27]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[28]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[29]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[2]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[30]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[31]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[3]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[4]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[5]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[6]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[7]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[8]\ : label is "yes";
  attribute KEEP of \data_buf_ch8_reg[9]\ : label is "yes";
  attribute KEEP of data_valid_ch1_reg : label is "yes";
  attribute KEEP of data_valid_ch2_reg : label is "yes";
  attribute KEEP of \end_moment_ch1_reg[0]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[0]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[10]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[10]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[11]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[11]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[12]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[12]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[13]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[13]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[14]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[14]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[15]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[15]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[16]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[16]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[17]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[17]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[18]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[18]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[19]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[19]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[1]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[1]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[20]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[20]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[21]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[21]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[22]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[22]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[23]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[23]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[2]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[2]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[3]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[3]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[4]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[4]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[5]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[5]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[6]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[6]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[7]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[7]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[8]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[8]\ : label is "true";
  attribute KEEP of \end_moment_ch1_reg[9]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch1_reg[9]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[0]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[0]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[10]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[10]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[11]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[11]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[12]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[12]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[13]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[13]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[14]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[14]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[15]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[15]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[16]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[16]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[17]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[17]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[18]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[18]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[19]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[19]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[1]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[1]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[20]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[20]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[21]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[21]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[22]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[22]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[23]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[23]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[2]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[2]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[3]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[3]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[4]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[4]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[5]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[5]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[6]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[6]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[7]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[7]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[8]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[8]\ : label is "true";
  attribute KEEP of \end_moment_ch2_reg[9]\ : label is "yes";
  attribute mark_debug_string of \end_moment_ch2_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i[2]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i[3]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i[4]_i_2\ : label is "soft_lutpair16";
  attribute KEEP of rd_valid_reg : label is "yes";
  attribute KEEP of \sample_cnt_reg[0]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[0]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[10]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[10]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[11]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[11]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[12]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[12]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[13]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[13]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[14]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[14]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[1]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[1]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[2]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[2]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[3]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[3]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[4]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[4]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[5]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[5]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[6]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[6]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[7]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[7]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[8]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[8]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[9]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[9]\ : label is "true";
  attribute KEEP of \signal_duration_ch1_reg[0]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[10]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[11]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[12]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[13]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[14]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[15]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[16]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[17]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[18]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[19]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[1]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[20]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[21]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[22]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[23]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[2]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[3]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[4]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[5]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[6]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[7]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[8]\ : label is "yes";
  attribute KEEP of \signal_duration_ch1_reg[9]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[0]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[10]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[11]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[12]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[13]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[14]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[15]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[16]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[17]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[18]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[19]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[1]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[20]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[21]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[22]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[23]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[2]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[3]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[4]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[5]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[6]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[7]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[8]\ : label is "yes";
  attribute KEEP of \signal_duration_ch2_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch3_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch4_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch5_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch6_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch7_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of signal_duration_ch8_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \state[0]_i_6\ : label is "soft_lutpair17";
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute KEEP of \state_reg[2]\ : label is "yes";
  attribute KEEP of \state_reg[3]\ : label is "yes";
  attribute mark_debug_string of ad_cs : signal is "true";
  attribute mark_debug_string of ad_rd : signal is "true";
  attribute mark_debug_string of ad_reset : signal is "true";
  attribute mark_debug_string of ad_ch1 : signal is "true";
  attribute mark_debug_string of ad_ch2 : signal is "true";
  attribute mark_debug_string of data_buf_ch1 : signal is "true";
  attribute mark_debug_string of data_buf_ch2 : signal is "true";
  attribute mark_debug_string of data_buf_ch7 : signal is "true";
  attribute mark_debug_string of data_buf_ch8 : signal is "true";
  attribute mark_debug_string of data_valid_ch : signal is "true";
begin
  ad_ch1(15 downto 0) <= \^ad_ch1\(15 downto 0);
  ad_ch2(15 downto 0) <= \^ad_ch2\(15 downto 0);
  ad_ch3(15 downto 0) <= \^ad_ch3\(15 downto 0);
  ad_ch4(15 downto 0) <= \^ad_ch4\(15 downto 0);
  ad_ch5(15 downto 0) <= \^ad_ch5\(15 downto 0);
  ad_ch6(15 downto 0) <= \^ad_ch6\(15 downto 0);
  ad_ch7(15 downto 0) <= \^ad_ch7\(15 downto 0);
  ad_ch8(15 downto 0) <= \^ad_ch8\(15 downto 0);
  ad_convstab <= \^ad_convstab\;
  ad_cs <= \^ad_cs\;
  ad_os(2) <= \<const0>\;
  ad_os(1) <= \<const0>\;
  ad_os(0) <= \<const0>\;
  ad_rd <= \^ad_rd\;
  ad_reset <= \^ad_reset\;
  data_buf_ch1(31 downto 0) <= \^data_buf_ch1\(31 downto 0);
  data_buf_ch2(31 downto 0) <= \^data_buf_ch2\(31 downto 0);
  data_buf_ch3(31) <= \<const0>\;
  data_buf_ch3(30) <= \<const0>\;
  data_buf_ch3(29) <= \<const0>\;
  data_buf_ch3(28) <= \<const0>\;
  data_buf_ch3(27) <= \<const0>\;
  data_buf_ch3(26) <= \<const0>\;
  data_buf_ch3(25) <= \^data_buf_ch3\(25);
  data_buf_ch3(24) <= \<const0>\;
  data_buf_ch3(23 downto 0) <= \^data_buf_ch3\(23 downto 0);
  data_buf_ch4(31) <= \<const0>\;
  data_buf_ch4(30) <= \<const0>\;
  data_buf_ch4(29) <= \<const0>\;
  data_buf_ch4(28) <= \<const0>\;
  data_buf_ch4(27) <= \<const0>\;
  data_buf_ch4(26) <= \<const0>\;
  data_buf_ch4(25) <= \^data_buf_ch4\(25);
  data_buf_ch4(24) <= \^data_buf_ch4\(25);
  data_buf_ch4(23 downto 0) <= \^data_buf_ch4\(23 downto 0);
  data_buf_ch5(31) <= \<const0>\;
  data_buf_ch5(30) <= \<const0>\;
  data_buf_ch5(29) <= \<const0>\;
  data_buf_ch5(28) <= \<const0>\;
  data_buf_ch5(27) <= \<const0>\;
  data_buf_ch5(26) <= \^data_buf_ch5\(26);
  data_buf_ch5(25) <= \<const0>\;
  data_buf_ch5(24) <= \<const0>\;
  data_buf_ch5(23 downto 0) <= \^data_buf_ch5\(23 downto 0);
  data_buf_ch6(31) <= \<const0>\;
  data_buf_ch6(30) <= \<const0>\;
  data_buf_ch6(29) <= \<const0>\;
  data_buf_ch6(28) <= \<const0>\;
  data_buf_ch6(27) <= \<const0>\;
  data_buf_ch6(26) <= \^data_buf_ch6\(26);
  data_buf_ch6(25) <= \<const0>\;
  data_buf_ch6(24) <= \^data_buf_ch6\(26);
  data_buf_ch6(23 downto 0) <= \^data_buf_ch6\(23 downto 0);
  data_buf_ch7(31 downto 0) <= \^data_buf_ch7\(31 downto 0);
  data_buf_ch8(31 downto 0) <= \^data_buf_ch8\(31 downto 0);
  validflag <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ad_ch1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(0),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(0),
      O => \ad_ch1__0\(0)
    );
\ad_ch1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(10),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(10),
      O => \ad_ch1__0\(10)
    );
\ad_ch1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(11),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(11),
      O => \ad_ch1__0\(11)
    );
\ad_ch1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(12),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(12),
      O => \ad_ch1__0\(12)
    );
\ad_ch1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(13),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(13),
      O => \ad_ch1__0\(13)
    );
\ad_ch1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(14),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(14),
      O => \ad_ch1__0\(14)
    );
\ad_ch1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \ad_ch1[15]_i_1_n_0\
    );
\ad_ch1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(15),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(15),
      O => \ad_ch1__0\(15)
    );
\ad_ch1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(1),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(1),
      O => \ad_ch1__0\(1)
    );
\ad_ch1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(2),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(2),
      O => \ad_ch1__0\(2)
    );
\ad_ch1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(3),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(3),
      O => \ad_ch1__0\(3)
    );
\ad_ch1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(4),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(4),
      O => \ad_ch1__0\(4)
    );
\ad_ch1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(5),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(5),
      O => \ad_ch1__0\(5)
    );
\ad_ch1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(6),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(6),
      O => \ad_ch1__0\(6)
    );
\ad_ch1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(7),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(7),
      O => \ad_ch1__0\(7)
    );
\ad_ch1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(8),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(8),
      O => \ad_ch1__0\(8)
    );
\ad_ch1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(9),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch1\(9),
      O => \ad_ch1__0\(9)
    );
\ad_ch1_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(0),
      Q => ad_ch1_pre(0),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(10),
      Q => ad_ch1_pre(10),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(11),
      Q => ad_ch1_pre(11),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(12),
      Q => ad_ch1_pre(12),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(13),
      Q => ad_ch1_pre(13),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(14),
      Q => ad_ch1_pre(14),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(15),
      Q => ad_ch1_pre(15),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(1),
      Q => ad_ch1_pre(1),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(2),
      Q => ad_ch1_pre(2),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(3),
      Q => ad_ch1_pre(3),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(4),
      Q => ad_ch1_pre(4),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(5),
      Q => ad_ch1_pre(5),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(6),
      Q => ad_ch1_pre(6),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(7),
      Q => ad_ch1_pre(7),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(8),
      Q => ad_ch1_pre(8),
      R => \^ad_reset\
    );
\ad_ch1_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch1\(9),
      Q => ad_ch1_pre(9),
      R => \^ad_reset\
    );
\ad_ch1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(0),
      Q => \^ad_ch1\(0),
      R => \^ad_reset\
    );
\ad_ch1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(10),
      Q => \^ad_ch1\(10),
      R => \^ad_reset\
    );
\ad_ch1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(11),
      Q => \^ad_ch1\(11),
      R => \^ad_reset\
    );
\ad_ch1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(12),
      Q => \^ad_ch1\(12),
      R => \^ad_reset\
    );
\ad_ch1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(13),
      Q => \^ad_ch1\(13),
      R => \^ad_reset\
    );
\ad_ch1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(14),
      Q => \^ad_ch1\(14),
      R => \^ad_reset\
    );
\ad_ch1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(15),
      Q => \^ad_ch1\(15),
      R => \^ad_reset\
    );
\ad_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(1),
      Q => \^ad_ch1\(1),
      R => \^ad_reset\
    );
\ad_ch1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(2),
      Q => \^ad_ch1\(2),
      R => \^ad_reset\
    );
\ad_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(3),
      Q => \^ad_ch1\(3),
      R => \^ad_reset\
    );
\ad_ch1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(4),
      Q => \^ad_ch1\(4),
      R => \^ad_reset\
    );
\ad_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(5),
      Q => \^ad_ch1\(5),
      R => \^ad_reset\
    );
\ad_ch1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(6),
      Q => \^ad_ch1\(6),
      R => \^ad_reset\
    );
\ad_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(7),
      Q => \^ad_ch1\(7),
      R => \^ad_reset\
    );
\ad_ch1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(8),
      Q => \^ad_ch1\(8),
      R => \^ad_reset\
    );
\ad_ch1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \ad_ch1__0\(9),
      Q => \^ad_ch1\(9),
      R => \^ad_reset\
    );
\ad_ch2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(0),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(0),
      O => \ad_ch2__0\(0)
    );
\ad_ch2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(10),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(10),
      O => \ad_ch2__0\(10)
    );
\ad_ch2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(11),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(11),
      O => \ad_ch2__0\(11)
    );
\ad_ch2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(12),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(12),
      O => \ad_ch2__0\(12)
    );
\ad_ch2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(13),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(13),
      O => \ad_ch2__0\(13)
    );
\ad_ch2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(14),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(14),
      O => \ad_ch2__0\(14)
    );
\ad_ch2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \ad_ch2[15]_i_1_n_0\
    );
\ad_ch2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(15),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(15),
      O => \ad_ch2__0\(15)
    );
\ad_ch2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(1),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(1),
      O => \ad_ch2__0\(1)
    );
\ad_ch2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(2),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(2),
      O => \ad_ch2__0\(2)
    );
\ad_ch2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(3),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(3),
      O => \ad_ch2__0\(3)
    );
\ad_ch2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(4),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(4),
      O => \ad_ch2__0\(4)
    );
\ad_ch2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(5),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(5),
      O => \ad_ch2__0\(5)
    );
\ad_ch2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(6),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(6),
      O => \ad_ch2__0\(6)
    );
\ad_ch2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(7),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(7),
      O => \ad_ch2__0\(7)
    );
\ad_ch2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(8),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(8),
      O => \ad_ch2__0\(8)
    );
\ad_ch2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ad_data(9),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \^ad_ch2\(9),
      O => \ad_ch2__0\(9)
    );
\ad_ch2_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(0),
      Q => ad_ch2_pre(0),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(10),
      Q => ad_ch2_pre(10),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(11),
      Q => ad_ch2_pre(11),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(12),
      Q => ad_ch2_pre(12),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(13),
      Q => ad_ch2_pre(13),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(14),
      Q => ad_ch2_pre(14),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(15),
      Q => ad_ch2_pre(15),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(1),
      Q => ad_ch2_pre(1),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(2),
      Q => ad_ch2_pre(2),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(3),
      Q => ad_ch2_pre(3),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(4),
      Q => ad_ch2_pre(4),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(5),
      Q => ad_ch2_pre(5),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(6),
      Q => ad_ch2_pre(6),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(7),
      Q => ad_ch2_pre(7),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(8),
      Q => ad_ch2_pre(8),
      R => \^ad_reset\
    );
\ad_ch2_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch2\(9),
      Q => ad_ch2_pre(9),
      R => \^ad_reset\
    );
\ad_ch2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(0),
      Q => \^ad_ch2\(0),
      R => \^ad_reset\
    );
\ad_ch2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(10),
      Q => \^ad_ch2\(10),
      R => \^ad_reset\
    );
\ad_ch2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(11),
      Q => \^ad_ch2\(11),
      R => \^ad_reset\
    );
\ad_ch2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(12),
      Q => \^ad_ch2\(12),
      R => \^ad_reset\
    );
\ad_ch2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(13),
      Q => \^ad_ch2\(13),
      R => \^ad_reset\
    );
\ad_ch2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(14),
      Q => \^ad_ch2\(14),
      R => \^ad_reset\
    );
\ad_ch2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(15),
      Q => \^ad_ch2\(15),
      R => \^ad_reset\
    );
\ad_ch2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(1),
      Q => \^ad_ch2\(1),
      R => \^ad_reset\
    );
\ad_ch2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(2),
      Q => \^ad_ch2\(2),
      R => \^ad_reset\
    );
\ad_ch2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(3),
      Q => \^ad_ch2\(3),
      R => \^ad_reset\
    );
\ad_ch2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(4),
      Q => \^ad_ch2\(4),
      R => \^ad_reset\
    );
\ad_ch2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(5),
      Q => \^ad_ch2\(5),
      R => \^ad_reset\
    );
\ad_ch2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(6),
      Q => \^ad_ch2\(6),
      R => \^ad_reset\
    );
\ad_ch2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(7),
      Q => \^ad_ch2\(7),
      R => \^ad_reset\
    );
\ad_ch2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(8),
      Q => \^ad_ch2\(8),
      R => \^ad_reset\
    );
\ad_ch2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch2[15]_i_1_n_0\,
      D => \ad_ch2__0\(9),
      Q => \^ad_ch2\(9),
      R => \^ad_reset\
    );
\ad_ch3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => state(1),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      O => \ad_ch3[15]_i_1_n_0\
    );
\ad_ch3[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[0]\,
      I2 => \i_reg_n_0_[3]\,
      I3 => \i_reg_n_0_[5]\,
      I4 => \i_reg_n_0_[2]\,
      I5 => \i_reg_n_0_[4]\,
      O => \ad_ch3[15]_i_2_n_0\
    );
\ad_ch3_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(0),
      Q => ad_ch3_pre(0),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(10),
      Q => ad_ch3_pre(10),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(11),
      Q => ad_ch3_pre(11),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(12),
      Q => ad_ch3_pre(12),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(13),
      Q => ad_ch3_pre(13),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(14),
      Q => ad_ch3_pre(14),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(15),
      Q => ad_ch3_pre(15),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(1),
      Q => ad_ch3_pre(1),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(2),
      Q => ad_ch3_pre(2),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(3),
      Q => ad_ch3_pre(3),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(4),
      Q => ad_ch3_pre(4),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(5),
      Q => ad_ch3_pre(5),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(6),
      Q => ad_ch3_pre(6),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(7),
      Q => ad_ch3_pre(7),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(8),
      Q => ad_ch3_pre(8),
      R => \^ad_reset\
    );
\ad_ch3_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch3\(9),
      Q => ad_ch3_pre(9),
      R => \^ad_reset\
    );
\ad_ch3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch3\(0),
      R => \^ad_reset\
    );
\ad_ch3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch3\(10),
      R => \^ad_reset\
    );
\ad_ch3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch3\(11),
      R => \^ad_reset\
    );
\ad_ch3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch3\(12),
      R => \^ad_reset\
    );
\ad_ch3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch3\(13),
      R => \^ad_reset\
    );
\ad_ch3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch3\(14),
      R => \^ad_reset\
    );
\ad_ch3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch3\(15),
      R => \^ad_reset\
    );
\ad_ch3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch3\(1),
      R => \^ad_reset\
    );
\ad_ch3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch3\(2),
      R => \^ad_reset\
    );
\ad_ch3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch3\(3),
      R => \^ad_reset\
    );
\ad_ch3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch3\(4),
      R => \^ad_reset\
    );
\ad_ch3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch3\(5),
      R => \^ad_reset\
    );
\ad_ch3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch3\(6),
      R => \^ad_reset\
    );
\ad_ch3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch3\(7),
      R => \^ad_reset\
    );
\ad_ch3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch3\(8),
      R => \^ad_reset\
    );
\ad_ch3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch3[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch3\(9),
      R => \^ad_reset\
    );
\ad_ch4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => \ad_ch3[15]_i_2_n_0\,
      I3 => state(0),
      I4 => state(1),
      O => \ad_ch4[15]_i_1_n_0\
    );
\ad_ch4_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(0),
      Q => ad_ch4_pre(0),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(10),
      Q => ad_ch4_pre(10),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(11),
      Q => ad_ch4_pre(11),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(12),
      Q => ad_ch4_pre(12),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(13),
      Q => ad_ch4_pre(13),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(14),
      Q => ad_ch4_pre(14),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(15),
      Q => ad_ch4_pre(15),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(1),
      Q => ad_ch4_pre(1),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(2),
      Q => ad_ch4_pre(2),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(3),
      Q => ad_ch4_pre(3),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(4),
      Q => ad_ch4_pre(4),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(5),
      Q => ad_ch4_pre(5),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(6),
      Q => ad_ch4_pre(6),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(7),
      Q => ad_ch4_pre(7),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(8),
      Q => ad_ch4_pre(8),
      R => \^ad_reset\
    );
\ad_ch4_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch4\(9),
      Q => ad_ch4_pre(9),
      R => \^ad_reset\
    );
\ad_ch4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch4\(0),
      R => \^ad_reset\
    );
\ad_ch4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch4\(10),
      R => \^ad_reset\
    );
\ad_ch4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch4\(11),
      R => \^ad_reset\
    );
\ad_ch4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch4\(12),
      R => \^ad_reset\
    );
\ad_ch4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch4\(13),
      R => \^ad_reset\
    );
\ad_ch4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch4\(14),
      R => \^ad_reset\
    );
\ad_ch4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch4\(15),
      R => \^ad_reset\
    );
\ad_ch4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch4\(1),
      R => \^ad_reset\
    );
\ad_ch4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch4\(2),
      R => \^ad_reset\
    );
\ad_ch4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch4\(3),
      R => \^ad_reset\
    );
\ad_ch4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch4\(4),
      R => \^ad_reset\
    );
\ad_ch4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch4\(5),
      R => \^ad_reset\
    );
\ad_ch4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch4\(6),
      R => \^ad_reset\
    );
\ad_ch4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch4\(7),
      R => \^ad_reset\
    );
\ad_ch4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch4\(8),
      R => \^ad_reset\
    );
\ad_ch4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch4[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch4\(9),
      R => \^ad_reset\
    );
\ad_ch5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => state(1),
      O => \ad_ch5[15]_i_1_n_0\
    );
\ad_ch5_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(0),
      Q => ad_ch5_pre(0),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(10),
      Q => ad_ch5_pre(10),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(11),
      Q => ad_ch5_pre(11),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(12),
      Q => ad_ch5_pre(12),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(13),
      Q => ad_ch5_pre(13),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(14),
      Q => ad_ch5_pre(14),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(15),
      Q => ad_ch5_pre(15),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(1),
      Q => ad_ch5_pre(1),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(2),
      Q => ad_ch5_pre(2),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(3),
      Q => ad_ch5_pre(3),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(4),
      Q => ad_ch5_pre(4),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(5),
      Q => ad_ch5_pre(5),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(6),
      Q => ad_ch5_pre(6),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(7),
      Q => ad_ch5_pre(7),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(8),
      Q => ad_ch5_pre(8),
      R => \^ad_reset\
    );
\ad_ch5_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch5\(9),
      Q => ad_ch5_pre(9),
      R => \^ad_reset\
    );
\ad_ch5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch5\(0),
      R => \^ad_reset\
    );
\ad_ch5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch5\(10),
      R => \^ad_reset\
    );
\ad_ch5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch5\(11),
      R => \^ad_reset\
    );
\ad_ch5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch5\(12),
      R => \^ad_reset\
    );
\ad_ch5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch5\(13),
      R => \^ad_reset\
    );
\ad_ch5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch5\(14),
      R => \^ad_reset\
    );
\ad_ch5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch5\(15),
      R => \^ad_reset\
    );
\ad_ch5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch5\(1),
      R => \^ad_reset\
    );
\ad_ch5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch5\(2),
      R => \^ad_reset\
    );
\ad_ch5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch5\(3),
      R => \^ad_reset\
    );
\ad_ch5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch5\(4),
      R => \^ad_reset\
    );
\ad_ch5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch5\(5),
      R => \^ad_reset\
    );
\ad_ch5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch5\(6),
      R => \^ad_reset\
    );
\ad_ch5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch5\(7),
      R => \^ad_reset\
    );
\ad_ch5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch5\(8),
      R => \^ad_reset\
    );
\ad_ch5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch5[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch5\(9),
      R => \^ad_reset\
    );
\ad_ch6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \ad_ch3[15]_i_2_n_0\,
      I3 => state(0),
      I4 => state(1),
      O => \ad_ch6[15]_i_1_n_0\
    );
\ad_ch6_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(0),
      Q => ad_ch6_pre(0),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(10),
      Q => ad_ch6_pre(10),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(11),
      Q => ad_ch6_pre(11),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(12),
      Q => ad_ch6_pre(12),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(13),
      Q => ad_ch6_pre(13),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(14),
      Q => ad_ch6_pre(14),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(15),
      Q => ad_ch6_pre(15),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(1),
      Q => ad_ch6_pre(1),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(2),
      Q => ad_ch6_pre(2),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(3),
      Q => ad_ch6_pre(3),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(4),
      Q => ad_ch6_pre(4),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(5),
      Q => ad_ch6_pre(5),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(6),
      Q => ad_ch6_pre(6),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(7),
      Q => ad_ch6_pre(7),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(8),
      Q => ad_ch6_pre(8),
      R => \^ad_reset\
    );
\ad_ch6_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch6\(9),
      Q => ad_ch6_pre(9),
      R => \^ad_reset\
    );
\ad_ch6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch6\(0),
      R => \^ad_reset\
    );
\ad_ch6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch6\(10),
      R => \^ad_reset\
    );
\ad_ch6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch6\(11),
      R => \^ad_reset\
    );
\ad_ch6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch6\(12),
      R => \^ad_reset\
    );
\ad_ch6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch6\(13),
      R => \^ad_reset\
    );
\ad_ch6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch6\(14),
      R => \^ad_reset\
    );
\ad_ch6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch6\(15),
      R => \^ad_reset\
    );
\ad_ch6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch6\(1),
      R => \^ad_reset\
    );
\ad_ch6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch6\(2),
      R => \^ad_reset\
    );
\ad_ch6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch6\(3),
      R => \^ad_reset\
    );
\ad_ch6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch6\(4),
      R => \^ad_reset\
    );
\ad_ch6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch6\(5),
      R => \^ad_reset\
    );
\ad_ch6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch6\(6),
      R => \^ad_reset\
    );
\ad_ch6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch6\(7),
      R => \^ad_reset\
    );
\ad_ch6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch6\(8),
      R => \^ad_reset\
    );
\ad_ch6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch6[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch6\(9),
      R => \^ad_reset\
    );
\ad_ch7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => state(1),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => state(3),
      I3 => state(2),
      I4 => state(0),
      O => \ad_ch7[15]_i_1_n_0\
    );
\ad_ch7_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(0),
      Q => ad_ch7_pre(0),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(10),
      Q => ad_ch7_pre(10),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(11),
      Q => ad_ch7_pre(11),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(12),
      Q => ad_ch7_pre(12),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(13),
      Q => ad_ch7_pre(13),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(14),
      Q => ad_ch7_pre(14),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(15),
      Q => ad_ch7_pre(15),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(1),
      Q => ad_ch7_pre(1),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(2),
      Q => ad_ch7_pre(2),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(3),
      Q => ad_ch7_pre(3),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(4),
      Q => ad_ch7_pre(4),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(5),
      Q => ad_ch7_pre(5),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(6),
      Q => ad_ch7_pre(6),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(7),
      Q => ad_ch7_pre(7),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(8),
      Q => ad_ch7_pre(8),
      R => \^ad_reset\
    );
\ad_ch7_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch7\(9),
      Q => ad_ch7_pre(9),
      R => \^ad_reset\
    );
\ad_ch7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch7\(0),
      R => \^ad_reset\
    );
\ad_ch7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch7\(10),
      R => \^ad_reset\
    );
\ad_ch7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch7\(11),
      R => \^ad_reset\
    );
\ad_ch7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch7\(12),
      R => \^ad_reset\
    );
\ad_ch7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch7\(13),
      R => \^ad_reset\
    );
\ad_ch7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch7\(14),
      R => \^ad_reset\
    );
\ad_ch7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch7\(15),
      R => \^ad_reset\
    );
\ad_ch7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch7\(1),
      R => \^ad_reset\
    );
\ad_ch7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch7\(2),
      R => \^ad_reset\
    );
\ad_ch7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch7\(3),
      R => \^ad_reset\
    );
\ad_ch7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch7\(4),
      R => \^ad_reset\
    );
\ad_ch7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch7\(5),
      R => \^ad_reset\
    );
\ad_ch7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch7\(6),
      R => \^ad_reset\
    );
\ad_ch7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch7\(7),
      R => \^ad_reset\
    );
\ad_ch7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch7\(8),
      R => \^ad_reset\
    );
\ad_ch7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch7[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch7\(9),
      R => \^ad_reset\
    );
\ad_ch8[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \ad_ch3[15]_i_2_n_0\,
      I3 => state(0),
      I4 => state(1),
      O => \ad_ch8[15]_i_1_n_0\
    );
\ad_ch8_pre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(0),
      Q => ad_ch8_pre(0),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(10),
      Q => ad_ch8_pre(10),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(11),
      Q => ad_ch8_pre(11),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(12),
      Q => ad_ch8_pre(12),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(13),
      Q => ad_ch8_pre(13),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(14),
      Q => ad_ch8_pre(14),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(15),
      Q => ad_ch8_pre(15),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(1),
      Q => ad_ch8_pre(1),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(2),
      Q => ad_ch8_pre(2),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(3),
      Q => ad_ch8_pre(3),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(4),
      Q => ad_ch8_pre(4),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(5),
      Q => ad_ch8_pre(5),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(6),
      Q => ad_ch8_pre(6),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(7),
      Q => ad_ch8_pre(7),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(8),
      Q => ad_ch8_pre(8),
      R => \^ad_reset\
    );
\ad_ch8_pre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^ad_ch8\(9),
      Q => ad_ch8_pre(9),
      R => \^ad_reset\
    );
\ad_ch8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(0),
      Q => \^ad_ch8\(0),
      R => \^ad_reset\
    );
\ad_ch8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(10),
      Q => \^ad_ch8\(10),
      R => \^ad_reset\
    );
\ad_ch8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(11),
      Q => \^ad_ch8\(11),
      R => \^ad_reset\
    );
\ad_ch8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(12),
      Q => \^ad_ch8\(12),
      R => \^ad_reset\
    );
\ad_ch8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(13),
      Q => \^ad_ch8\(13),
      R => \^ad_reset\
    );
\ad_ch8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(14),
      Q => \^ad_ch8\(14),
      R => \^ad_reset\
    );
\ad_ch8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(15),
      Q => \^ad_ch8\(15),
      R => \^ad_reset\
    );
\ad_ch8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(1),
      Q => \^ad_ch8\(1),
      R => \^ad_reset\
    );
\ad_ch8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(2),
      Q => \^ad_ch8\(2),
      R => \^ad_reset\
    );
\ad_ch8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(3),
      Q => \^ad_ch8\(3),
      R => \^ad_reset\
    );
\ad_ch8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(4),
      Q => \^ad_ch8\(4),
      R => \^ad_reset\
    );
\ad_ch8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(5),
      Q => \^ad_ch8\(5),
      R => \^ad_reset\
    );
\ad_ch8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(6),
      Q => \^ad_ch8\(6),
      R => \^ad_reset\
    );
\ad_ch8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(7),
      Q => \^ad_ch8\(7),
      R => \^ad_reset\
    );
\ad_ch8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(8),
      Q => \^ad_ch8\(8),
      R => \^ad_reset\
    );
\ad_ch8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch8[15]_i_1_n_0\,
      D => ad_data(9),
      Q => \^ad_ch8\(9),
      R => \^ad_reset\
    );
ad_convstab_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB0000000B"
    )
        port map (
      I0 => ad_convstab_i_2_n_0,
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => \^ad_convstab\,
      O => ad_convstab_i_1_n_0
    );
ad_convstab_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[5]\,
      I2 => \i_reg_n_0_[2]\,
      I3 => \i_reg_n_0_[4]\,
      I4 => \i_reg_n_0_[1]\,
      I5 => \i_reg_n_0_[0]\,
      O => ad_convstab_i_2_n_0
    );
ad_convstab_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ad_convstab_i_1_n_0,
      Q => \^ad_convstab\,
      S => \^ad_reset\
    );
ad_cs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF1001"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => \^ad_cs\,
      O => ad_cs_i_1_n_0
    );
ad_cs_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ad_cs_i_1_n_0,
      Q => \^ad_cs\,
      S => \^ad_reset\
    );
ad_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAFF03AAAA03"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ad_rd\,
      O => ad_rd_i_1_n_0
    );
ad_rd_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ad_rd_i_1_n_0,
      Q => \^ad_rd\,
      S => \^ad_reset\
    );
ad_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => rst_cnt_reg(2),
      I1 => rst_cnt_reg(3),
      I2 => rst_cnt_reg(0),
      I3 => rst_cnt_reg(1),
      I4 => ad_reset_i_3_n_0,
      I5 => ad_reset_i_4_n_0,
      O => sel
    );
ad_reset_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => ad_reset_i_2_n_0
    );
ad_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rst_cnt_reg(14),
      I1 => rst_cnt_reg(15),
      I2 => rst_cnt_reg(12),
      I3 => rst_cnt_reg(13),
      I4 => rst_cnt_reg(11),
      I5 => rst_cnt_reg(10),
      O => ad_reset_i_3_n_0
    );
ad_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rst_cnt_reg(8),
      I1 => rst_cnt_reg(9),
      I2 => rst_cnt_reg(6),
      I3 => rst_cnt_reg(7),
      I4 => rst_cnt_reg(5),
      I5 => rst_cnt_reg(4),
      O => ad_reset_i_4_n_0
    );
ad_reset_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => ad_reset_i_2_n_0,
      D => sel,
      Q => \^ad_reset\
    );
\begin_moment_ch1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch1_reg1,
      I1 => begin_moment_ch1_reg115_in,
      O => \begin_moment_ch1_reg0__0\
    );
\begin_moment_ch1[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch1\(14),
      I2 => gate(15),
      I3 => \^ad_ch1\(15),
      O => \begin_moment_ch1[23]_i_10_n_0\
    );
\begin_moment_ch1[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch1\(12),
      I2 => \^ad_ch1\(13),
      I3 => gate(13),
      O => \begin_moment_ch1[23]_i_11_n_0\
    );
\begin_moment_ch1[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch1\(10),
      I2 => \^ad_ch1\(11),
      I3 => gate(11),
      O => \begin_moment_ch1[23]_i_12_n_0\
    );
\begin_moment_ch1[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch1\(8),
      I2 => \^ad_ch1\(9),
      I3 => gate(9),
      O => \begin_moment_ch1[23]_i_13_n_0\
    );
\begin_moment_ch1[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch1_pre(14),
      I2 => gate(15),
      I3 => ad_ch1_pre(15),
      O => \begin_moment_ch1[23]_i_15_n_0\
    );
\begin_moment_ch1[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch1_pre(12),
      I2 => ad_ch1_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch1[23]_i_16_n_0\
    );
\begin_moment_ch1[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch1_pre(10),
      I2 => ad_ch1_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch1[23]_i_17_n_0\
    );
\begin_moment_ch1[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch1_pre(8),
      I2 => ad_ch1_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch1[23]_i_18_n_0\
    );
\begin_moment_ch1[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(14),
      I1 => gate(14),
      I2 => ad_ch1_pre(15),
      I3 => gate(15),
      O => \begin_moment_ch1[23]_i_19_n_0\
    );
\begin_moment_ch1[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \begin_moment_ch1[23]_i_2_n_0\
    );
\begin_moment_ch1[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch1_pre(13),
      O => \begin_moment_ch1[23]_i_20_n_0\
    );
\begin_moment_ch1[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch1_pre(11),
      O => \begin_moment_ch1[23]_i_21_n_0\
    );
\begin_moment_ch1[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch1_pre(9),
      O => \begin_moment_ch1[23]_i_22_n_0\
    );
\begin_moment_ch1[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch1\(7),
      O => \begin_moment_ch1[23]_i_23_n_0\
    );
\begin_moment_ch1[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch1\(5),
      O => \begin_moment_ch1[23]_i_24_n_0\
    );
\begin_moment_ch1[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch1\(3),
      O => \begin_moment_ch1[23]_i_25_n_0\
    );
\begin_moment_ch1[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch1\(1),
      O => \begin_moment_ch1[23]_i_26_n_0\
    );
\begin_moment_ch1[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch1\(6),
      I2 => \^ad_ch1\(7),
      I3 => gate(7),
      O => \begin_moment_ch1[23]_i_27_n_0\
    );
\begin_moment_ch1[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch1\(4),
      I2 => \^ad_ch1\(5),
      I3 => gate(5),
      O => \begin_moment_ch1[23]_i_28_n_0\
    );
\begin_moment_ch1[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch1\(2),
      I2 => \^ad_ch1\(3),
      I3 => gate(3),
      O => \begin_moment_ch1[23]_i_29_n_0\
    );
\begin_moment_ch1[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch1\(0),
      I2 => \^ad_ch1\(1),
      I3 => gate(1),
      O => \begin_moment_ch1[23]_i_30_n_0\
    );
\begin_moment_ch1[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch1_pre(6),
      I2 => ad_ch1_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch1[23]_i_31_n_0\
    );
\begin_moment_ch1[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch1_pre(4),
      I2 => ad_ch1_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch1[23]_i_32_n_0\
    );
\begin_moment_ch1[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch1_pre(2),
      I2 => ad_ch1_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch1[23]_i_33_n_0\
    );
\begin_moment_ch1[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch1_pre(0),
      I2 => ad_ch1_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch1[23]_i_34_n_0\
    );
\begin_moment_ch1[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch1_pre(7),
      O => \begin_moment_ch1[23]_i_35_n_0\
    );
\begin_moment_ch1[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch1_pre(5),
      O => \begin_moment_ch1[23]_i_36_n_0\
    );
\begin_moment_ch1[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch1_pre(3),
      O => \begin_moment_ch1[23]_i_37_n_0\
    );
\begin_moment_ch1[23]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch1_pre(1),
      O => \begin_moment_ch1[23]_i_38_n_0\
    );
\begin_moment_ch1[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(14),
      I1 => gate(14),
      I2 => \^ad_ch1\(15),
      I3 => gate(15),
      O => \begin_moment_ch1[23]_i_6_n_0\
    );
\begin_moment_ch1[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch1\(13),
      O => \begin_moment_ch1[23]_i_7_n_0\
    );
\begin_moment_ch1[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch1\(11),
      O => \begin_moment_ch1[23]_i_8_n_0\
    );
\begin_moment_ch1[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch1\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch1\(9),
      O => \begin_moment_ch1[23]_i_9_n_0\
    );
begin_moment_ch1_reg0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_begin_moment_ch1_reg0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_begin_moment_ch1_reg0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_begin_moment_ch1_reg0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_begin_moment_ch1_reg0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_begin_moment_ch1_reg0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_begin_moment_ch1_reg0_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_begin_moment_ch1_reg0_P_UNCONNECTED(47 downto 33),
      P(32) => begin_moment_ch1_reg0_n_73,
      P(31) => begin_moment_ch1_reg0_n_74,
      P(30) => begin_moment_ch1_reg0_n_75,
      P(29) => begin_moment_ch1_reg0_n_76,
      P(28) => begin_moment_ch1_reg0_n_77,
      P(27) => begin_moment_ch1_reg0_n_78,
      P(26) => begin_moment_ch1_reg0_n_79,
      P(25) => begin_moment_ch1_reg0_n_80,
      P(24) => begin_moment_ch1_reg0_n_81,
      P(23) => begin_moment_ch1_reg0_n_82,
      P(22) => begin_moment_ch1_reg0_n_83,
      P(21) => begin_moment_ch1_reg0_n_84,
      P(20) => begin_moment_ch1_reg0_n_85,
      P(19) => begin_moment_ch1_reg0_n_86,
      P(18) => begin_moment_ch1_reg0_n_87,
      P(17) => begin_moment_ch1_reg0_n_88,
      P(16) => begin_moment_ch1_reg0_n_89,
      P(15) => begin_moment_ch1_reg0_n_90,
      P(14) => begin_moment_ch1_reg0_n_91,
      P(13) => begin_moment_ch1_reg0_n_92,
      P(12) => begin_moment_ch1_reg0_n_93,
      P(11) => begin_moment_ch1_reg0_n_94,
      P(10) => begin_moment_ch1_reg0_n_95,
      P(9) => begin_moment_ch1_reg0_n_96,
      P(8) => begin_moment_ch1_reg0_n_97,
      P(7) => begin_moment_ch1_reg0_n_98,
      P(6) => begin_moment_ch1_reg0_n_99,
      P(5) => begin_moment_ch1_reg0_n_100,
      P(4) => begin_moment_ch1_reg0_n_101,
      P(3) => begin_moment_ch1_reg0_n_102,
      P(2) => begin_moment_ch1_reg0_n_103,
      P(1) => begin_moment_ch1_reg0_n_104,
      P(0) => begin_moment_ch1_reg0_n_105,
      PATTERNBDETECT => NLW_begin_moment_ch1_reg0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_begin_moment_ch1_reg0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_begin_moment_ch1_reg0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_begin_moment_ch1_reg0_UNDERFLOW_UNCONNECTED
    );
begin_moment_ch1_reg0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => begin_moment_ch1_reg0_i_2_n_0,
      CO(3 downto 2) => NLW_begin_moment_ch1_reg0_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => begin_moment_ch1_reg0_i_1_n_2,
      CO(0) => begin_moment_ch1_reg0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sample_cnt(14 downto 13),
      O(3) => NLW_begin_moment_ch1_reg0_i_1_O_UNCONNECTED(3),
      O(2) => A(23),
      O(1 downto 0) => A(14 downto 13),
      S(3 downto 2) => B"01",
      S(1) => begin_moment_ch1_reg0_i_6_n_0,
      S(0) => begin_moment_ch1_reg0_i_7_n_0
    );
begin_moment_ch1_reg0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(10),
      O => begin_moment_ch1_reg0_i_10_n_0
    );
begin_moment_ch1_reg0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(9),
      O => begin_moment_ch1_reg0_i_11_n_0
    );
begin_moment_ch1_reg0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(8),
      O => begin_moment_ch1_reg0_i_12_n_0
    );
begin_moment_ch1_reg0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(7),
      O => begin_moment_ch1_reg0_i_13_n_0
    );
begin_moment_ch1_reg0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(6),
      O => begin_moment_ch1_reg0_i_14_n_0
    );
begin_moment_ch1_reg0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(5),
      O => begin_moment_ch1_reg0_i_15_n_0
    );
begin_moment_ch1_reg0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(4),
      O => begin_moment_ch1_reg0_i_16_n_0
    );
begin_moment_ch1_reg0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(3),
      O => begin_moment_ch1_reg0_i_17_n_0
    );
begin_moment_ch1_reg0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(2),
      O => begin_moment_ch1_reg0_i_18_n_0
    );
begin_moment_ch1_reg0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(1),
      O => begin_moment_ch1_reg0_i_19_n_0
    );
begin_moment_ch1_reg0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => begin_moment_ch1_reg0_i_3_n_0,
      CO(3) => begin_moment_ch1_reg0_i_2_n_0,
      CO(2) => begin_moment_ch1_reg0_i_2_n_1,
      CO(1) => begin_moment_ch1_reg0_i_2_n_2,
      CO(0) => begin_moment_ch1_reg0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sample_cnt(12 downto 9),
      O(3 downto 0) => A(12 downto 9),
      S(3) => begin_moment_ch1_reg0_i_8_n_0,
      S(2) => begin_moment_ch1_reg0_i_9_n_0,
      S(1) => begin_moment_ch1_reg0_i_10_n_0,
      S(0) => begin_moment_ch1_reg0_i_11_n_0
    );
begin_moment_ch1_reg0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => begin_moment_ch1_reg0_i_4_n_0,
      CO(3) => begin_moment_ch1_reg0_i_3_n_0,
      CO(2) => begin_moment_ch1_reg0_i_3_n_1,
      CO(1) => begin_moment_ch1_reg0_i_3_n_2,
      CO(0) => begin_moment_ch1_reg0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sample_cnt(8 downto 5),
      O(3 downto 0) => A(8 downto 5),
      S(3) => begin_moment_ch1_reg0_i_12_n_0,
      S(2) => begin_moment_ch1_reg0_i_13_n_0,
      S(1) => begin_moment_ch1_reg0_i_14_n_0,
      S(0) => begin_moment_ch1_reg0_i_15_n_0
    );
begin_moment_ch1_reg0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => begin_moment_ch1_reg0_i_4_n_0,
      CO(2) => begin_moment_ch1_reg0_i_4_n_1,
      CO(1) => begin_moment_ch1_reg0_i_4_n_2,
      CO(0) => begin_moment_ch1_reg0_i_4_n_3,
      CYINIT => sample_cnt(0),
      DI(3 downto 0) => sample_cnt(4 downto 1),
      O(3 downto 0) => A(4 downto 1),
      S(3) => begin_moment_ch1_reg0_i_16_n_0,
      S(2) => begin_moment_ch1_reg0_i_17_n_0,
      S(1) => begin_moment_ch1_reg0_i_18_n_0,
      S(0) => begin_moment_ch1_reg0_i_19_n_0
    );
begin_moment_ch1_reg0_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(0),
      O => A(0)
    );
begin_moment_ch1_reg0_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(14),
      O => begin_moment_ch1_reg0_i_6_n_0
    );
begin_moment_ch1_reg0_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(13),
      O => begin_moment_ch1_reg0_i_7_n_0
    );
begin_moment_ch1_reg0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(12),
      O => begin_moment_ch1_reg0_i_8_n_0
    );
begin_moment_ch1_reg0_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_cnt(11),
      O => begin_moment_ch1_reg0_i_9_n_0
    );
\begin_moment_ch1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch1(0)
    );
\begin_moment_ch1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch1(10)
    );
\begin_moment_ch1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch1(11)
    );
\begin_moment_ch1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch1(12)
    );
\begin_moment_ch1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch1(13)
    );
\begin_moment_ch1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch1(14)
    );
\begin_moment_ch1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch1(15)
    );
\begin_moment_ch1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch1(16)
    );
\begin_moment_ch1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch1(17)
    );
\begin_moment_ch1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch1(18)
    );
\begin_moment_ch1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch1(19)
    );
\begin_moment_ch1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch1(1)
    );
\begin_moment_ch1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch1(20)
    );
\begin_moment_ch1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch1(21)
    );
\begin_moment_ch1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch1(22)
    );
\begin_moment_ch1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch1(23)
    );
\begin_moment_ch1_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch1_reg[23]_i_14_n_0\,
      CO(2) => \begin_moment_ch1_reg[23]_i_14_n_1\,
      CO(1) => \begin_moment_ch1_reg[23]_i_14_n_2\,
      CO(0) => \begin_moment_ch1_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch1[23]_i_31_n_0\,
      DI(2) => \begin_moment_ch1[23]_i_32_n_0\,
      DI(1) => \begin_moment_ch1[23]_i_33_n_0\,
      DI(0) => \begin_moment_ch1[23]_i_34_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch1_reg[23]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch1[23]_i_35_n_0\,
      S(2) => \begin_moment_ch1[23]_i_36_n_0\,
      S(1) => \begin_moment_ch1[23]_i_37_n_0\,
      S(0) => \begin_moment_ch1[23]_i_38_n_0\
    );
\begin_moment_ch1_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch1_reg[23]_i_5_n_0\,
      CO(3) => begin_moment_ch1_reg1,
      CO(2) => \begin_moment_ch1_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch1_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch1_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch1[23]_i_6_n_0\,
      DI(2) => \begin_moment_ch1[23]_i_7_n_0\,
      DI(1) => \begin_moment_ch1[23]_i_8_n_0\,
      DI(0) => \begin_moment_ch1[23]_i_9_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch1_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch1[23]_i_10_n_0\,
      S(2) => \begin_moment_ch1[23]_i_11_n_0\,
      S(1) => \begin_moment_ch1[23]_i_12_n_0\,
      S(0) => \begin_moment_ch1[23]_i_13_n_0\
    );
\begin_moment_ch1_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch1_reg[23]_i_14_n_0\,
      CO(3) => begin_moment_ch1_reg115_in,
      CO(2) => \begin_moment_ch1_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch1_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch1_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch1[23]_i_15_n_0\,
      DI(2) => \begin_moment_ch1[23]_i_16_n_0\,
      DI(1) => \begin_moment_ch1[23]_i_17_n_0\,
      DI(0) => \begin_moment_ch1[23]_i_18_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch1_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch1[23]_i_19_n_0\,
      S(2) => \begin_moment_ch1[23]_i_20_n_0\,
      S(1) => \begin_moment_ch1[23]_i_21_n_0\,
      S(0) => \begin_moment_ch1[23]_i_22_n_0\
    );
\begin_moment_ch1_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch1_reg[23]_i_5_n_0\,
      CO(2) => \begin_moment_ch1_reg[23]_i_5_n_1\,
      CO(1) => \begin_moment_ch1_reg[23]_i_5_n_2\,
      CO(0) => \begin_moment_ch1_reg[23]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch1[23]_i_23_n_0\,
      DI(2) => \begin_moment_ch1[23]_i_24_n_0\,
      DI(1) => \begin_moment_ch1[23]_i_25_n_0\,
      DI(0) => \begin_moment_ch1[23]_i_26_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch1_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch1[23]_i_27_n_0\,
      S(2) => \begin_moment_ch1[23]_i_28_n_0\,
      S(1) => \begin_moment_ch1[23]_i_29_n_0\,
      S(0) => \begin_moment_ch1[23]_i_30_n_0\
    );
\begin_moment_ch1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch1(2)
    );
\begin_moment_ch1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch1(3)
    );
\begin_moment_ch1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch1(4)
    );
\begin_moment_ch1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch1(5)
    );
\begin_moment_ch1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch1(6)
    );
\begin_moment_ch1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch1(7)
    );
\begin_moment_ch1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch1(8)
    );
\begin_moment_ch1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \begin_moment_ch1_reg0__0\,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch1(9)
    );
\begin_moment_ch2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch2_reg1,
      I1 => begin_moment_ch2_reg113_in,
      O => begin_moment_ch2_reg0
    );
\begin_moment_ch2[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch2\(12),
      I2 => \^ad_ch2\(13),
      I3 => gate(13),
      O => \begin_moment_ch2[23]_i_10_n_0\
    );
\begin_moment_ch2[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch2\(10),
      I2 => \^ad_ch2\(11),
      I3 => gate(11),
      O => \begin_moment_ch2[23]_i_11_n_0\
    );
\begin_moment_ch2[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch2\(8),
      I2 => \^ad_ch2\(9),
      I3 => gate(9),
      O => \begin_moment_ch2[23]_i_12_n_0\
    );
\begin_moment_ch2[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch2_pre(14),
      I2 => gate(15),
      I3 => ad_ch2_pre(15),
      O => \begin_moment_ch2[23]_i_14_n_0\
    );
\begin_moment_ch2[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch2_pre(12),
      I2 => ad_ch2_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch2[23]_i_15_n_0\
    );
\begin_moment_ch2[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch2_pre(10),
      I2 => ad_ch2_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch2[23]_i_16_n_0\
    );
\begin_moment_ch2[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch2_pre(8),
      I2 => ad_ch2_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch2[23]_i_17_n_0\
    );
\begin_moment_ch2[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(14),
      I1 => gate(14),
      I2 => ad_ch2_pre(15),
      I3 => gate(15),
      O => \begin_moment_ch2[23]_i_18_n_0\
    );
\begin_moment_ch2[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch2_pre(13),
      O => \begin_moment_ch2[23]_i_19_n_0\
    );
\begin_moment_ch2[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch2_pre(11),
      O => \begin_moment_ch2[23]_i_20_n_0\
    );
\begin_moment_ch2[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch2_pre(9),
      O => \begin_moment_ch2[23]_i_21_n_0\
    );
\begin_moment_ch2[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch2\(7),
      O => \begin_moment_ch2[23]_i_22_n_0\
    );
\begin_moment_ch2[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch2\(5),
      O => \begin_moment_ch2[23]_i_23_n_0\
    );
\begin_moment_ch2[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch2\(3),
      O => \begin_moment_ch2[23]_i_24_n_0\
    );
\begin_moment_ch2[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch2\(1),
      O => \begin_moment_ch2[23]_i_25_n_0\
    );
\begin_moment_ch2[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch2\(6),
      I2 => \^ad_ch2\(7),
      I3 => gate(7),
      O => \begin_moment_ch2[23]_i_26_n_0\
    );
\begin_moment_ch2[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch2\(4),
      I2 => \^ad_ch2\(5),
      I3 => gate(5),
      O => \begin_moment_ch2[23]_i_27_n_0\
    );
\begin_moment_ch2[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch2\(2),
      I2 => \^ad_ch2\(3),
      I3 => gate(3),
      O => \begin_moment_ch2[23]_i_28_n_0\
    );
\begin_moment_ch2[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch2\(0),
      I2 => \^ad_ch2\(1),
      I3 => gate(1),
      O => \begin_moment_ch2[23]_i_29_n_0\
    );
\begin_moment_ch2[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch2_pre(6),
      I2 => ad_ch2_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch2[23]_i_30_n_0\
    );
\begin_moment_ch2[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch2_pre(4),
      I2 => ad_ch2_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch2[23]_i_31_n_0\
    );
\begin_moment_ch2[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch2_pre(2),
      I2 => ad_ch2_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch2[23]_i_32_n_0\
    );
\begin_moment_ch2[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch2_pre(0),
      I2 => ad_ch2_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch2[23]_i_33_n_0\
    );
\begin_moment_ch2[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch2_pre(7),
      O => \begin_moment_ch2[23]_i_34_n_0\
    );
\begin_moment_ch2[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch2_pre(5),
      O => \begin_moment_ch2[23]_i_35_n_0\
    );
\begin_moment_ch2[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch2_pre(3),
      O => \begin_moment_ch2[23]_i_36_n_0\
    );
\begin_moment_ch2[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch2_pre(1),
      O => \begin_moment_ch2[23]_i_37_n_0\
    );
\begin_moment_ch2[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(14),
      I1 => gate(14),
      I2 => \^ad_ch2\(15),
      I3 => gate(15),
      O => \begin_moment_ch2[23]_i_5_n_0\
    );
\begin_moment_ch2[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch2\(13),
      O => \begin_moment_ch2[23]_i_6_n_0\
    );
\begin_moment_ch2[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch2\(11),
      O => \begin_moment_ch2[23]_i_7_n_0\
    );
\begin_moment_ch2[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch2\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch2\(9),
      O => \begin_moment_ch2[23]_i_8_n_0\
    );
\begin_moment_ch2[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch2\(14),
      I2 => gate(15),
      I3 => \^ad_ch2\(15),
      O => \begin_moment_ch2[23]_i_9_n_0\
    );
\begin_moment_ch2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch2(0)
    );
\begin_moment_ch2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch2(10)
    );
\begin_moment_ch2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch2(11)
    );
\begin_moment_ch2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch2(12)
    );
\begin_moment_ch2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch2(13)
    );
\begin_moment_ch2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch2(14)
    );
\begin_moment_ch2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch2(15)
    );
\begin_moment_ch2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch2(16)
    );
\begin_moment_ch2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch2(17)
    );
\begin_moment_ch2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch2(18)
    );
\begin_moment_ch2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch2(19)
    );
\begin_moment_ch2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch2(1)
    );
\begin_moment_ch2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch2(20)
    );
\begin_moment_ch2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch2(21)
    );
\begin_moment_ch2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch2(22)
    );
\begin_moment_ch2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch2(23)
    );
\begin_moment_ch2_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch2_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch2_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch2_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch2_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch2[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch2[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch2[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch2[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch2_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch2[23]_i_34_n_0\,
      S(2) => \begin_moment_ch2[23]_i_35_n_0\,
      S(1) => \begin_moment_ch2[23]_i_36_n_0\,
      S(0) => \begin_moment_ch2[23]_i_37_n_0\
    );
\begin_moment_ch2_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch2_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch2_reg1,
      CO(2) => \begin_moment_ch2_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch2_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch2_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch2[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch2[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch2[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch2[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch2_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch2[23]_i_9_n_0\,
      S(2) => \begin_moment_ch2[23]_i_10_n_0\,
      S(1) => \begin_moment_ch2[23]_i_11_n_0\,
      S(0) => \begin_moment_ch2[23]_i_12_n_0\
    );
\begin_moment_ch2_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch2_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch2_reg113_in,
      CO(2) => \begin_moment_ch2_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch2_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch2_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch2[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch2[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch2[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch2[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch2_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch2[23]_i_18_n_0\,
      S(2) => \begin_moment_ch2[23]_i_19_n_0\,
      S(1) => \begin_moment_ch2[23]_i_20_n_0\,
      S(0) => \begin_moment_ch2[23]_i_21_n_0\
    );
\begin_moment_ch2_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch2_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch2_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch2_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch2_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch2[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch2[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch2[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch2[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch2_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch2[23]_i_26_n_0\,
      S(2) => \begin_moment_ch2[23]_i_27_n_0\,
      S(1) => \begin_moment_ch2[23]_i_28_n_0\,
      S(0) => \begin_moment_ch2[23]_i_29_n_0\
    );
\begin_moment_ch2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch2(2)
    );
\begin_moment_ch2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch2(3)
    );
\begin_moment_ch2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch2(4)
    );
\begin_moment_ch2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch2(5)
    );
\begin_moment_ch2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch2(6)
    );
\begin_moment_ch2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch2(7)
    );
\begin_moment_ch2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch2(8)
    );
\begin_moment_ch2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch2_reg0,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch2(9)
    );
\begin_moment_ch3[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch31,
      I1 => begin_moment_ch3111_in,
      O => begin_moment_ch30
    );
\begin_moment_ch3[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch3\(13),
      O => \begin_moment_ch3[23]_i_10_n_0\
    );
\begin_moment_ch3[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch3\(11),
      O => \begin_moment_ch3[23]_i_11_n_0\
    );
\begin_moment_ch3[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch3\(9),
      O => \begin_moment_ch3[23]_i_12_n_0\
    );
\begin_moment_ch3[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch3_pre(14),
      I2 => gate(15),
      I3 => ad_ch3_pre(15),
      O => \begin_moment_ch3[23]_i_14_n_0\
    );
\begin_moment_ch3[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch3_pre(12),
      I2 => ad_ch3_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch3[23]_i_15_n_0\
    );
\begin_moment_ch3[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch3_pre(10),
      I2 => ad_ch3_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch3[23]_i_16_n_0\
    );
\begin_moment_ch3[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch3_pre(8),
      I2 => ad_ch3_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch3[23]_i_17_n_0\
    );
\begin_moment_ch3[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch3_pre(14),
      I2 => gate(15),
      I3 => ad_ch3_pre(15),
      O => \begin_moment_ch3[23]_i_18_n_0\
    );
\begin_moment_ch3[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch3_pre(12),
      I2 => ad_ch3_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch3[23]_i_19_n_0\
    );
\begin_moment_ch3[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch3_pre(10),
      I2 => ad_ch3_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch3[23]_i_20_n_0\
    );
\begin_moment_ch3[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch3_pre(8),
      I2 => ad_ch3_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch3[23]_i_21_n_0\
    );
\begin_moment_ch3[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch3\(7),
      O => \begin_moment_ch3[23]_i_22_n_0\
    );
\begin_moment_ch3[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch3\(5),
      O => \begin_moment_ch3[23]_i_23_n_0\
    );
\begin_moment_ch3[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch3\(3),
      O => \begin_moment_ch3[23]_i_24_n_0\
    );
\begin_moment_ch3[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch3\(1),
      O => \begin_moment_ch3[23]_i_25_n_0\
    );
\begin_moment_ch3[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch3\(7),
      O => \begin_moment_ch3[23]_i_26_n_0\
    );
\begin_moment_ch3[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch3\(5),
      O => \begin_moment_ch3[23]_i_27_n_0\
    );
\begin_moment_ch3[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch3\(3),
      O => \begin_moment_ch3[23]_i_28_n_0\
    );
\begin_moment_ch3[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch3\(1),
      O => \begin_moment_ch3[23]_i_29_n_0\
    );
\begin_moment_ch3[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch3_pre(6),
      I2 => ad_ch3_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch3[23]_i_30_n_0\
    );
\begin_moment_ch3[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch3_pre(4),
      I2 => ad_ch3_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch3[23]_i_31_n_0\
    );
\begin_moment_ch3[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch3_pre(2),
      I2 => ad_ch3_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch3[23]_i_32_n_0\
    );
\begin_moment_ch3[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch3_pre(0),
      I2 => ad_ch3_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch3[23]_i_33_n_0\
    );
\begin_moment_ch3[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch3_pre(6),
      I2 => ad_ch3_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch3[23]_i_34_n_0\
    );
\begin_moment_ch3[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch3_pre(4),
      I2 => ad_ch3_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch3[23]_i_35_n_0\
    );
\begin_moment_ch3[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch3_pre(2),
      I2 => ad_ch3_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch3[23]_i_36_n_0\
    );
\begin_moment_ch3[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch3_pre(0),
      I2 => ad_ch3_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch3[23]_i_37_n_0\
    );
\begin_moment_ch3[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(14),
      I1 => gate(14),
      I2 => \^ad_ch3\(15),
      I3 => gate(15),
      O => \begin_moment_ch3[23]_i_5_n_0\
    );
\begin_moment_ch3[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch3\(13),
      O => \begin_moment_ch3[23]_i_6_n_0\
    );
\begin_moment_ch3[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch3\(11),
      O => \begin_moment_ch3[23]_i_7_n_0\
    );
\begin_moment_ch3[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch3\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch3\(9),
      O => \begin_moment_ch3[23]_i_8_n_0\
    );
\begin_moment_ch3[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(14),
      I1 => gate(14),
      I2 => \^ad_ch3\(15),
      I3 => gate(15),
      O => \begin_moment_ch3[23]_i_9_n_0\
    );
\begin_moment_ch3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch3(0)
    );
\begin_moment_ch3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch3(10)
    );
\begin_moment_ch3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch3(11)
    );
\begin_moment_ch3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch3(12)
    );
\begin_moment_ch3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch3(13)
    );
\begin_moment_ch3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch3(14)
    );
\begin_moment_ch3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch3(15)
    );
\begin_moment_ch3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch3(16)
    );
\begin_moment_ch3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch3(17)
    );
\begin_moment_ch3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch3(18)
    );
\begin_moment_ch3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch3(19)
    );
\begin_moment_ch3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch3(1)
    );
\begin_moment_ch3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch3(20)
    );
\begin_moment_ch3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch3(21)
    );
\begin_moment_ch3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch3(22)
    );
\begin_moment_ch3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch3(23)
    );
\begin_moment_ch3_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch3_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch3_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch3_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch3_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch3[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch3[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch3[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch3[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch3_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch3[23]_i_34_n_0\,
      S(2) => \begin_moment_ch3[23]_i_35_n_0\,
      S(1) => \begin_moment_ch3[23]_i_36_n_0\,
      S(0) => \begin_moment_ch3[23]_i_37_n_0\
    );
\begin_moment_ch3_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch3_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch31,
      CO(2) => \begin_moment_ch3_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch3_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch3_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch3[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch3[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch3[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch3[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch3_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch3[23]_i_9_n_0\,
      S(2) => \begin_moment_ch3[23]_i_10_n_0\,
      S(1) => \begin_moment_ch3[23]_i_11_n_0\,
      S(0) => \begin_moment_ch3[23]_i_12_n_0\
    );
\begin_moment_ch3_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch3_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch3111_in,
      CO(2) => \begin_moment_ch3_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch3_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch3_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch3[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch3[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch3[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch3[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch3_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch3[23]_i_18_n_0\,
      S(2) => \begin_moment_ch3[23]_i_19_n_0\,
      S(1) => \begin_moment_ch3[23]_i_20_n_0\,
      S(0) => \begin_moment_ch3[23]_i_21_n_0\
    );
\begin_moment_ch3_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch3_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch3_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch3_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch3_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch3[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch3[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch3[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch3[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch3_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch3[23]_i_26_n_0\,
      S(2) => \begin_moment_ch3[23]_i_27_n_0\,
      S(1) => \begin_moment_ch3[23]_i_28_n_0\,
      S(0) => \begin_moment_ch3[23]_i_29_n_0\
    );
\begin_moment_ch3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch3(2)
    );
\begin_moment_ch3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch3(3)
    );
\begin_moment_ch3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch3(4)
    );
\begin_moment_ch3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch3(5)
    );
\begin_moment_ch3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch3(6)
    );
\begin_moment_ch3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch3(7)
    );
\begin_moment_ch3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch3(8)
    );
\begin_moment_ch3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch30,
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch3(9)
    );
\begin_moment_ch4[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch41,
      I1 => begin_moment_ch419_in,
      O => begin_moment_ch40
    );
\begin_moment_ch4[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch4\(13),
      O => \begin_moment_ch4[23]_i_10_n_0\
    );
\begin_moment_ch4[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch4\(11),
      O => \begin_moment_ch4[23]_i_11_n_0\
    );
\begin_moment_ch4[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch4\(9),
      O => \begin_moment_ch4[23]_i_12_n_0\
    );
\begin_moment_ch4[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch4_pre(14),
      I2 => gate(15),
      I3 => ad_ch4_pre(15),
      O => \begin_moment_ch4[23]_i_14_n_0\
    );
\begin_moment_ch4[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch4_pre(12),
      I2 => ad_ch4_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch4[23]_i_15_n_0\
    );
\begin_moment_ch4[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch4_pre(10),
      I2 => ad_ch4_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch4[23]_i_16_n_0\
    );
\begin_moment_ch4[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch4_pre(8),
      I2 => ad_ch4_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch4[23]_i_17_n_0\
    );
\begin_moment_ch4[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch4_pre(14),
      I2 => gate(15),
      I3 => ad_ch4_pre(15),
      O => \begin_moment_ch4[23]_i_18_n_0\
    );
\begin_moment_ch4[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch4_pre(12),
      I2 => ad_ch4_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch4[23]_i_19_n_0\
    );
\begin_moment_ch4[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch4_pre(10),
      I2 => ad_ch4_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch4[23]_i_20_n_0\
    );
\begin_moment_ch4[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch4_pre(8),
      I2 => ad_ch4_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch4[23]_i_21_n_0\
    );
\begin_moment_ch4[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch4\(7),
      O => \begin_moment_ch4[23]_i_22_n_0\
    );
\begin_moment_ch4[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch4\(5),
      O => \begin_moment_ch4[23]_i_23_n_0\
    );
\begin_moment_ch4[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch4\(3),
      O => \begin_moment_ch4[23]_i_24_n_0\
    );
\begin_moment_ch4[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch4\(1),
      O => \begin_moment_ch4[23]_i_25_n_0\
    );
\begin_moment_ch4[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch4\(7),
      O => \begin_moment_ch4[23]_i_26_n_0\
    );
\begin_moment_ch4[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch4\(5),
      O => \begin_moment_ch4[23]_i_27_n_0\
    );
\begin_moment_ch4[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch4\(3),
      O => \begin_moment_ch4[23]_i_28_n_0\
    );
\begin_moment_ch4[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch4\(1),
      O => \begin_moment_ch4[23]_i_29_n_0\
    );
\begin_moment_ch4[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch4_pre(6),
      I2 => ad_ch4_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch4[23]_i_30_n_0\
    );
\begin_moment_ch4[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch4_pre(4),
      I2 => ad_ch4_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch4[23]_i_31_n_0\
    );
\begin_moment_ch4[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch4_pre(2),
      I2 => ad_ch4_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch4[23]_i_32_n_0\
    );
\begin_moment_ch4[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch4_pre(0),
      I2 => ad_ch4_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch4[23]_i_33_n_0\
    );
\begin_moment_ch4[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch4_pre(6),
      I2 => ad_ch4_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch4[23]_i_34_n_0\
    );
\begin_moment_ch4[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch4_pre(4),
      I2 => ad_ch4_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch4[23]_i_35_n_0\
    );
\begin_moment_ch4[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch4_pre(2),
      I2 => ad_ch4_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch4[23]_i_36_n_0\
    );
\begin_moment_ch4[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch4_pre(0),
      I2 => ad_ch4_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch4[23]_i_37_n_0\
    );
\begin_moment_ch4[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(14),
      I1 => gate(14),
      I2 => \^ad_ch4\(15),
      I3 => gate(15),
      O => \begin_moment_ch4[23]_i_5_n_0\
    );
\begin_moment_ch4[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch4\(13),
      O => \begin_moment_ch4[23]_i_6_n_0\
    );
\begin_moment_ch4[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch4\(11),
      O => \begin_moment_ch4[23]_i_7_n_0\
    );
\begin_moment_ch4[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch4\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch4\(9),
      O => \begin_moment_ch4[23]_i_8_n_0\
    );
\begin_moment_ch4[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(14),
      I1 => gate(14),
      I2 => \^ad_ch4\(15),
      I3 => gate(15),
      O => \begin_moment_ch4[23]_i_9_n_0\
    );
\begin_moment_ch4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch4(0)
    );
\begin_moment_ch4_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch4(10)
    );
\begin_moment_ch4_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch4(11)
    );
\begin_moment_ch4_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch4(12)
    );
\begin_moment_ch4_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch4(13)
    );
\begin_moment_ch4_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch4(14)
    );
\begin_moment_ch4_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch4(15)
    );
\begin_moment_ch4_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch4(16)
    );
\begin_moment_ch4_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch4(17)
    );
\begin_moment_ch4_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch4(18)
    );
\begin_moment_ch4_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch4(19)
    );
\begin_moment_ch4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch4(1)
    );
\begin_moment_ch4_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch4(20)
    );
\begin_moment_ch4_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch4(21)
    );
\begin_moment_ch4_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch4(22)
    );
\begin_moment_ch4_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch4(23)
    );
\begin_moment_ch4_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch4_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch4_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch4_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch4_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch4[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch4[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch4[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch4[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch4_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch4[23]_i_34_n_0\,
      S(2) => \begin_moment_ch4[23]_i_35_n_0\,
      S(1) => \begin_moment_ch4[23]_i_36_n_0\,
      S(0) => \begin_moment_ch4[23]_i_37_n_0\
    );
\begin_moment_ch4_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch4_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch41,
      CO(2) => \begin_moment_ch4_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch4_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch4_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch4[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch4[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch4[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch4[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch4_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch4[23]_i_9_n_0\,
      S(2) => \begin_moment_ch4[23]_i_10_n_0\,
      S(1) => \begin_moment_ch4[23]_i_11_n_0\,
      S(0) => \begin_moment_ch4[23]_i_12_n_0\
    );
\begin_moment_ch4_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch4_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch419_in,
      CO(2) => \begin_moment_ch4_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch4_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch4_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch4[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch4[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch4[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch4[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch4_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch4[23]_i_18_n_0\,
      S(2) => \begin_moment_ch4[23]_i_19_n_0\,
      S(1) => \begin_moment_ch4[23]_i_20_n_0\,
      S(0) => \begin_moment_ch4[23]_i_21_n_0\
    );
\begin_moment_ch4_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch4_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch4_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch4_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch4_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch4[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch4[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch4[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch4[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch4_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch4[23]_i_26_n_0\,
      S(2) => \begin_moment_ch4[23]_i_27_n_0\,
      S(1) => \begin_moment_ch4[23]_i_28_n_0\,
      S(0) => \begin_moment_ch4[23]_i_29_n_0\
    );
\begin_moment_ch4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch4(2)
    );
\begin_moment_ch4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch4(3)
    );
\begin_moment_ch4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch4(4)
    );
\begin_moment_ch4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch4(5)
    );
\begin_moment_ch4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch4(6)
    );
\begin_moment_ch4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch4(7)
    );
\begin_moment_ch4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch4(8)
    );
\begin_moment_ch4_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch40,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch4(9)
    );
\begin_moment_ch5[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch51,
      I1 => begin_moment_ch517_in,
      O => begin_moment_ch50
    );
\begin_moment_ch5[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch5\(13),
      O => \begin_moment_ch5[23]_i_10_n_0\
    );
\begin_moment_ch5[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch5\(11),
      O => \begin_moment_ch5[23]_i_11_n_0\
    );
\begin_moment_ch5[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch5\(9),
      O => \begin_moment_ch5[23]_i_12_n_0\
    );
\begin_moment_ch5[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch5_pre(14),
      I2 => gate(15),
      I3 => ad_ch5_pre(15),
      O => \begin_moment_ch5[23]_i_14_n_0\
    );
\begin_moment_ch5[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch5_pre(12),
      I2 => ad_ch5_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch5[23]_i_15_n_0\
    );
\begin_moment_ch5[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch5_pre(10),
      I2 => ad_ch5_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch5[23]_i_16_n_0\
    );
\begin_moment_ch5[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch5_pre(8),
      I2 => ad_ch5_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch5[23]_i_17_n_0\
    );
\begin_moment_ch5[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch5_pre(14),
      I2 => gate(15),
      I3 => ad_ch5_pre(15),
      O => \begin_moment_ch5[23]_i_18_n_0\
    );
\begin_moment_ch5[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch5_pre(12),
      I2 => ad_ch5_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch5[23]_i_19_n_0\
    );
\begin_moment_ch5[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch5_pre(10),
      I2 => ad_ch5_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch5[23]_i_20_n_0\
    );
\begin_moment_ch5[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch5_pre(8),
      I2 => ad_ch5_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch5[23]_i_21_n_0\
    );
\begin_moment_ch5[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch5\(7),
      O => \begin_moment_ch5[23]_i_22_n_0\
    );
\begin_moment_ch5[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch5\(5),
      O => \begin_moment_ch5[23]_i_23_n_0\
    );
\begin_moment_ch5[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch5\(3),
      O => \begin_moment_ch5[23]_i_24_n_0\
    );
\begin_moment_ch5[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch5\(1),
      O => \begin_moment_ch5[23]_i_25_n_0\
    );
\begin_moment_ch5[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch5\(7),
      O => \begin_moment_ch5[23]_i_26_n_0\
    );
\begin_moment_ch5[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch5\(5),
      O => \begin_moment_ch5[23]_i_27_n_0\
    );
\begin_moment_ch5[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch5\(3),
      O => \begin_moment_ch5[23]_i_28_n_0\
    );
\begin_moment_ch5[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch5\(1),
      O => \begin_moment_ch5[23]_i_29_n_0\
    );
\begin_moment_ch5[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch5_pre(6),
      I2 => ad_ch5_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch5[23]_i_30_n_0\
    );
\begin_moment_ch5[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch5_pre(4),
      I2 => ad_ch5_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch5[23]_i_31_n_0\
    );
\begin_moment_ch5[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch5_pre(2),
      I2 => ad_ch5_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch5[23]_i_32_n_0\
    );
\begin_moment_ch5[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch5_pre(0),
      I2 => ad_ch5_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch5[23]_i_33_n_0\
    );
\begin_moment_ch5[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch5_pre(6),
      I2 => ad_ch5_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch5[23]_i_34_n_0\
    );
\begin_moment_ch5[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch5_pre(4),
      I2 => ad_ch5_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch5[23]_i_35_n_0\
    );
\begin_moment_ch5[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch5_pre(2),
      I2 => ad_ch5_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch5[23]_i_36_n_0\
    );
\begin_moment_ch5[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch5_pre(0),
      I2 => ad_ch5_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch5[23]_i_37_n_0\
    );
\begin_moment_ch5[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(14),
      I1 => gate(14),
      I2 => \^ad_ch5\(15),
      I3 => gate(15),
      O => \begin_moment_ch5[23]_i_5_n_0\
    );
\begin_moment_ch5[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch5\(13),
      O => \begin_moment_ch5[23]_i_6_n_0\
    );
\begin_moment_ch5[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch5\(11),
      O => \begin_moment_ch5[23]_i_7_n_0\
    );
\begin_moment_ch5[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch5\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch5\(9),
      O => \begin_moment_ch5[23]_i_8_n_0\
    );
\begin_moment_ch5[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(14),
      I1 => gate(14),
      I2 => \^ad_ch5\(15),
      I3 => gate(15),
      O => \begin_moment_ch5[23]_i_9_n_0\
    );
\begin_moment_ch5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch5(0)
    );
\begin_moment_ch5_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch5(10)
    );
\begin_moment_ch5_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch5(11)
    );
\begin_moment_ch5_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch5(12)
    );
\begin_moment_ch5_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch5(13)
    );
\begin_moment_ch5_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch5(14)
    );
\begin_moment_ch5_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch5(15)
    );
\begin_moment_ch5_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch5(16)
    );
\begin_moment_ch5_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch5(17)
    );
\begin_moment_ch5_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch5(18)
    );
\begin_moment_ch5_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch5(19)
    );
\begin_moment_ch5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch5(1)
    );
\begin_moment_ch5_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch5(20)
    );
\begin_moment_ch5_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch5(21)
    );
\begin_moment_ch5_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch5(22)
    );
\begin_moment_ch5_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch5(23)
    );
\begin_moment_ch5_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch5_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch5_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch5_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch5_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch5[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch5[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch5[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch5[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch5_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch5[23]_i_34_n_0\,
      S(2) => \begin_moment_ch5[23]_i_35_n_0\,
      S(1) => \begin_moment_ch5[23]_i_36_n_0\,
      S(0) => \begin_moment_ch5[23]_i_37_n_0\
    );
\begin_moment_ch5_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch5_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch51,
      CO(2) => \begin_moment_ch5_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch5_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch5_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch5[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch5[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch5[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch5[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch5_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch5[23]_i_9_n_0\,
      S(2) => \begin_moment_ch5[23]_i_10_n_0\,
      S(1) => \begin_moment_ch5[23]_i_11_n_0\,
      S(0) => \begin_moment_ch5[23]_i_12_n_0\
    );
\begin_moment_ch5_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch5_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch517_in,
      CO(2) => \begin_moment_ch5_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch5_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch5_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch5[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch5[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch5[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch5[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch5_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch5[23]_i_18_n_0\,
      S(2) => \begin_moment_ch5[23]_i_19_n_0\,
      S(1) => \begin_moment_ch5[23]_i_20_n_0\,
      S(0) => \begin_moment_ch5[23]_i_21_n_0\
    );
\begin_moment_ch5_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch5_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch5_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch5_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch5_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch5[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch5[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch5[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch5[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch5_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch5[23]_i_26_n_0\,
      S(2) => \begin_moment_ch5[23]_i_27_n_0\,
      S(1) => \begin_moment_ch5[23]_i_28_n_0\,
      S(0) => \begin_moment_ch5[23]_i_29_n_0\
    );
\begin_moment_ch5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch5(2)
    );
\begin_moment_ch5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch5(3)
    );
\begin_moment_ch5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch5(4)
    );
\begin_moment_ch5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch5(5)
    );
\begin_moment_ch5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch5(6)
    );
\begin_moment_ch5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch5(7)
    );
\begin_moment_ch5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch5(8)
    );
\begin_moment_ch5_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch50,
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch5(9)
    );
\begin_moment_ch6[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch61,
      I1 => begin_moment_ch615_in,
      O => begin_moment_ch60
    );
\begin_moment_ch6[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch6\(13),
      O => \begin_moment_ch6[23]_i_10_n_0\
    );
\begin_moment_ch6[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch6\(11),
      O => \begin_moment_ch6[23]_i_11_n_0\
    );
\begin_moment_ch6[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch6\(9),
      O => \begin_moment_ch6[23]_i_12_n_0\
    );
\begin_moment_ch6[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch6_pre(14),
      I2 => gate(15),
      I3 => ad_ch6_pre(15),
      O => \begin_moment_ch6[23]_i_14_n_0\
    );
\begin_moment_ch6[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch6_pre(12),
      I2 => ad_ch6_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch6[23]_i_15_n_0\
    );
\begin_moment_ch6[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch6_pre(10),
      I2 => ad_ch6_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch6[23]_i_16_n_0\
    );
\begin_moment_ch6[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch6_pre(8),
      I2 => ad_ch6_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch6[23]_i_17_n_0\
    );
\begin_moment_ch6[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch6_pre(14),
      I2 => gate(15),
      I3 => ad_ch6_pre(15),
      O => \begin_moment_ch6[23]_i_18_n_0\
    );
\begin_moment_ch6[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch6_pre(12),
      I2 => ad_ch6_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch6[23]_i_19_n_0\
    );
\begin_moment_ch6[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch6_pre(10),
      I2 => ad_ch6_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch6[23]_i_20_n_0\
    );
\begin_moment_ch6[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch6_pre(8),
      I2 => ad_ch6_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch6[23]_i_21_n_0\
    );
\begin_moment_ch6[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch6\(7),
      O => \begin_moment_ch6[23]_i_22_n_0\
    );
\begin_moment_ch6[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch6\(5),
      O => \begin_moment_ch6[23]_i_23_n_0\
    );
\begin_moment_ch6[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch6\(3),
      O => \begin_moment_ch6[23]_i_24_n_0\
    );
\begin_moment_ch6[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch6\(1),
      O => \begin_moment_ch6[23]_i_25_n_0\
    );
\begin_moment_ch6[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch6\(7),
      O => \begin_moment_ch6[23]_i_26_n_0\
    );
\begin_moment_ch6[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch6\(5),
      O => \begin_moment_ch6[23]_i_27_n_0\
    );
\begin_moment_ch6[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch6\(3),
      O => \begin_moment_ch6[23]_i_28_n_0\
    );
\begin_moment_ch6[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch6\(1),
      O => \begin_moment_ch6[23]_i_29_n_0\
    );
\begin_moment_ch6[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch6_pre(6),
      I2 => ad_ch6_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch6[23]_i_30_n_0\
    );
\begin_moment_ch6[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch6_pre(4),
      I2 => ad_ch6_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch6[23]_i_31_n_0\
    );
\begin_moment_ch6[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch6_pre(2),
      I2 => ad_ch6_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch6[23]_i_32_n_0\
    );
\begin_moment_ch6[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch6_pre(0),
      I2 => ad_ch6_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch6[23]_i_33_n_0\
    );
\begin_moment_ch6[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch6_pre(6),
      I2 => ad_ch6_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch6[23]_i_34_n_0\
    );
\begin_moment_ch6[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch6_pre(4),
      I2 => ad_ch6_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch6[23]_i_35_n_0\
    );
\begin_moment_ch6[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch6_pre(2),
      I2 => ad_ch6_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch6[23]_i_36_n_0\
    );
\begin_moment_ch6[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch6_pre(0),
      I2 => ad_ch6_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch6[23]_i_37_n_0\
    );
\begin_moment_ch6[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(14),
      I1 => gate(14),
      I2 => \^ad_ch6\(15),
      I3 => gate(15),
      O => \begin_moment_ch6[23]_i_5_n_0\
    );
\begin_moment_ch6[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch6\(13),
      O => \begin_moment_ch6[23]_i_6_n_0\
    );
\begin_moment_ch6[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch6\(11),
      O => \begin_moment_ch6[23]_i_7_n_0\
    );
\begin_moment_ch6[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch6\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch6\(9),
      O => \begin_moment_ch6[23]_i_8_n_0\
    );
\begin_moment_ch6[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(14),
      I1 => gate(14),
      I2 => \^ad_ch6\(15),
      I3 => gate(15),
      O => \begin_moment_ch6[23]_i_9_n_0\
    );
\begin_moment_ch6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch6(0)
    );
\begin_moment_ch6_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch6(10)
    );
\begin_moment_ch6_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch6(11)
    );
\begin_moment_ch6_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch6(12)
    );
\begin_moment_ch6_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch6(13)
    );
\begin_moment_ch6_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch6(14)
    );
\begin_moment_ch6_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch6(15)
    );
\begin_moment_ch6_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch6(16)
    );
\begin_moment_ch6_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch6(17)
    );
\begin_moment_ch6_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch6(18)
    );
\begin_moment_ch6_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch6(19)
    );
\begin_moment_ch6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch6(1)
    );
\begin_moment_ch6_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch6(20)
    );
\begin_moment_ch6_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch6(21)
    );
\begin_moment_ch6_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch6(22)
    );
\begin_moment_ch6_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch6(23)
    );
\begin_moment_ch6_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch6_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch6_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch6_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch6_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch6[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch6[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch6[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch6[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch6_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch6[23]_i_34_n_0\,
      S(2) => \begin_moment_ch6[23]_i_35_n_0\,
      S(1) => \begin_moment_ch6[23]_i_36_n_0\,
      S(0) => \begin_moment_ch6[23]_i_37_n_0\
    );
\begin_moment_ch6_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch6_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch61,
      CO(2) => \begin_moment_ch6_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch6_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch6_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch6[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch6[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch6[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch6[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch6_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch6[23]_i_9_n_0\,
      S(2) => \begin_moment_ch6[23]_i_10_n_0\,
      S(1) => \begin_moment_ch6[23]_i_11_n_0\,
      S(0) => \begin_moment_ch6[23]_i_12_n_0\
    );
\begin_moment_ch6_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch6_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch615_in,
      CO(2) => \begin_moment_ch6_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch6_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch6_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch6[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch6[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch6[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch6[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch6_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch6[23]_i_18_n_0\,
      S(2) => \begin_moment_ch6[23]_i_19_n_0\,
      S(1) => \begin_moment_ch6[23]_i_20_n_0\,
      S(0) => \begin_moment_ch6[23]_i_21_n_0\
    );
\begin_moment_ch6_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch6_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch6_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch6_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch6_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch6[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch6[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch6[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch6[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch6_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch6[23]_i_26_n_0\,
      S(2) => \begin_moment_ch6[23]_i_27_n_0\,
      S(1) => \begin_moment_ch6[23]_i_28_n_0\,
      S(0) => \begin_moment_ch6[23]_i_29_n_0\
    );
\begin_moment_ch6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch6(2)
    );
\begin_moment_ch6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch6(3)
    );
\begin_moment_ch6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch6(4)
    );
\begin_moment_ch6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch6(5)
    );
\begin_moment_ch6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch6(6)
    );
\begin_moment_ch6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch6(7)
    );
\begin_moment_ch6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch6(8)
    );
\begin_moment_ch6_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch60,
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch6(9)
    );
\begin_moment_ch7[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch7_reg1,
      I1 => begin_moment_ch7_reg13_in,
      O => begin_moment_ch7_reg0
    );
\begin_moment_ch7[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch7\(13),
      O => \begin_moment_ch7[23]_i_10_n_0\
    );
\begin_moment_ch7[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch7\(11),
      O => \begin_moment_ch7[23]_i_11_n_0\
    );
\begin_moment_ch7[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch7\(9),
      O => \begin_moment_ch7[23]_i_12_n_0\
    );
\begin_moment_ch7[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch7_pre(14),
      I2 => gate(15),
      I3 => ad_ch7_pre(15),
      O => \begin_moment_ch7[23]_i_14_n_0\
    );
\begin_moment_ch7[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch7_pre(12),
      I2 => ad_ch7_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch7[23]_i_15_n_0\
    );
\begin_moment_ch7[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch7_pre(10),
      I2 => ad_ch7_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch7[23]_i_16_n_0\
    );
\begin_moment_ch7[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch7_pre(8),
      I2 => ad_ch7_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch7[23]_i_17_n_0\
    );
\begin_moment_ch7[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch7_pre(14),
      I2 => gate(15),
      I3 => ad_ch7_pre(15),
      O => \begin_moment_ch7[23]_i_18_n_0\
    );
\begin_moment_ch7[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch7_pre(12),
      I2 => ad_ch7_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch7[23]_i_19_n_0\
    );
\begin_moment_ch7[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch7_pre(10),
      I2 => ad_ch7_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch7[23]_i_20_n_0\
    );
\begin_moment_ch7[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch7_pre(8),
      I2 => ad_ch7_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch7[23]_i_21_n_0\
    );
\begin_moment_ch7[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch7\(7),
      O => \begin_moment_ch7[23]_i_22_n_0\
    );
\begin_moment_ch7[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch7\(5),
      O => \begin_moment_ch7[23]_i_23_n_0\
    );
\begin_moment_ch7[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch7\(3),
      O => \begin_moment_ch7[23]_i_24_n_0\
    );
\begin_moment_ch7[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch7\(1),
      O => \begin_moment_ch7[23]_i_25_n_0\
    );
\begin_moment_ch7[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch7\(7),
      O => \begin_moment_ch7[23]_i_26_n_0\
    );
\begin_moment_ch7[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch7\(5),
      O => \begin_moment_ch7[23]_i_27_n_0\
    );
\begin_moment_ch7[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch7\(3),
      O => \begin_moment_ch7[23]_i_28_n_0\
    );
\begin_moment_ch7[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch7\(1),
      O => \begin_moment_ch7[23]_i_29_n_0\
    );
\begin_moment_ch7[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch7_pre(6),
      I2 => ad_ch7_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch7[23]_i_30_n_0\
    );
\begin_moment_ch7[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch7_pre(4),
      I2 => ad_ch7_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch7[23]_i_31_n_0\
    );
\begin_moment_ch7[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch7_pre(2),
      I2 => ad_ch7_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch7[23]_i_32_n_0\
    );
\begin_moment_ch7[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch7_pre(0),
      I2 => ad_ch7_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch7[23]_i_33_n_0\
    );
\begin_moment_ch7[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch7_pre(6),
      I2 => ad_ch7_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch7[23]_i_34_n_0\
    );
\begin_moment_ch7[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch7_pre(4),
      I2 => ad_ch7_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch7[23]_i_35_n_0\
    );
\begin_moment_ch7[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch7_pre(2),
      I2 => ad_ch7_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch7[23]_i_36_n_0\
    );
\begin_moment_ch7[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch7_pre(0),
      I2 => ad_ch7_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch7[23]_i_37_n_0\
    );
\begin_moment_ch7[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(14),
      I1 => gate(14),
      I2 => \^ad_ch7\(15),
      I3 => gate(15),
      O => \begin_moment_ch7[23]_i_5_n_0\
    );
\begin_moment_ch7[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch7\(13),
      O => \begin_moment_ch7[23]_i_6_n_0\
    );
\begin_moment_ch7[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch7\(11),
      O => \begin_moment_ch7[23]_i_7_n_0\
    );
\begin_moment_ch7[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch7\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch7\(9),
      O => \begin_moment_ch7[23]_i_8_n_0\
    );
\begin_moment_ch7[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(14),
      I1 => gate(14),
      I2 => \^ad_ch7\(15),
      I3 => gate(15),
      O => \begin_moment_ch7[23]_i_9_n_0\
    );
\begin_moment_ch7[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \begin_moment_ch7[5]_i_1_n_0\
    );
\begin_moment_ch7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch7(0)
    );
\begin_moment_ch7_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch7(10)
    );
\begin_moment_ch7_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch7(11)
    );
\begin_moment_ch7_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch7(12)
    );
\begin_moment_ch7_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch7(13)
    );
\begin_moment_ch7_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch7(14)
    );
\begin_moment_ch7_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch7(15)
    );
\begin_moment_ch7_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch7(16)
    );
\begin_moment_ch7_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch7(17)
    );
\begin_moment_ch7_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch7(18)
    );
\begin_moment_ch7_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch7(19)
    );
\begin_moment_ch7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch7(1)
    );
\begin_moment_ch7_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch7(20)
    );
\begin_moment_ch7_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch7(21)
    );
\begin_moment_ch7_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch7(22)
    );
\begin_moment_ch7_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch7(23)
    );
\begin_moment_ch7_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch7_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch7_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch7_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch7_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch7[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch7[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch7[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch7[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch7_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch7[23]_i_34_n_0\,
      S(2) => \begin_moment_ch7[23]_i_35_n_0\,
      S(1) => \begin_moment_ch7[23]_i_36_n_0\,
      S(0) => \begin_moment_ch7[23]_i_37_n_0\
    );
\begin_moment_ch7_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch7_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch7_reg1,
      CO(2) => \begin_moment_ch7_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch7_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch7_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch7[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch7[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch7[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch7[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch7_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch7[23]_i_9_n_0\,
      S(2) => \begin_moment_ch7[23]_i_10_n_0\,
      S(1) => \begin_moment_ch7[23]_i_11_n_0\,
      S(0) => \begin_moment_ch7[23]_i_12_n_0\
    );
\begin_moment_ch7_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch7_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch7_reg13_in,
      CO(2) => \begin_moment_ch7_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch7_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch7_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch7[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch7[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch7[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch7[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch7_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch7[23]_i_18_n_0\,
      S(2) => \begin_moment_ch7[23]_i_19_n_0\,
      S(1) => \begin_moment_ch7[23]_i_20_n_0\,
      S(0) => \begin_moment_ch7[23]_i_21_n_0\
    );
\begin_moment_ch7_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch7_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch7_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch7_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch7_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch7[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch7[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch7[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch7[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch7_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch7[23]_i_26_n_0\,
      S(2) => \begin_moment_ch7[23]_i_27_n_0\,
      S(1) => \begin_moment_ch7[23]_i_28_n_0\,
      S(0) => \begin_moment_ch7[23]_i_29_n_0\
    );
\begin_moment_ch7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch7(2)
    );
\begin_moment_ch7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch7(3)
    );
\begin_moment_ch7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch7(4)
    );
\begin_moment_ch7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch7(5)
    );
\begin_moment_ch7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch7(6)
    );
\begin_moment_ch7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch7(7)
    );
\begin_moment_ch7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch7(8)
    );
\begin_moment_ch7_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch7_reg0,
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch7(9)
    );
\begin_moment_ch8[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => begin_moment_ch8_reg1,
      I1 => begin_moment_ch8_reg11_in,
      O => begin_moment_ch8_reg0
    );
\begin_moment_ch8[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch8\(13),
      O => \begin_moment_ch8[23]_i_10_n_0\
    );
\begin_moment_ch8[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch8\(11),
      O => \begin_moment_ch8[23]_i_11_n_0\
    );
\begin_moment_ch8[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch8\(9),
      O => \begin_moment_ch8[23]_i_12_n_0\
    );
\begin_moment_ch8[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch8_pre(14),
      I2 => gate(15),
      I3 => ad_ch8_pre(15),
      O => \begin_moment_ch8[23]_i_14_n_0\
    );
\begin_moment_ch8[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch8_pre(12),
      I2 => ad_ch8_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch8[23]_i_15_n_0\
    );
\begin_moment_ch8[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch8_pre(10),
      I2 => ad_ch8_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch8[23]_i_16_n_0\
    );
\begin_moment_ch8[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch8_pre(8),
      I2 => ad_ch8_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch8[23]_i_17_n_0\
    );
\begin_moment_ch8[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch8_pre(14),
      I2 => gate(15),
      I3 => ad_ch8_pre(15),
      O => \begin_moment_ch8[23]_i_18_n_0\
    );
\begin_moment_ch8[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch8_pre(12),
      I2 => ad_ch8_pre(13),
      I3 => gate(13),
      O => \begin_moment_ch8[23]_i_19_n_0\
    );
\begin_moment_ch8[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch8_pre(10),
      I2 => ad_ch8_pre(11),
      I3 => gate(11),
      O => \begin_moment_ch8[23]_i_20_n_0\
    );
\begin_moment_ch8[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch8_pre(8),
      I2 => ad_ch8_pre(9),
      I3 => gate(9),
      O => \begin_moment_ch8[23]_i_21_n_0\
    );
\begin_moment_ch8[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch8\(7),
      O => \begin_moment_ch8[23]_i_22_n_0\
    );
\begin_moment_ch8[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch8\(5),
      O => \begin_moment_ch8[23]_i_23_n_0\
    );
\begin_moment_ch8[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch8\(3),
      O => \begin_moment_ch8[23]_i_24_n_0\
    );
\begin_moment_ch8[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch8\(1),
      O => \begin_moment_ch8[23]_i_25_n_0\
    );
\begin_moment_ch8[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch8\(7),
      O => \begin_moment_ch8[23]_i_26_n_0\
    );
\begin_moment_ch8[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch8\(5),
      O => \begin_moment_ch8[23]_i_27_n_0\
    );
\begin_moment_ch8[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch8\(3),
      O => \begin_moment_ch8[23]_i_28_n_0\
    );
\begin_moment_ch8[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch8\(1),
      O => \begin_moment_ch8[23]_i_29_n_0\
    );
\begin_moment_ch8[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch8_pre(6),
      I2 => ad_ch8_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch8[23]_i_30_n_0\
    );
\begin_moment_ch8[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch8_pre(4),
      I2 => ad_ch8_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch8[23]_i_31_n_0\
    );
\begin_moment_ch8[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch8_pre(2),
      I2 => ad_ch8_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch8[23]_i_32_n_0\
    );
\begin_moment_ch8[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch8_pre(0),
      I2 => ad_ch8_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch8[23]_i_33_n_0\
    );
\begin_moment_ch8[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch8_pre(6),
      I2 => ad_ch8_pre(7),
      I3 => gate(7),
      O => \begin_moment_ch8[23]_i_34_n_0\
    );
\begin_moment_ch8[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch8_pre(4),
      I2 => ad_ch8_pre(5),
      I3 => gate(5),
      O => \begin_moment_ch8[23]_i_35_n_0\
    );
\begin_moment_ch8[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch8_pre(2),
      I2 => ad_ch8_pre(3),
      I3 => gate(3),
      O => \begin_moment_ch8[23]_i_36_n_0\
    );
\begin_moment_ch8[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch8_pre(0),
      I2 => ad_ch8_pre(1),
      I3 => gate(1),
      O => \begin_moment_ch8[23]_i_37_n_0\
    );
\begin_moment_ch8[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(14),
      I1 => gate(14),
      I2 => \^ad_ch8\(15),
      I3 => gate(15),
      O => \begin_moment_ch8[23]_i_5_n_0\
    );
\begin_moment_ch8[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch8\(13),
      O => \begin_moment_ch8[23]_i_6_n_0\
    );
\begin_moment_ch8[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch8\(11),
      O => \begin_moment_ch8[23]_i_7_n_0\
    );
\begin_moment_ch8[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ad_ch8\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch8\(9),
      O => \begin_moment_ch8[23]_i_8_n_0\
    );
\begin_moment_ch8[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(14),
      I1 => gate(14),
      I2 => \^ad_ch8\(15),
      I3 => gate(15),
      O => \begin_moment_ch8[23]_i_9_n_0\
    );
\begin_moment_ch8_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_105,
      Q => begin_moment_ch8(0)
    );
\begin_moment_ch8_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_95,
      Q => begin_moment_ch8(10)
    );
\begin_moment_ch8_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_94,
      Q => begin_moment_ch8(11)
    );
\begin_moment_ch8_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_93,
      Q => begin_moment_ch8(12)
    );
\begin_moment_ch8_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_92,
      Q => begin_moment_ch8(13)
    );
\begin_moment_ch8_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_91,
      Q => begin_moment_ch8(14)
    );
\begin_moment_ch8_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_90,
      Q => begin_moment_ch8(15)
    );
\begin_moment_ch8_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_89,
      Q => begin_moment_ch8(16)
    );
\begin_moment_ch8_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_88,
      Q => begin_moment_ch8(17)
    );
\begin_moment_ch8_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_87,
      Q => begin_moment_ch8(18)
    );
\begin_moment_ch8_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_86,
      Q => begin_moment_ch8(19)
    );
\begin_moment_ch8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_104,
      Q => begin_moment_ch8(1)
    );
\begin_moment_ch8_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_85,
      Q => begin_moment_ch8(20)
    );
\begin_moment_ch8_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_84,
      Q => begin_moment_ch8(21)
    );
\begin_moment_ch8_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_83,
      Q => begin_moment_ch8(22)
    );
\begin_moment_ch8_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_82,
      Q => begin_moment_ch8(23)
    );
\begin_moment_ch8_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch8_reg[23]_i_13_n_0\,
      CO(2) => \begin_moment_ch8_reg[23]_i_13_n_1\,
      CO(1) => \begin_moment_ch8_reg[23]_i_13_n_2\,
      CO(0) => \begin_moment_ch8_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch8[23]_i_30_n_0\,
      DI(2) => \begin_moment_ch8[23]_i_31_n_0\,
      DI(1) => \begin_moment_ch8[23]_i_32_n_0\,
      DI(0) => \begin_moment_ch8[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch8_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch8[23]_i_34_n_0\,
      S(2) => \begin_moment_ch8[23]_i_35_n_0\,
      S(1) => \begin_moment_ch8[23]_i_36_n_0\,
      S(0) => \begin_moment_ch8[23]_i_37_n_0\
    );
\begin_moment_ch8_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch8_reg[23]_i_4_n_0\,
      CO(3) => begin_moment_ch8_reg1,
      CO(2) => \begin_moment_ch8_reg[23]_i_2_n_1\,
      CO(1) => \begin_moment_ch8_reg[23]_i_2_n_2\,
      CO(0) => \begin_moment_ch8_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch8[23]_i_5_n_0\,
      DI(2) => \begin_moment_ch8[23]_i_6_n_0\,
      DI(1) => \begin_moment_ch8[23]_i_7_n_0\,
      DI(0) => \begin_moment_ch8[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch8_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch8[23]_i_9_n_0\,
      S(2) => \begin_moment_ch8[23]_i_10_n_0\,
      S(1) => \begin_moment_ch8[23]_i_11_n_0\,
      S(0) => \begin_moment_ch8[23]_i_12_n_0\
    );
\begin_moment_ch8_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \begin_moment_ch8_reg[23]_i_13_n_0\,
      CO(3) => begin_moment_ch8_reg11_in,
      CO(2) => \begin_moment_ch8_reg[23]_i_3_n_1\,
      CO(1) => \begin_moment_ch8_reg[23]_i_3_n_2\,
      CO(0) => \begin_moment_ch8_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \begin_moment_ch8[23]_i_14_n_0\,
      DI(2) => \begin_moment_ch8[23]_i_15_n_0\,
      DI(1) => \begin_moment_ch8[23]_i_16_n_0\,
      DI(0) => \begin_moment_ch8[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch8_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch8[23]_i_18_n_0\,
      S(2) => \begin_moment_ch8[23]_i_19_n_0\,
      S(1) => \begin_moment_ch8[23]_i_20_n_0\,
      S(0) => \begin_moment_ch8[23]_i_21_n_0\
    );
\begin_moment_ch8_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \begin_moment_ch8_reg[23]_i_4_n_0\,
      CO(2) => \begin_moment_ch8_reg[23]_i_4_n_1\,
      CO(1) => \begin_moment_ch8_reg[23]_i_4_n_2\,
      CO(0) => \begin_moment_ch8_reg[23]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \begin_moment_ch8[23]_i_22_n_0\,
      DI(2) => \begin_moment_ch8[23]_i_23_n_0\,
      DI(1) => \begin_moment_ch8[23]_i_24_n_0\,
      DI(0) => \begin_moment_ch8[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_begin_moment_ch8_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \begin_moment_ch8[23]_i_26_n_0\,
      S(2) => \begin_moment_ch8[23]_i_27_n_0\,
      S(1) => \begin_moment_ch8[23]_i_28_n_0\,
      S(0) => \begin_moment_ch8[23]_i_29_n_0\
    );
\begin_moment_ch8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_103,
      Q => begin_moment_ch8(2)
    );
\begin_moment_ch8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_102,
      Q => begin_moment_ch8(3)
    );
\begin_moment_ch8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_101,
      Q => begin_moment_ch8(4)
    );
\begin_moment_ch8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_100,
      Q => begin_moment_ch8(5)
    );
\begin_moment_ch8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_99,
      Q => begin_moment_ch8(6)
    );
\begin_moment_ch8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_98,
      Q => begin_moment_ch8(7)
    );
\begin_moment_ch8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_97,
      Q => begin_moment_ch8(8)
    );
\begin_moment_ch8_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => begin_moment_ch8_reg0,
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch1_reg0_n_96,
      Q => begin_moment_ch8(9)
    );
\data_buf_ch1_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(0),
      Q => data_buf_ch1_backup(0)
    );
\data_buf_ch1_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(10),
      Q => data_buf_ch1_backup(10)
    );
\data_buf_ch1_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(11),
      Q => data_buf_ch1_backup(11)
    );
\data_buf_ch1_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(12),
      Q => data_buf_ch1_backup(12)
    );
\data_buf_ch1_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(13),
      Q => data_buf_ch1_backup(13)
    );
\data_buf_ch1_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(14),
      Q => data_buf_ch1_backup(14)
    );
\data_buf_ch1_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(15),
      Q => data_buf_ch1_backup(15)
    );
\data_buf_ch1_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(16),
      Q => data_buf_ch1_backup(16)
    );
\data_buf_ch1_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(17),
      Q => data_buf_ch1_backup(17)
    );
\data_buf_ch1_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(18),
      Q => data_buf_ch1_backup(18)
    );
\data_buf_ch1_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(19),
      Q => data_buf_ch1_backup(19)
    );
\data_buf_ch1_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(1),
      Q => data_buf_ch1_backup(1)
    );
\data_buf_ch1_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(20),
      Q => data_buf_ch1_backup(20)
    );
\data_buf_ch1_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(21),
      Q => data_buf_ch1_backup(21)
    );
\data_buf_ch1_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(22),
      Q => data_buf_ch1_backup(22)
    );
\data_buf_ch1_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(23),
      Q => data_buf_ch1_backup(23)
    );
\data_buf_ch1_backup_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(24),
      Q => data_buf_ch1_backup(24)
    );
\data_buf_ch1_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(25),
      Q => data_buf_ch1_backup(25)
    );
\data_buf_ch1_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(26),
      Q => data_buf_ch1_backup(26)
    );
\data_buf_ch1_backup_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(27),
      Q => data_buf_ch1_backup(27)
    );
\data_buf_ch1_backup_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(28),
      Q => data_buf_ch1_backup(28)
    );
\data_buf_ch1_backup_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(29),
      Q => data_buf_ch1_backup(29)
    );
\data_buf_ch1_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(2),
      Q => data_buf_ch1_backup(2)
    );
\data_buf_ch1_backup_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(30),
      Q => data_buf_ch1_backup(30)
    );
\data_buf_ch1_backup_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch1\(31),
      Q => data_buf_ch1_backup(31)
    );
\data_buf_ch1_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(3),
      Q => data_buf_ch1_backup(3)
    );
\data_buf_ch1_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(4),
      Q => data_buf_ch1_backup(4)
    );
\data_buf_ch1_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(5),
      Q => data_buf_ch1_backup(5)
    );
\data_buf_ch1_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(6),
      Q => data_buf_ch1_backup(6)
    );
\data_buf_ch1_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(7),
      Q => data_buf_ch1_backup(7)
    );
\data_buf_ch1_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(8),
      Q => data_buf_ch1_backup(8)
    );
\data_buf_ch1_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => \^data_buf_ch1\(9),
      Q => data_buf_ch1_backup(9)
    );
\data_buf_ch1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(0),
      Q => \^data_buf_ch1\(0)
    );
\data_buf_ch1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(10),
      Q => \^data_buf_ch1\(10)
    );
\data_buf_ch1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(11),
      Q => \^data_buf_ch1\(11)
    );
\data_buf_ch1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(12),
      Q => \^data_buf_ch1\(12)
    );
\data_buf_ch1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(13),
      Q => \^data_buf_ch1\(13)
    );
\data_buf_ch1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(14),
      Q => \^data_buf_ch1\(14)
    );
\data_buf_ch1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(15),
      Q => \^data_buf_ch1\(15)
    );
\data_buf_ch1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(16),
      Q => \^data_buf_ch1\(16)
    );
\data_buf_ch1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(17),
      Q => \^data_buf_ch1\(17)
    );
\data_buf_ch1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(18),
      Q => \^data_buf_ch1\(18)
    );
\data_buf_ch1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(19),
      Q => \^data_buf_ch1\(19)
    );
\data_buf_ch1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(1),
      Q => \^data_buf_ch1\(1)
    );
\data_buf_ch1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(20),
      Q => \^data_buf_ch1\(20)
    );
\data_buf_ch1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(21),
      Q => \^data_buf_ch1\(21)
    );
\data_buf_ch1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(22),
      Q => \^data_buf_ch1\(22)
    );
\data_buf_ch1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(23),
      Q => \^data_buf_ch1\(23)
    );
\data_buf_ch1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(24)
    );
\data_buf_ch1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(25)
    );
\data_buf_ch1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(26)
    );
\data_buf_ch1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(27)
    );
\data_buf_ch1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(28)
    );
\data_buf_ch1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(29)
    );
\data_buf_ch1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(2),
      Q => \^data_buf_ch1\(2)
    );
\data_buf_ch1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(30)
    );
\data_buf_ch1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch1\(31)
    );
\data_buf_ch1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(3),
      Q => \^data_buf_ch1\(3)
    );
\data_buf_ch1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(4),
      Q => \^data_buf_ch1\(4)
    );
\data_buf_ch1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(5),
      Q => \^data_buf_ch1\(5)
    );
\data_buf_ch1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(6),
      Q => \^data_buf_ch1\(6)
    );
\data_buf_ch1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(7),
      Q => \^data_buf_ch1\(7)
    );
\data_buf_ch1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(8),
      Q => \^data_buf_ch1\(8)
    );
\data_buf_ch1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch1,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch1(9),
      Q => \^data_buf_ch1\(9)
    );
\data_buf_ch2_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(0),
      Q => data_buf_ch2_backup(0)
    );
\data_buf_ch2_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(10),
      Q => data_buf_ch2_backup(10)
    );
\data_buf_ch2_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(11),
      Q => data_buf_ch2_backup(11)
    );
\data_buf_ch2_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(12),
      Q => data_buf_ch2_backup(12)
    );
\data_buf_ch2_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(13),
      Q => data_buf_ch2_backup(13)
    );
\data_buf_ch2_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(14),
      Q => data_buf_ch2_backup(14)
    );
\data_buf_ch2_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(15),
      Q => data_buf_ch2_backup(15)
    );
\data_buf_ch2_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(16),
      Q => data_buf_ch2_backup(16)
    );
\data_buf_ch2_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(17),
      Q => data_buf_ch2_backup(17)
    );
\data_buf_ch2_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(18),
      Q => data_buf_ch2_backup(18)
    );
\data_buf_ch2_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(19),
      Q => data_buf_ch2_backup(19)
    );
\data_buf_ch2_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(1),
      Q => data_buf_ch2_backup(1)
    );
\data_buf_ch2_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(20),
      Q => data_buf_ch2_backup(20)
    );
\data_buf_ch2_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(21),
      Q => data_buf_ch2_backup(21)
    );
\data_buf_ch2_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(22),
      Q => data_buf_ch2_backup(22)
    );
\data_buf_ch2_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(23),
      Q => data_buf_ch2_backup(23)
    );
\data_buf_ch2_backup_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(24),
      Q => data_buf_ch2_backup(24)
    );
\data_buf_ch2_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(25),
      Q => data_buf_ch2_backup(25)
    );
\data_buf_ch2_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(26),
      Q => data_buf_ch2_backup(26)
    );
\data_buf_ch2_backup_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(27),
      Q => data_buf_ch2_backup(27)
    );
\data_buf_ch2_backup_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(28),
      Q => data_buf_ch2_backup(28)
    );
\data_buf_ch2_backup_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(29),
      Q => data_buf_ch2_backup(29)
    );
\data_buf_ch2_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(2),
      Q => data_buf_ch2_backup(2)
    );
\data_buf_ch2_backup_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(30),
      Q => data_buf_ch2_backup(30)
    );
\data_buf_ch2_backup_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch2\(31),
      Q => data_buf_ch2_backup(31)
    );
\data_buf_ch2_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(3),
      Q => data_buf_ch2_backup(3)
    );
\data_buf_ch2_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(4),
      Q => data_buf_ch2_backup(4)
    );
\data_buf_ch2_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(5),
      Q => data_buf_ch2_backup(5)
    );
\data_buf_ch2_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(6),
      Q => data_buf_ch2_backup(6)
    );
\data_buf_ch2_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(7),
      Q => data_buf_ch2_backup(7)
    );
\data_buf_ch2_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(8),
      Q => data_buf_ch2_backup(8)
    );
\data_buf_ch2_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch2\(9),
      Q => data_buf_ch2_backup(9)
    );
\data_buf_ch2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(0),
      Q => \^data_buf_ch2\(0)
    );
\data_buf_ch2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(10),
      Q => \^data_buf_ch2\(10)
    );
\data_buf_ch2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(11),
      Q => \^data_buf_ch2\(11)
    );
\data_buf_ch2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(12),
      Q => \^data_buf_ch2\(12)
    );
\data_buf_ch2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(13),
      Q => \^data_buf_ch2\(13)
    );
\data_buf_ch2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(14),
      Q => \^data_buf_ch2\(14)
    );
\data_buf_ch2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(15),
      Q => \^data_buf_ch2\(15)
    );
\data_buf_ch2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(16),
      Q => \^data_buf_ch2\(16)
    );
\data_buf_ch2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(17),
      Q => \^data_buf_ch2\(17)
    );
\data_buf_ch2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(18),
      Q => \^data_buf_ch2\(18)
    );
\data_buf_ch2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(19),
      Q => \^data_buf_ch2\(19)
    );
\data_buf_ch2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(1),
      Q => \^data_buf_ch2\(1)
    );
\data_buf_ch2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(20),
      Q => \^data_buf_ch2\(20)
    );
\data_buf_ch2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(21),
      Q => \^data_buf_ch2\(21)
    );
\data_buf_ch2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(22),
      Q => \^data_buf_ch2\(22)
    );
\data_buf_ch2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(23),
      Q => \^data_buf_ch2\(23)
    );
\data_buf_ch2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch2\(24)
    );
\data_buf_ch2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(25)
    );
\data_buf_ch2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(26)
    );
\data_buf_ch2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(27)
    );
\data_buf_ch2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(28)
    );
\data_buf_ch2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(29)
    );
\data_buf_ch2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(2),
      Q => \^data_buf_ch2\(2)
    );
\data_buf_ch2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(30)
    );
\data_buf_ch2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch2\(31)
    );
\data_buf_ch2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(3),
      Q => \^data_buf_ch2\(3)
    );
\data_buf_ch2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(4),
      Q => \^data_buf_ch2\(4)
    );
\data_buf_ch2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(5),
      Q => \^data_buf_ch2\(5)
    );
\data_buf_ch2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(6),
      Q => \^data_buf_ch2\(6)
    );
\data_buf_ch2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(7),
      Q => \^data_buf_ch2\(7)
    );
\data_buf_ch2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(8),
      Q => \^data_buf_ch2\(8)
    );
\data_buf_ch2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch2,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch2(9),
      Q => \^data_buf_ch2\(9)
    );
\data_buf_ch3[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \data_buf_ch3[23]_i_1_n_0\
    );
\data_buf_ch3[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \data_buf_ch3[25]_i_1_n_0\
    );
\data_buf_ch3_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(0),
      Q => data_buf_ch3_backup(0)
    );
\data_buf_ch3_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(10),
      Q => data_buf_ch3_backup(10)
    );
\data_buf_ch3_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(11),
      Q => data_buf_ch3_backup(11)
    );
\data_buf_ch3_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(12),
      Q => data_buf_ch3_backup(12)
    );
\data_buf_ch3_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(13),
      Q => data_buf_ch3_backup(13)
    );
\data_buf_ch3_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(14),
      Q => data_buf_ch3_backup(14)
    );
\data_buf_ch3_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(15),
      Q => data_buf_ch3_backup(15)
    );
\data_buf_ch3_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(16),
      Q => data_buf_ch3_backup(16)
    );
\data_buf_ch3_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(17),
      Q => data_buf_ch3_backup(17)
    );
\data_buf_ch3_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(18),
      Q => data_buf_ch3_backup(18)
    );
\data_buf_ch3_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(19),
      Q => data_buf_ch3_backup(19)
    );
\data_buf_ch3_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(1),
      Q => data_buf_ch3_backup(1)
    );
\data_buf_ch3_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(20),
      Q => data_buf_ch3_backup(20)
    );
\data_buf_ch3_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(21),
      Q => data_buf_ch3_backup(21)
    );
\data_buf_ch3_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(22),
      Q => data_buf_ch3_backup(22)
    );
\data_buf_ch3_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(23),
      Q => data_buf_ch3_backup(23)
    );
\data_buf_ch3_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch3\(25),
      Q => data_buf_ch3_backup(25)
    );
\data_buf_ch3_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(2),
      Q => data_buf_ch3_backup(2)
    );
\data_buf_ch3_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(3),
      Q => data_buf_ch3_backup(3)
    );
\data_buf_ch3_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(4),
      Q => data_buf_ch3_backup(4)
    );
\data_buf_ch3_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(5),
      Q => data_buf_ch3_backup(5)
    );
\data_buf_ch3_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(6),
      Q => data_buf_ch3_backup(6)
    );
\data_buf_ch3_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(7),
      Q => data_buf_ch3_backup(7)
    );
\data_buf_ch3_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(8),
      Q => data_buf_ch3_backup(8)
    );
\data_buf_ch3_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => \^data_buf_ch3\(9),
      Q => data_buf_ch3_backup(9)
    );
\data_buf_ch3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(0),
      Q => \^data_buf_ch3\(0)
    );
\data_buf_ch3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(10),
      Q => \^data_buf_ch3\(10)
    );
\data_buf_ch3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(11),
      Q => \^data_buf_ch3\(11)
    );
\data_buf_ch3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(12),
      Q => \^data_buf_ch3\(12)
    );
\data_buf_ch3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(13),
      Q => \^data_buf_ch3\(13)
    );
\data_buf_ch3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(14),
      Q => \^data_buf_ch3\(14)
    );
\data_buf_ch3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(15),
      Q => \^data_buf_ch3\(15)
    );
\data_buf_ch3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(16),
      Q => \^data_buf_ch3\(16)
    );
\data_buf_ch3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(17),
      Q => \^data_buf_ch3\(17)
    );
\data_buf_ch3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(18),
      Q => \^data_buf_ch3\(18)
    );
\data_buf_ch3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(19),
      Q => \^data_buf_ch3\(19)
    );
\data_buf_ch3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(1),
      Q => \^data_buf_ch3\(1)
    );
\data_buf_ch3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(20),
      Q => \^data_buf_ch3\(20)
    );
\data_buf_ch3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(21),
      Q => \^data_buf_ch3\(21)
    );
\data_buf_ch3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(22),
      Q => \^data_buf_ch3\(22)
    );
\data_buf_ch3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(23),
      Q => \^data_buf_ch3\(23)
    );
\data_buf_ch3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch3\(25)
    );
\data_buf_ch3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(2),
      Q => \^data_buf_ch3\(2)
    );
\data_buf_ch3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(3),
      Q => \^data_buf_ch3\(3)
    );
\data_buf_ch3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(4),
      Q => \^data_buf_ch3\(4)
    );
\data_buf_ch3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(5),
      Q => \^data_buf_ch3\(5)
    );
\data_buf_ch3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(6),
      Q => \^data_buf_ch3\(6)
    );
\data_buf_ch3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(7),
      Q => \^data_buf_ch3\(7)
    );
\data_buf_ch3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(8),
      Q => \^data_buf_ch3\(8)
    );
\data_buf_ch3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch3,
      CE => '1',
      CLR => \data_buf_ch3[23]_i_1_n_0\,
      D => begin_moment_ch3(9),
      Q => \^data_buf_ch3\(9)
    );
\data_buf_ch4[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \data_buf_ch4[23]_i_1_n_0\
    );
\data_buf_ch4_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch4\(0),
      Q => data_buf_ch4_backup(0)
    );
\data_buf_ch4_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(10),
      Q => data_buf_ch4_backup(10)
    );
\data_buf_ch4_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(11),
      Q => data_buf_ch4_backup(11)
    );
\data_buf_ch4_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(12),
      Q => data_buf_ch4_backup(12)
    );
\data_buf_ch4_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(13),
      Q => data_buf_ch4_backup(13)
    );
\data_buf_ch4_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(14),
      Q => data_buf_ch4_backup(14)
    );
\data_buf_ch4_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(15),
      Q => data_buf_ch4_backup(15)
    );
\data_buf_ch4_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(16),
      Q => data_buf_ch4_backup(16)
    );
\data_buf_ch4_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(17),
      Q => data_buf_ch4_backup(17)
    );
\data_buf_ch4_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(18),
      Q => data_buf_ch4_backup(18)
    );
\data_buf_ch4_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(19),
      Q => data_buf_ch4_backup(19)
    );
\data_buf_ch4_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch4\(1),
      Q => data_buf_ch4_backup(1)
    );
\data_buf_ch4_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(20),
      Q => data_buf_ch4_backup(20)
    );
\data_buf_ch4_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(21),
      Q => data_buf_ch4_backup(21)
    );
\data_buf_ch4_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(22),
      Q => data_buf_ch4_backup(22)
    );
\data_buf_ch4_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(23),
      Q => data_buf_ch4_backup(23)
    );
\data_buf_ch4_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch4\(25),
      Q => data_buf_ch4_backup(25)
    );
\data_buf_ch4_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch4\(2),
      Q => data_buf_ch4_backup(2)
    );
\data_buf_ch4_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(3),
      Q => data_buf_ch4_backup(3)
    );
\data_buf_ch4_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(4),
      Q => data_buf_ch4_backup(4)
    );
\data_buf_ch4_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(5),
      Q => data_buf_ch4_backup(5)
    );
\data_buf_ch4_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(6),
      Q => data_buf_ch4_backup(6)
    );
\data_buf_ch4_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(7),
      Q => data_buf_ch4_backup(7)
    );
\data_buf_ch4_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(8),
      Q => data_buf_ch4_backup(8)
    );
\data_buf_ch4_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch4\(9),
      Q => data_buf_ch4_backup(9)
    );
\data_buf_ch4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(0),
      Q => \^data_buf_ch4\(0)
    );
\data_buf_ch4_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(10),
      Q => \^data_buf_ch4\(10)
    );
\data_buf_ch4_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(11),
      Q => \^data_buf_ch4\(11)
    );
\data_buf_ch4_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(12),
      Q => \^data_buf_ch4\(12)
    );
\data_buf_ch4_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(13),
      Q => \^data_buf_ch4\(13)
    );
\data_buf_ch4_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(14),
      Q => \^data_buf_ch4\(14)
    );
\data_buf_ch4_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(15),
      Q => \^data_buf_ch4\(15)
    );
\data_buf_ch4_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(16),
      Q => \^data_buf_ch4\(16)
    );
\data_buf_ch4_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(17),
      Q => \^data_buf_ch4\(17)
    );
\data_buf_ch4_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(18),
      Q => \^data_buf_ch4\(18)
    );
\data_buf_ch4_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(19),
      Q => \^data_buf_ch4\(19)
    );
\data_buf_ch4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(1),
      Q => \^data_buf_ch4\(1)
    );
\data_buf_ch4_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(20),
      Q => \^data_buf_ch4\(20)
    );
\data_buf_ch4_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(21),
      Q => \^data_buf_ch4\(21)
    );
\data_buf_ch4_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(22),
      Q => \^data_buf_ch4\(22)
    );
\data_buf_ch4_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(23),
      Q => \^data_buf_ch4\(23)
    );
\data_buf_ch4_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch4\(25)
    );
\data_buf_ch4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(2),
      Q => \^data_buf_ch4\(2)
    );
\data_buf_ch4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(3),
      Q => \^data_buf_ch4\(3)
    );
\data_buf_ch4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(4),
      Q => \^data_buf_ch4\(4)
    );
\data_buf_ch4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(5),
      Q => \^data_buf_ch4\(5)
    );
\data_buf_ch4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(6),
      Q => \^data_buf_ch4\(6)
    );
\data_buf_ch4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(7),
      Q => \^data_buf_ch4\(7)
    );
\data_buf_ch4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(8),
      Q => \^data_buf_ch4\(8)
    );
\data_buf_ch4_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch4,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch4(9),
      Q => \^data_buf_ch4\(9)
    );
\data_buf_ch5_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(0),
      Q => data_buf_ch5_backup(0)
    );
\data_buf_ch5_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(10),
      Q => data_buf_ch5_backup(10)
    );
\data_buf_ch5_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(11),
      Q => data_buf_ch5_backup(11)
    );
\data_buf_ch5_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(12),
      Q => data_buf_ch5_backup(12)
    );
\data_buf_ch5_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(13),
      Q => data_buf_ch5_backup(13)
    );
\data_buf_ch5_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(14),
      Q => data_buf_ch5_backup(14)
    );
\data_buf_ch5_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(15),
      Q => data_buf_ch5_backup(15)
    );
\data_buf_ch5_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(16),
      Q => data_buf_ch5_backup(16)
    );
\data_buf_ch5_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(17),
      Q => data_buf_ch5_backup(17)
    );
\data_buf_ch5_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(18),
      Q => data_buf_ch5_backup(18)
    );
\data_buf_ch5_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(19),
      Q => data_buf_ch5_backup(19)
    );
\data_buf_ch5_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(1),
      Q => data_buf_ch5_backup(1)
    );
\data_buf_ch5_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(20),
      Q => data_buf_ch5_backup(20)
    );
\data_buf_ch5_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(21),
      Q => data_buf_ch5_backup(21)
    );
\data_buf_ch5_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(22),
      Q => data_buf_ch5_backup(22)
    );
\data_buf_ch5_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(23),
      Q => data_buf_ch5_backup(23)
    );
\data_buf_ch5_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch5\(26),
      Q => data_buf_ch5_backup(26)
    );
\data_buf_ch5_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch5\(2),
      Q => data_buf_ch5_backup(2)
    );
\data_buf_ch5_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(3),
      Q => data_buf_ch5_backup(3)
    );
\data_buf_ch5_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(4),
      Q => data_buf_ch5_backup(4)
    );
\data_buf_ch5_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(5),
      Q => data_buf_ch5_backup(5)
    );
\data_buf_ch5_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(6),
      Q => data_buf_ch5_backup(6)
    );
\data_buf_ch5_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(7),
      Q => data_buf_ch5_backup(7)
    );
\data_buf_ch5_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(8),
      Q => data_buf_ch5_backup(8)
    );
\data_buf_ch5_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => \^data_buf_ch5\(9),
      Q => data_buf_ch5_backup(9)
    );
\data_buf_ch5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(0),
      Q => \^data_buf_ch5\(0)
    );
\data_buf_ch5_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(10),
      Q => \^data_buf_ch5\(10)
    );
\data_buf_ch5_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(11),
      Q => \^data_buf_ch5\(11)
    );
\data_buf_ch5_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(12),
      Q => \^data_buf_ch5\(12)
    );
\data_buf_ch5_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(13),
      Q => \^data_buf_ch5\(13)
    );
\data_buf_ch5_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(14),
      Q => \^data_buf_ch5\(14)
    );
\data_buf_ch5_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(15),
      Q => \^data_buf_ch5\(15)
    );
\data_buf_ch5_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(16),
      Q => \^data_buf_ch5\(16)
    );
\data_buf_ch5_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(17),
      Q => \^data_buf_ch5\(17)
    );
\data_buf_ch5_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(18),
      Q => \^data_buf_ch5\(18)
    );
\data_buf_ch5_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(19),
      Q => \^data_buf_ch5\(19)
    );
\data_buf_ch5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(1),
      Q => \^data_buf_ch5\(1)
    );
\data_buf_ch5_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(20),
      Q => \^data_buf_ch5\(20)
    );
\data_buf_ch5_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(21),
      Q => \^data_buf_ch5\(21)
    );
\data_buf_ch5_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(22),
      Q => \^data_buf_ch5\(22)
    );
\data_buf_ch5_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(23),
      Q => \^data_buf_ch5\(23)
    );
\data_buf_ch5_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch5\(26)
    );
\data_buf_ch5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(2),
      Q => \^data_buf_ch5\(2)
    );
\data_buf_ch5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(3),
      Q => \^data_buf_ch5\(3)
    );
\data_buf_ch5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(4),
      Q => \^data_buf_ch5\(4)
    );
\data_buf_ch5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(5),
      Q => \^data_buf_ch5\(5)
    );
\data_buf_ch5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(6),
      Q => \^data_buf_ch5\(6)
    );
\data_buf_ch5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(7),
      Q => \^data_buf_ch5\(7)
    );
\data_buf_ch5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(8),
      Q => \^data_buf_ch5\(8)
    );
\data_buf_ch5_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch5,
      CE => '1',
      CLR => \data_buf_ch4[23]_i_1_n_0\,
      D => begin_moment_ch5(9),
      Q => \^data_buf_ch5\(9)
    );
\data_buf_ch6[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \data_buf_ch6[23]_i_1_n_0\
    );
\data_buf_ch6_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(0),
      Q => data_buf_ch6_backup(0)
    );
\data_buf_ch6_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(10),
      Q => data_buf_ch6_backup(10)
    );
\data_buf_ch6_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(11),
      Q => data_buf_ch6_backup(11)
    );
\data_buf_ch6_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(12),
      Q => data_buf_ch6_backup(12)
    );
\data_buf_ch6_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(13),
      Q => data_buf_ch6_backup(13)
    );
\data_buf_ch6_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(14),
      Q => data_buf_ch6_backup(14)
    );
\data_buf_ch6_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(15),
      Q => data_buf_ch6_backup(15)
    );
\data_buf_ch6_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(16),
      Q => data_buf_ch6_backup(16)
    );
\data_buf_ch6_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(17),
      Q => data_buf_ch6_backup(17)
    );
\data_buf_ch6_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(18),
      Q => data_buf_ch6_backup(18)
    );
\data_buf_ch6_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(19),
      Q => data_buf_ch6_backup(19)
    );
\data_buf_ch6_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(1),
      Q => data_buf_ch6_backup(1)
    );
\data_buf_ch6_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(20),
      Q => data_buf_ch6_backup(20)
    );
\data_buf_ch6_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(21),
      Q => data_buf_ch6_backup(21)
    );
\data_buf_ch6_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(22),
      Q => data_buf_ch6_backup(22)
    );
\data_buf_ch6_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(23),
      Q => data_buf_ch6_backup(23)
    );
\data_buf_ch6_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch6\(26),
      Q => data_buf_ch6_backup(26)
    );
\data_buf_ch6_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(2),
      Q => data_buf_ch6_backup(2)
    );
\data_buf_ch6_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(3),
      Q => data_buf_ch6_backup(3)
    );
\data_buf_ch6_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(4),
      Q => data_buf_ch6_backup(4)
    );
\data_buf_ch6_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(5),
      Q => data_buf_ch6_backup(5)
    );
\data_buf_ch6_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(6),
      Q => data_buf_ch6_backup(6)
    );
\data_buf_ch6_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(7),
      Q => data_buf_ch6_backup(7)
    );
\data_buf_ch6_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(8),
      Q => data_buf_ch6_backup(8)
    );
\data_buf_ch6_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => \^data_buf_ch6\(9),
      Q => data_buf_ch6_backup(9)
    );
\data_buf_ch6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(0),
      Q => \^data_buf_ch6\(0)
    );
\data_buf_ch6_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(10),
      Q => \^data_buf_ch6\(10)
    );
\data_buf_ch6_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(11),
      Q => \^data_buf_ch6\(11)
    );
\data_buf_ch6_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(12),
      Q => \^data_buf_ch6\(12)
    );
\data_buf_ch6_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(13),
      Q => \^data_buf_ch6\(13)
    );
\data_buf_ch6_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(14),
      Q => \^data_buf_ch6\(14)
    );
\data_buf_ch6_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(15),
      Q => \^data_buf_ch6\(15)
    );
\data_buf_ch6_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(16),
      Q => \^data_buf_ch6\(16)
    );
\data_buf_ch6_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(17),
      Q => \^data_buf_ch6\(17)
    );
\data_buf_ch6_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(18),
      Q => \^data_buf_ch6\(18)
    );
\data_buf_ch6_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(19),
      Q => \^data_buf_ch6\(19)
    );
\data_buf_ch6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(1),
      Q => \^data_buf_ch6\(1)
    );
\data_buf_ch6_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(20),
      Q => \^data_buf_ch6\(20)
    );
\data_buf_ch6_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(21),
      Q => \^data_buf_ch6\(21)
    );
\data_buf_ch6_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(22),
      Q => \^data_buf_ch6\(22)
    );
\data_buf_ch6_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(23),
      Q => \^data_buf_ch6\(23)
    );
\data_buf_ch6_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch6\(26)
    );
\data_buf_ch6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(2),
      Q => \^data_buf_ch6\(2)
    );
\data_buf_ch6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(3),
      Q => \^data_buf_ch6\(3)
    );
\data_buf_ch6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(4),
      Q => \^data_buf_ch6\(4)
    );
\data_buf_ch6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(5),
      Q => \^data_buf_ch6\(5)
    );
\data_buf_ch6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(6),
      Q => \^data_buf_ch6\(6)
    );
\data_buf_ch6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(7),
      Q => \^data_buf_ch6\(7)
    );
\data_buf_ch6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(8),
      Q => \^data_buf_ch6\(8)
    );
\data_buf_ch6_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch6,
      CE => '1',
      CLR => \data_buf_ch6[23]_i_1_n_0\,
      D => begin_moment_ch6(9),
      Q => \^data_buf_ch6\(9)
    );
\data_buf_ch7_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(0),
      Q => data_buf_ch7_backup(0)
    );
\data_buf_ch7_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(10),
      Q => data_buf_ch7_backup(10)
    );
\data_buf_ch7_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(11),
      Q => data_buf_ch7_backup(11)
    );
\data_buf_ch7_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(12),
      Q => data_buf_ch7_backup(12)
    );
\data_buf_ch7_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(13),
      Q => data_buf_ch7_backup(13)
    );
\data_buf_ch7_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(14),
      Q => data_buf_ch7_backup(14)
    );
\data_buf_ch7_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(15),
      Q => data_buf_ch7_backup(15)
    );
\data_buf_ch7_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(16),
      Q => data_buf_ch7_backup(16)
    );
\data_buf_ch7_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(17),
      Q => data_buf_ch7_backup(17)
    );
\data_buf_ch7_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(18),
      Q => data_buf_ch7_backup(18)
    );
\data_buf_ch7_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(19),
      Q => data_buf_ch7_backup(19)
    );
\data_buf_ch7_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(1),
      Q => data_buf_ch7_backup(1)
    );
\data_buf_ch7_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(20),
      Q => data_buf_ch7_backup(20)
    );
\data_buf_ch7_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(21),
      Q => data_buf_ch7_backup(21)
    );
\data_buf_ch7_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(22),
      Q => data_buf_ch7_backup(22)
    );
\data_buf_ch7_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(23),
      Q => data_buf_ch7_backup(23)
    );
\data_buf_ch7_backup_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(24),
      Q => data_buf_ch7_backup(24)
    );
\data_buf_ch7_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(25),
      Q => data_buf_ch7_backup(25)
    );
\data_buf_ch7_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(26),
      Q => data_buf_ch7_backup(26)
    );
\data_buf_ch7_backup_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(27),
      Q => data_buf_ch7_backup(27)
    );
\data_buf_ch7_backup_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(28),
      Q => data_buf_ch7_backup(28)
    );
\data_buf_ch7_backup_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(29),
      Q => data_buf_ch7_backup(29)
    );
\data_buf_ch7_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(2),
      Q => data_buf_ch7_backup(2)
    );
\data_buf_ch7_backup_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(30),
      Q => data_buf_ch7_backup(30)
    );
\data_buf_ch7_backup_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch7\(31),
      Q => data_buf_ch7_backup(31)
    );
\data_buf_ch7_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(3),
      Q => data_buf_ch7_backup(3)
    );
\data_buf_ch7_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(4),
      Q => data_buf_ch7_backup(4)
    );
\data_buf_ch7_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(5),
      Q => data_buf_ch7_backup(5)
    );
\data_buf_ch7_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(6),
      Q => data_buf_ch7_backup(6)
    );
\data_buf_ch7_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(7),
      Q => data_buf_ch7_backup(7)
    );
\data_buf_ch7_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(8),
      Q => data_buf_ch7_backup(8)
    );
\data_buf_ch7_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch7\(9),
      Q => data_buf_ch7_backup(9)
    );
\data_buf_ch7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(0),
      Q => \^data_buf_ch7\(0)
    );
\data_buf_ch7_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(10),
      Q => \^data_buf_ch7\(10)
    );
\data_buf_ch7_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(11),
      Q => \^data_buf_ch7\(11)
    );
\data_buf_ch7_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(12),
      Q => \^data_buf_ch7\(12)
    );
\data_buf_ch7_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(13),
      Q => \^data_buf_ch7\(13)
    );
\data_buf_ch7_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(14),
      Q => \^data_buf_ch7\(14)
    );
\data_buf_ch7_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(15),
      Q => \^data_buf_ch7\(15)
    );
\data_buf_ch7_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(16),
      Q => \^data_buf_ch7\(16)
    );
\data_buf_ch7_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(17),
      Q => \^data_buf_ch7\(17)
    );
\data_buf_ch7_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(18),
      Q => \^data_buf_ch7\(18)
    );
\data_buf_ch7_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(19),
      Q => \^data_buf_ch7\(19)
    );
\data_buf_ch7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(1),
      Q => \^data_buf_ch7\(1)
    );
\data_buf_ch7_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(20),
      Q => \^data_buf_ch7\(20)
    );
\data_buf_ch7_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(21),
      Q => \^data_buf_ch7\(21)
    );
\data_buf_ch7_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(22),
      Q => \^data_buf_ch7\(22)
    );
\data_buf_ch7_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(23),
      Q => \^data_buf_ch7\(23)
    );
\data_buf_ch7_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(24)
    );
\data_buf_ch7_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch7\(25)
    );
\data_buf_ch7_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch7\(26)
    );
\data_buf_ch7_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(27)
    );
\data_buf_ch7_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(28)
    );
\data_buf_ch7_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(29)
    );
\data_buf_ch7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(2),
      Q => \^data_buf_ch7\(2)
    );
\data_buf_ch7_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(30)
    );
\data_buf_ch7_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch7\(31)
    );
\data_buf_ch7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(3),
      Q => \^data_buf_ch7\(3)
    );
\data_buf_ch7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(4),
      Q => \^data_buf_ch7\(4)
    );
\data_buf_ch7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch7(5),
      Q => \^data_buf_ch7\(5)
    );
\data_buf_ch7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(6),
      Q => \^data_buf_ch7\(6)
    );
\data_buf_ch7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(7),
      Q => \^data_buf_ch7\(7)
    );
\data_buf_ch7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(8),
      Q => \^data_buf_ch7\(8)
    );
\data_buf_ch7_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch7,
      CE => '1',
      CLR => \begin_moment_ch1[23]_i_2_n_0\,
      D => begin_moment_ch7(9),
      Q => \^data_buf_ch7\(9)
    );
\data_buf_ch8_backup_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(0),
      Q => data_buf_ch8_backup(0)
    );
\data_buf_ch8_backup_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(10),
      Q => data_buf_ch8_backup(10)
    );
\data_buf_ch8_backup_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(11),
      Q => data_buf_ch8_backup(11)
    );
\data_buf_ch8_backup_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(12),
      Q => data_buf_ch8_backup(12)
    );
\data_buf_ch8_backup_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(13),
      Q => data_buf_ch8_backup(13)
    );
\data_buf_ch8_backup_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(14),
      Q => data_buf_ch8_backup(14)
    );
\data_buf_ch8_backup_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(15),
      Q => data_buf_ch8_backup(15)
    );
\data_buf_ch8_backup_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(16),
      Q => data_buf_ch8_backup(16)
    );
\data_buf_ch8_backup_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(17),
      Q => data_buf_ch8_backup(17)
    );
\data_buf_ch8_backup_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(18),
      Q => data_buf_ch8_backup(18)
    );
\data_buf_ch8_backup_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(19),
      Q => data_buf_ch8_backup(19)
    );
\data_buf_ch8_backup_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(1),
      Q => data_buf_ch8_backup(1)
    );
\data_buf_ch8_backup_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(20),
      Q => data_buf_ch8_backup(20)
    );
\data_buf_ch8_backup_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(21),
      Q => data_buf_ch8_backup(21)
    );
\data_buf_ch8_backup_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(22),
      Q => data_buf_ch8_backup(22)
    );
\data_buf_ch8_backup_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(23),
      Q => data_buf_ch8_backup(23)
    );
\data_buf_ch8_backup_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(24),
      Q => data_buf_ch8_backup(24)
    );
\data_buf_ch8_backup_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(25),
      Q => data_buf_ch8_backup(25)
    );
\data_buf_ch8_backup_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(26),
      Q => data_buf_ch8_backup(26)
    );
\data_buf_ch8_backup_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(27),
      Q => data_buf_ch8_backup(27)
    );
\data_buf_ch8_backup_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(28),
      Q => data_buf_ch8_backup(28)
    );
\data_buf_ch8_backup_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(29),
      Q => data_buf_ch8_backup(29)
    );
\data_buf_ch8_backup_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(2),
      Q => data_buf_ch8_backup(2)
    );
\data_buf_ch8_backup_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(30),
      Q => data_buf_ch8_backup(30)
    );
\data_buf_ch8_backup_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => \^data_buf_ch8\(31),
      Q => data_buf_ch8_backup(31)
    );
\data_buf_ch8_backup_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(3),
      Q => data_buf_ch8_backup(3)
    );
\data_buf_ch8_backup_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(4),
      Q => data_buf_ch8_backup(4)
    );
\data_buf_ch8_backup_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(5),
      Q => data_buf_ch8_backup(5)
    );
\data_buf_ch8_backup_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(6),
      Q => data_buf_ch8_backup(6)
    );
\data_buf_ch8_backup_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(7),
      Q => data_buf_ch8_backup(7)
    );
\data_buf_ch8_backup_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(8),
      Q => data_buf_ch8_backup(8)
    );
\data_buf_ch8_backup_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => \^data_buf_ch8\(9),
      Q => data_buf_ch8_backup(9)
    );
\data_buf_ch8_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(0),
      Q => \^data_buf_ch8\(0)
    );
\data_buf_ch8_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(10),
      Q => \^data_buf_ch8\(10)
    );
\data_buf_ch8_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(11),
      Q => \^data_buf_ch8\(11)
    );
\data_buf_ch8_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(12),
      Q => \^data_buf_ch8\(12)
    );
\data_buf_ch8_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(13),
      Q => \^data_buf_ch8\(13)
    );
\data_buf_ch8_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(14),
      Q => \^data_buf_ch8\(14)
    );
\data_buf_ch8_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(15),
      Q => \^data_buf_ch8\(15)
    );
\data_buf_ch8_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(16),
      Q => \^data_buf_ch8\(16)
    );
\data_buf_ch8_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(17),
      Q => \^data_buf_ch8\(17)
    );
\data_buf_ch8_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(18),
      Q => \^data_buf_ch8\(18)
    );
\data_buf_ch8_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(19),
      Q => \^data_buf_ch8\(19)
    );
\data_buf_ch8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(1),
      Q => \^data_buf_ch8\(1)
    );
\data_buf_ch8_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(20),
      Q => \^data_buf_ch8\(20)
    );
\data_buf_ch8_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(21),
      Q => \^data_buf_ch8\(21)
    );
\data_buf_ch8_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(22),
      Q => \^data_buf_ch8\(22)
    );
\data_buf_ch8_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(23),
      Q => \^data_buf_ch8\(23)
    );
\data_buf_ch8_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch8\(24)
    );
\data_buf_ch8_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch8\(25)
    );
\data_buf_ch8_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '1',
      Q => \^data_buf_ch8\(26)
    );
\data_buf_ch8_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch8\(27)
    );
\data_buf_ch8_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch8\(28)
    );
\data_buf_ch8_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch8\(29)
    );
\data_buf_ch8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(2),
      Q => \^data_buf_ch8\(2)
    );
\data_buf_ch8_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch8\(30)
    );
\data_buf_ch8_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \data_buf_ch3[25]_i_1_n_0\,
      D => '0',
      Q => \^data_buf_ch8\(31)
    );
\data_buf_ch8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(3),
      Q => \^data_buf_ch8\(3)
    );
\data_buf_ch8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(4),
      Q => \^data_buf_ch8\(4)
    );
\data_buf_ch8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(5),
      Q => \^data_buf_ch8\(5)
    );
\data_buf_ch8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(6),
      Q => \^data_buf_ch8\(6)
    );
\data_buf_ch8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(7),
      Q => \^data_buf_ch8\(7)
    );
\data_buf_ch8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(8),
      Q => \^data_buf_ch8\(8)
    );
\data_buf_ch8_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => data_valid_ch8,
      CE => '1',
      CLR => \begin_moment_ch7[5]_i_1_n_0\,
      D => begin_moment_ch8(9),
      Q => \^data_buf_ch8\(9)
    );
data_valid_ch1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(10),
      I1 => signal_duration_ch1_reg08_out(11),
      O => data_valid_ch1_i_10_n_0
    );
data_valid_ch1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(14),
      I1 => signal_duration_ch1_reg08_out(15),
      O => data_valid_ch1_i_11_n_0
    );
data_valid_ch1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(12),
      I1 => signal_duration_ch1_reg08_out(13),
      O => data_valid_ch1_i_12_n_0
    );
data_valid_ch1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(10),
      I1 => signal_duration_ch1_reg08_out(11),
      O => data_valid_ch1_i_13_n_0
    );
data_valid_ch1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(8),
      I1 => signal_duration_ch1_reg08_out(9),
      O => data_valid_ch1_i_14_n_0
    );
data_valid_ch1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(2),
      I1 => signal_duration_ch1_reg08_out(3),
      O => data_valid_ch1_i_15_n_0
    );
data_valid_ch1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(0),
      I1 => signal_duration_ch1_reg08_out(1),
      O => data_valid_ch1_i_16_n_0
    );
data_valid_ch1_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(6),
      I1 => signal_duration_ch1_reg08_out(7),
      O => data_valid_ch1_i_17_n_0
    );
data_valid_ch1_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(4),
      I1 => signal_duration_ch1_reg08_out(5),
      O => data_valid_ch1_i_18_n_0
    );
data_valid_ch1_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(2),
      I1 => signal_duration_ch1_reg08_out(3),
      O => data_valid_ch1_i_19_n_0
    );
data_valid_ch1_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(0),
      I1 => signal_duration_ch1_reg08_out(1),
      O => data_valid_ch1_i_20_n_0
    );
data_valid_ch1_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(23),
      O => data_valid_ch1_i_3_n_0
    );
data_valid_ch1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(22),
      I1 => signal_duration_ch1_reg08_out(23),
      O => data_valid_ch1_i_4_n_0
    );
data_valid_ch1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(20),
      I1 => signal_duration_ch1_reg08_out(21),
      O => data_valid_ch1_i_5_n_0
    );
data_valid_ch1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(18),
      I1 => signal_duration_ch1_reg08_out(19),
      O => data_valid_ch1_i_6_n_0
    );
data_valid_ch1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(16),
      I1 => signal_duration_ch1_reg08_out(17),
      O => data_valid_ch1_i_7_n_0
    );
data_valid_ch1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch1_reg08_out(12),
      I1 => signal_duration_ch1_reg08_out(13),
      O => data_valid_ch1_i_9_n_0
    );
data_valid_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\,
      Q => data_valid_ch1,
      R => '0'
    );
data_valid_ch1_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch1_reg_i_2_n_0,
      CO(3) => \p_0_in__0\,
      CO(2) => data_valid_ch1_reg_i_1_n_1,
      CO(1) => data_valid_ch1_reg_i_1_n_2,
      CO(0) => data_valid_ch1_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch1_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch1_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch1_i_4_n_0,
      S(2) => data_valid_ch1_i_5_n_0,
      S(1) => data_valid_ch1_i_6_n_0,
      S(0) => data_valid_ch1_i_7_n_0
    );
data_valid_ch1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch1_reg_i_8_n_0,
      CO(3) => data_valid_ch1_reg_i_2_n_0,
      CO(2) => data_valid_ch1_reg_i_2_n_1,
      CO(1) => data_valid_ch1_reg_i_2_n_2,
      CO(0) => data_valid_ch1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch1_i_9_n_0,
      DI(1) => data_valid_ch1_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch1_i_11_n_0,
      S(2) => data_valid_ch1_i_12_n_0,
      S(1) => data_valid_ch1_i_13_n_0,
      S(0) => data_valid_ch1_i_14_n_0
    );
data_valid_ch1_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch1_reg_i_8_n_0,
      CO(2) => data_valid_ch1_reg_i_8_n_1,
      CO(1) => data_valid_ch1_reg_i_8_n_2,
      CO(0) => data_valid_ch1_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch1_reg08_out(7),
      DI(2) => signal_duration_ch1_reg08_out(5),
      DI(1) => data_valid_ch1_i_15_n_0,
      DI(0) => data_valid_ch1_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch1_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch1_i_17_n_0,
      S(2) => data_valid_ch1_i_18_n_0,
      S(1) => data_valid_ch1_i_19_n_0,
      S(0) => data_valid_ch1_i_20_n_0
    );
data_valid_ch2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch2(10),
      I1 => signal_duration_ch2(11),
      O => data_valid_ch2_i_10_n_0
    );
data_valid_ch2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(14),
      I1 => signal_duration_ch2(15),
      O => data_valid_ch2_i_11_n_0
    );
data_valid_ch2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch2(12),
      I1 => signal_duration_ch2(13),
      O => data_valid_ch2_i_12_n_0
    );
data_valid_ch2_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch2(10),
      I1 => signal_duration_ch2(11),
      O => data_valid_ch2_i_13_n_0
    );
data_valid_ch2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(8),
      I1 => signal_duration_ch2(9),
      O => data_valid_ch2_i_14_n_0
    );
data_valid_ch2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch2(2),
      I1 => signal_duration_ch2(3),
      O => data_valid_ch2_i_15_n_0
    );
data_valid_ch2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch2(0),
      I1 => signal_duration_ch2(1),
      O => data_valid_ch2_i_16_n_0
    );
data_valid_ch2_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_duration_ch2(6),
      I1 => signal_duration_ch2(7),
      O => data_valid_ch2_i_17_n_0
    );
data_valid_ch2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_duration_ch2(4),
      I1 => signal_duration_ch2(5),
      O => data_valid_ch2_i_18_n_0
    );
data_valid_ch2_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch2(2),
      I1 => signal_duration_ch2(3),
      O => data_valid_ch2_i_19_n_0
    );
data_valid_ch2_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch2(0),
      I1 => signal_duration_ch2(1),
      O => data_valid_ch2_i_20_n_0
    );
data_valid_ch2_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => signal_duration_ch2(23),
      O => data_valid_ch2_i_3_n_0
    );
data_valid_ch2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(22),
      I1 => signal_duration_ch2(23),
      O => data_valid_ch2_i_4_n_0
    );
data_valid_ch2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(20),
      I1 => signal_duration_ch2(21),
      O => data_valid_ch2_i_5_n_0
    );
data_valid_ch2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(18),
      I1 => signal_duration_ch2(19),
      O => data_valid_ch2_i_6_n_0
    );
data_valid_ch2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signal_duration_ch2(16),
      I1 => signal_duration_ch2(17),
      O => data_valid_ch2_i_7_n_0
    );
data_valid_ch2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => signal_duration_ch2(12),
      I1 => signal_duration_ch2(13),
      O => data_valid_ch2_i_9_n_0
    );
data_valid_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch2_reg_i_1_n_0,
      Q => data_valid_ch2,
      R => '0'
    );
data_valid_ch2_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch2_reg_i_2_n_0,
      CO(3) => data_valid_ch2_reg_i_1_n_0,
      CO(2) => data_valid_ch2_reg_i_1_n_1,
      CO(1) => data_valid_ch2_reg_i_1_n_2,
      CO(0) => data_valid_ch2_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch2_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch2_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch2_i_4_n_0,
      S(2) => data_valid_ch2_i_5_n_0,
      S(1) => data_valid_ch2_i_6_n_0,
      S(0) => data_valid_ch2_i_7_n_0
    );
data_valid_ch2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch2_reg_i_8_n_0,
      CO(3) => data_valid_ch2_reg_i_2_n_0,
      CO(2) => data_valid_ch2_reg_i_2_n_1,
      CO(1) => data_valid_ch2_reg_i_2_n_2,
      CO(0) => data_valid_ch2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch2_i_9_n_0,
      DI(1) => data_valid_ch2_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch2_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch2_i_11_n_0,
      S(2) => data_valid_ch2_i_12_n_0,
      S(1) => data_valid_ch2_i_13_n_0,
      S(0) => data_valid_ch2_i_14_n_0
    );
data_valid_ch2_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch2_reg_i_8_n_0,
      CO(2) => data_valid_ch2_reg_i_8_n_1,
      CO(1) => data_valid_ch2_reg_i_8_n_2,
      CO(0) => data_valid_ch2_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch2(7),
      DI(2) => signal_duration_ch2(5),
      DI(1) => data_valid_ch2_i_15_n_0,
      DI(0) => data_valid_ch2_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch2_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch2_i_17_n_0,
      S(2) => data_valid_ch2_i_18_n_0,
      S(1) => data_valid_ch2_i_19_n_0,
      S(0) => data_valid_ch2_i_20_n_0
    );
data_valid_ch3_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(10),
      I1 => \signal_duration_ch3_reg__0\(11),
      O => data_valid_ch3_i_10_n_0
    );
data_valid_ch3_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(14),
      I1 => \signal_duration_ch3_reg__0\(15),
      O => data_valid_ch3_i_11_n_0
    );
data_valid_ch3_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(12),
      I1 => \signal_duration_ch3_reg__0\(13),
      O => data_valid_ch3_i_12_n_0
    );
data_valid_ch3_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(10),
      I1 => \signal_duration_ch3_reg__0\(11),
      O => data_valid_ch3_i_13_n_0
    );
data_valid_ch3_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(8),
      I1 => \signal_duration_ch3_reg__0\(9),
      O => data_valid_ch3_i_14_n_0
    );
data_valid_ch3_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(2),
      I1 => \signal_duration_ch3_reg__0\(3),
      O => data_valid_ch3_i_15_n_0
    );
data_valid_ch3_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(0),
      I1 => \signal_duration_ch3_reg__0\(1),
      O => data_valid_ch3_i_16_n_0
    );
data_valid_ch3_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(6),
      I1 => \signal_duration_ch3_reg__0\(7),
      O => data_valid_ch3_i_17_n_0
    );
data_valid_ch3_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(4),
      I1 => \signal_duration_ch3_reg__0\(5),
      O => data_valid_ch3_i_18_n_0
    );
data_valid_ch3_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(2),
      I1 => \signal_duration_ch3_reg__0\(3),
      O => data_valid_ch3_i_19_n_0
    );
data_valid_ch3_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(0),
      I1 => \signal_duration_ch3_reg__0\(1),
      O => data_valid_ch3_i_20_n_0
    );
data_valid_ch3_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(23),
      O => data_valid_ch3_i_3_n_0
    );
data_valid_ch3_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(22),
      I1 => \signal_duration_ch3_reg__0\(23),
      O => data_valid_ch3_i_4_n_0
    );
data_valid_ch3_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(20),
      I1 => \signal_duration_ch3_reg__0\(21),
      O => data_valid_ch3_i_5_n_0
    );
data_valid_ch3_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(18),
      I1 => \signal_duration_ch3_reg__0\(19),
      O => data_valid_ch3_i_6_n_0
    );
data_valid_ch3_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(16),
      I1 => \signal_duration_ch3_reg__0\(17),
      O => data_valid_ch3_i_7_n_0
    );
data_valid_ch3_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch3_reg__0\(12),
      I1 => \signal_duration_ch3_reg__0\(13),
      O => data_valid_ch3_i_9_n_0
    );
data_valid_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch3_reg_i_1_n_0,
      Q => data_valid_ch3,
      R => '0'
    );
data_valid_ch3_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch3_reg_i_2_n_0,
      CO(3) => data_valid_ch3_reg_i_1_n_0,
      CO(2) => data_valid_ch3_reg_i_1_n_1,
      CO(1) => data_valid_ch3_reg_i_1_n_2,
      CO(0) => data_valid_ch3_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch3_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch3_i_4_n_0,
      S(2) => data_valid_ch3_i_5_n_0,
      S(1) => data_valid_ch3_i_6_n_0,
      S(0) => data_valid_ch3_i_7_n_0
    );
data_valid_ch3_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch3_reg_i_8_n_0,
      CO(3) => data_valid_ch3_reg_i_2_n_0,
      CO(2) => data_valid_ch3_reg_i_2_n_1,
      CO(1) => data_valid_ch3_reg_i_2_n_2,
      CO(0) => data_valid_ch3_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch3_i_9_n_0,
      DI(1) => data_valid_ch3_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch3_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch3_i_11_n_0,
      S(2) => data_valid_ch3_i_12_n_0,
      S(1) => data_valid_ch3_i_13_n_0,
      S(0) => data_valid_ch3_i_14_n_0
    );
data_valid_ch3_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch3_reg_i_8_n_0,
      CO(2) => data_valid_ch3_reg_i_8_n_1,
      CO(1) => data_valid_ch3_reg_i_8_n_2,
      CO(0) => data_valid_ch3_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch3_reg__0\(7),
      DI(2) => \signal_duration_ch3_reg__0\(5),
      DI(1) => data_valid_ch3_i_15_n_0,
      DI(0) => data_valid_ch3_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch3_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch3_i_17_n_0,
      S(2) => data_valid_ch3_i_18_n_0,
      S(1) => data_valid_ch3_i_19_n_0,
      S(0) => data_valid_ch3_i_20_n_0
    );
data_valid_ch4_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(10),
      I1 => \signal_duration_ch4_reg__0\(11),
      O => data_valid_ch4_i_10_n_0
    );
data_valid_ch4_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(14),
      I1 => \signal_duration_ch4_reg__0\(15),
      O => data_valid_ch4_i_11_n_0
    );
data_valid_ch4_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(12),
      I1 => \signal_duration_ch4_reg__0\(13),
      O => data_valid_ch4_i_12_n_0
    );
data_valid_ch4_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(10),
      I1 => \signal_duration_ch4_reg__0\(11),
      O => data_valid_ch4_i_13_n_0
    );
data_valid_ch4_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(8),
      I1 => \signal_duration_ch4_reg__0\(9),
      O => data_valid_ch4_i_14_n_0
    );
data_valid_ch4_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(2),
      I1 => \signal_duration_ch4_reg__0\(3),
      O => data_valid_ch4_i_15_n_0
    );
data_valid_ch4_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(0),
      I1 => \signal_duration_ch4_reg__0\(1),
      O => data_valid_ch4_i_16_n_0
    );
data_valid_ch4_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(6),
      I1 => \signal_duration_ch4_reg__0\(7),
      O => data_valid_ch4_i_17_n_0
    );
data_valid_ch4_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(4),
      I1 => \signal_duration_ch4_reg__0\(5),
      O => data_valid_ch4_i_18_n_0
    );
data_valid_ch4_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(2),
      I1 => \signal_duration_ch4_reg__0\(3),
      O => data_valid_ch4_i_19_n_0
    );
data_valid_ch4_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(0),
      I1 => \signal_duration_ch4_reg__0\(1),
      O => data_valid_ch4_i_20_n_0
    );
data_valid_ch4_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(23),
      O => data_valid_ch4_i_3_n_0
    );
data_valid_ch4_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(22),
      I1 => \signal_duration_ch4_reg__0\(23),
      O => data_valid_ch4_i_4_n_0
    );
data_valid_ch4_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(20),
      I1 => \signal_duration_ch4_reg__0\(21),
      O => data_valid_ch4_i_5_n_0
    );
data_valid_ch4_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(18),
      I1 => \signal_duration_ch4_reg__0\(19),
      O => data_valid_ch4_i_6_n_0
    );
data_valid_ch4_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(16),
      I1 => \signal_duration_ch4_reg__0\(17),
      O => data_valid_ch4_i_7_n_0
    );
data_valid_ch4_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch4_reg__0\(12),
      I1 => \signal_duration_ch4_reg__0\(13),
      O => data_valid_ch4_i_9_n_0
    );
data_valid_ch4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch4_reg_i_1_n_0,
      Q => data_valid_ch4,
      R => '0'
    );
data_valid_ch4_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch4_reg_i_2_n_0,
      CO(3) => data_valid_ch4_reg_i_1_n_0,
      CO(2) => data_valid_ch4_reg_i_1_n_1,
      CO(1) => data_valid_ch4_reg_i_1_n_2,
      CO(0) => data_valid_ch4_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch4_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch4_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch4_i_4_n_0,
      S(2) => data_valid_ch4_i_5_n_0,
      S(1) => data_valid_ch4_i_6_n_0,
      S(0) => data_valid_ch4_i_7_n_0
    );
data_valid_ch4_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch4_reg_i_8_n_0,
      CO(3) => data_valid_ch4_reg_i_2_n_0,
      CO(2) => data_valid_ch4_reg_i_2_n_1,
      CO(1) => data_valid_ch4_reg_i_2_n_2,
      CO(0) => data_valid_ch4_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch4_i_9_n_0,
      DI(1) => data_valid_ch4_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch4_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch4_i_11_n_0,
      S(2) => data_valid_ch4_i_12_n_0,
      S(1) => data_valid_ch4_i_13_n_0,
      S(0) => data_valid_ch4_i_14_n_0
    );
data_valid_ch4_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch4_reg_i_8_n_0,
      CO(2) => data_valid_ch4_reg_i_8_n_1,
      CO(1) => data_valid_ch4_reg_i_8_n_2,
      CO(0) => data_valid_ch4_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch4_reg__0\(7),
      DI(2) => \signal_duration_ch4_reg__0\(5),
      DI(1) => data_valid_ch4_i_15_n_0,
      DI(0) => data_valid_ch4_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch4_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch4_i_17_n_0,
      S(2) => data_valid_ch4_i_18_n_0,
      S(1) => data_valid_ch4_i_19_n_0,
      S(0) => data_valid_ch4_i_20_n_0
    );
data_valid_ch5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(10),
      I1 => \signal_duration_ch5_reg__0\(11),
      O => data_valid_ch5_i_10_n_0
    );
data_valid_ch5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(14),
      I1 => \signal_duration_ch5_reg__0\(15),
      O => data_valid_ch5_i_11_n_0
    );
data_valid_ch5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(12),
      I1 => \signal_duration_ch5_reg__0\(13),
      O => data_valid_ch5_i_12_n_0
    );
data_valid_ch5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(10),
      I1 => \signal_duration_ch5_reg__0\(11),
      O => data_valid_ch5_i_13_n_0
    );
data_valid_ch5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(8),
      I1 => \signal_duration_ch5_reg__0\(9),
      O => data_valid_ch5_i_14_n_0
    );
data_valid_ch5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(2),
      I1 => \signal_duration_ch5_reg__0\(3),
      O => data_valid_ch5_i_15_n_0
    );
data_valid_ch5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(0),
      I1 => \signal_duration_ch5_reg__0\(1),
      O => data_valid_ch5_i_16_n_0
    );
data_valid_ch5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(6),
      I1 => \signal_duration_ch5_reg__0\(7),
      O => data_valid_ch5_i_17_n_0
    );
data_valid_ch5_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(4),
      I1 => \signal_duration_ch5_reg__0\(5),
      O => data_valid_ch5_i_18_n_0
    );
data_valid_ch5_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(2),
      I1 => \signal_duration_ch5_reg__0\(3),
      O => data_valid_ch5_i_19_n_0
    );
data_valid_ch5_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(0),
      I1 => \signal_duration_ch5_reg__0\(1),
      O => data_valid_ch5_i_20_n_0
    );
data_valid_ch5_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(23),
      O => data_valid_ch5_i_3_n_0
    );
data_valid_ch5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(22),
      I1 => \signal_duration_ch5_reg__0\(23),
      O => data_valid_ch5_i_4_n_0
    );
data_valid_ch5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(20),
      I1 => \signal_duration_ch5_reg__0\(21),
      O => data_valid_ch5_i_5_n_0
    );
data_valid_ch5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(18),
      I1 => \signal_duration_ch5_reg__0\(19),
      O => data_valid_ch5_i_6_n_0
    );
data_valid_ch5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(16),
      I1 => \signal_duration_ch5_reg__0\(17),
      O => data_valid_ch5_i_7_n_0
    );
data_valid_ch5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch5_reg__0\(12),
      I1 => \signal_duration_ch5_reg__0\(13),
      O => data_valid_ch5_i_9_n_0
    );
data_valid_ch5_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch5_reg_i_1_n_0,
      Q => data_valid_ch5,
      R => '0'
    );
data_valid_ch5_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch5_reg_i_2_n_0,
      CO(3) => data_valid_ch5_reg_i_1_n_0,
      CO(2) => data_valid_ch5_reg_i_1_n_1,
      CO(1) => data_valid_ch5_reg_i_1_n_2,
      CO(0) => data_valid_ch5_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch5_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch5_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch5_i_4_n_0,
      S(2) => data_valid_ch5_i_5_n_0,
      S(1) => data_valid_ch5_i_6_n_0,
      S(0) => data_valid_ch5_i_7_n_0
    );
data_valid_ch5_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch5_reg_i_8_n_0,
      CO(3) => data_valid_ch5_reg_i_2_n_0,
      CO(2) => data_valid_ch5_reg_i_2_n_1,
      CO(1) => data_valid_ch5_reg_i_2_n_2,
      CO(0) => data_valid_ch5_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch5_i_9_n_0,
      DI(1) => data_valid_ch5_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch5_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch5_i_11_n_0,
      S(2) => data_valid_ch5_i_12_n_0,
      S(1) => data_valid_ch5_i_13_n_0,
      S(0) => data_valid_ch5_i_14_n_0
    );
data_valid_ch5_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch5_reg_i_8_n_0,
      CO(2) => data_valid_ch5_reg_i_8_n_1,
      CO(1) => data_valid_ch5_reg_i_8_n_2,
      CO(0) => data_valid_ch5_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch5_reg__0\(7),
      DI(2) => \signal_duration_ch5_reg__0\(5),
      DI(1) => data_valid_ch5_i_15_n_0,
      DI(0) => data_valid_ch5_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch5_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch5_i_17_n_0,
      S(2) => data_valid_ch5_i_18_n_0,
      S(1) => data_valid_ch5_i_19_n_0,
      S(0) => data_valid_ch5_i_20_n_0
    );
data_valid_ch6_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(10),
      I1 => \signal_duration_ch6_reg__0\(11),
      O => data_valid_ch6_i_10_n_0
    );
data_valid_ch6_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(14),
      I1 => \signal_duration_ch6_reg__0\(15),
      O => data_valid_ch6_i_11_n_0
    );
data_valid_ch6_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(12),
      I1 => \signal_duration_ch6_reg__0\(13),
      O => data_valid_ch6_i_12_n_0
    );
data_valid_ch6_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(10),
      I1 => \signal_duration_ch6_reg__0\(11),
      O => data_valid_ch6_i_13_n_0
    );
data_valid_ch6_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(8),
      I1 => \signal_duration_ch6_reg__0\(9),
      O => data_valid_ch6_i_14_n_0
    );
data_valid_ch6_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(2),
      I1 => \signal_duration_ch6_reg__0\(3),
      O => data_valid_ch6_i_15_n_0
    );
data_valid_ch6_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(0),
      I1 => \signal_duration_ch6_reg__0\(1),
      O => data_valid_ch6_i_16_n_0
    );
data_valid_ch6_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(6),
      I1 => \signal_duration_ch6_reg__0\(7),
      O => data_valid_ch6_i_17_n_0
    );
data_valid_ch6_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(4),
      I1 => \signal_duration_ch6_reg__0\(5),
      O => data_valid_ch6_i_18_n_0
    );
data_valid_ch6_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(2),
      I1 => \signal_duration_ch6_reg__0\(3),
      O => data_valid_ch6_i_19_n_0
    );
data_valid_ch6_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(0),
      I1 => \signal_duration_ch6_reg__0\(1),
      O => data_valid_ch6_i_20_n_0
    );
data_valid_ch6_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(23),
      O => data_valid_ch6_i_3_n_0
    );
data_valid_ch6_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(22),
      I1 => \signal_duration_ch6_reg__0\(23),
      O => data_valid_ch6_i_4_n_0
    );
data_valid_ch6_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(20),
      I1 => \signal_duration_ch6_reg__0\(21),
      O => data_valid_ch6_i_5_n_0
    );
data_valid_ch6_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(18),
      I1 => \signal_duration_ch6_reg__0\(19),
      O => data_valid_ch6_i_6_n_0
    );
data_valid_ch6_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(16),
      I1 => \signal_duration_ch6_reg__0\(17),
      O => data_valid_ch6_i_7_n_0
    );
data_valid_ch6_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch6_reg__0\(12),
      I1 => \signal_duration_ch6_reg__0\(13),
      O => data_valid_ch6_i_9_n_0
    );
data_valid_ch6_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch6_reg_i_1_n_0,
      Q => data_valid_ch6,
      R => '0'
    );
data_valid_ch6_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch6_reg_i_2_n_0,
      CO(3) => data_valid_ch6_reg_i_1_n_0,
      CO(2) => data_valid_ch6_reg_i_1_n_1,
      CO(1) => data_valid_ch6_reg_i_1_n_2,
      CO(0) => data_valid_ch6_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch6_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch6_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch6_i_4_n_0,
      S(2) => data_valid_ch6_i_5_n_0,
      S(1) => data_valid_ch6_i_6_n_0,
      S(0) => data_valid_ch6_i_7_n_0
    );
data_valid_ch6_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch6_reg_i_8_n_0,
      CO(3) => data_valid_ch6_reg_i_2_n_0,
      CO(2) => data_valid_ch6_reg_i_2_n_1,
      CO(1) => data_valid_ch6_reg_i_2_n_2,
      CO(0) => data_valid_ch6_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch6_i_9_n_0,
      DI(1) => data_valid_ch6_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch6_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch6_i_11_n_0,
      S(2) => data_valid_ch6_i_12_n_0,
      S(1) => data_valid_ch6_i_13_n_0,
      S(0) => data_valid_ch6_i_14_n_0
    );
data_valid_ch6_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch6_reg_i_8_n_0,
      CO(2) => data_valid_ch6_reg_i_8_n_1,
      CO(1) => data_valid_ch6_reg_i_8_n_2,
      CO(0) => data_valid_ch6_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch6_reg__0\(7),
      DI(2) => \signal_duration_ch6_reg__0\(5),
      DI(1) => data_valid_ch6_i_15_n_0,
      DI(0) => data_valid_ch6_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch6_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch6_i_17_n_0,
      S(2) => data_valid_ch6_i_18_n_0,
      S(1) => data_valid_ch6_i_19_n_0,
      S(0) => data_valid_ch6_i_20_n_0
    );
data_valid_ch7_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(10),
      I1 => \signal_duration_ch7_reg__0\(11),
      O => data_valid_ch7_i_10_n_0
    );
data_valid_ch7_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(14),
      I1 => \signal_duration_ch7_reg__0\(15),
      O => data_valid_ch7_i_11_n_0
    );
data_valid_ch7_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(12),
      I1 => \signal_duration_ch7_reg__0\(13),
      O => data_valid_ch7_i_12_n_0
    );
data_valid_ch7_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(10),
      I1 => \signal_duration_ch7_reg__0\(11),
      O => data_valid_ch7_i_13_n_0
    );
data_valid_ch7_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(8),
      I1 => \signal_duration_ch7_reg__0\(9),
      O => data_valid_ch7_i_14_n_0
    );
data_valid_ch7_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(2),
      I1 => \signal_duration_ch7_reg__0\(3),
      O => data_valid_ch7_i_15_n_0
    );
data_valid_ch7_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(0),
      I1 => \signal_duration_ch7_reg__0\(1),
      O => data_valid_ch7_i_16_n_0
    );
data_valid_ch7_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(6),
      I1 => \signal_duration_ch7_reg__0\(7),
      O => data_valid_ch7_i_17_n_0
    );
data_valid_ch7_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(4),
      I1 => \signal_duration_ch7_reg__0\(5),
      O => data_valid_ch7_i_18_n_0
    );
data_valid_ch7_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(2),
      I1 => \signal_duration_ch7_reg__0\(3),
      O => data_valid_ch7_i_19_n_0
    );
data_valid_ch7_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(0),
      I1 => \signal_duration_ch7_reg__0\(1),
      O => data_valid_ch7_i_20_n_0
    );
data_valid_ch7_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(23),
      O => data_valid_ch7_i_3_n_0
    );
data_valid_ch7_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(22),
      I1 => \signal_duration_ch7_reg__0\(23),
      O => data_valid_ch7_i_4_n_0
    );
data_valid_ch7_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(20),
      I1 => \signal_duration_ch7_reg__0\(21),
      O => data_valid_ch7_i_5_n_0
    );
data_valid_ch7_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(18),
      I1 => \signal_duration_ch7_reg__0\(19),
      O => data_valid_ch7_i_6_n_0
    );
data_valid_ch7_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(16),
      I1 => \signal_duration_ch7_reg__0\(17),
      O => data_valid_ch7_i_7_n_0
    );
data_valid_ch7_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch7_reg__0\(12),
      I1 => \signal_duration_ch7_reg__0\(13),
      O => data_valid_ch7_i_9_n_0
    );
data_valid_ch7_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch7_reg_i_1_n_0,
      Q => data_valid_ch7,
      R => '0'
    );
data_valid_ch7_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch7_reg_i_2_n_0,
      CO(3) => data_valid_ch7_reg_i_1_n_0,
      CO(2) => data_valid_ch7_reg_i_1_n_1,
      CO(1) => data_valid_ch7_reg_i_1_n_2,
      CO(0) => data_valid_ch7_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch7_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch7_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch7_i_4_n_0,
      S(2) => data_valid_ch7_i_5_n_0,
      S(1) => data_valid_ch7_i_6_n_0,
      S(0) => data_valid_ch7_i_7_n_0
    );
data_valid_ch7_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch7_reg_i_8_n_0,
      CO(3) => data_valid_ch7_reg_i_2_n_0,
      CO(2) => data_valid_ch7_reg_i_2_n_1,
      CO(1) => data_valid_ch7_reg_i_2_n_2,
      CO(0) => data_valid_ch7_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch7_i_9_n_0,
      DI(1) => data_valid_ch7_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch7_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch7_i_11_n_0,
      S(2) => data_valid_ch7_i_12_n_0,
      S(1) => data_valid_ch7_i_13_n_0,
      S(0) => data_valid_ch7_i_14_n_0
    );
data_valid_ch7_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch7_reg_i_8_n_0,
      CO(2) => data_valid_ch7_reg_i_8_n_1,
      CO(1) => data_valid_ch7_reg_i_8_n_2,
      CO(0) => data_valid_ch7_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch7_reg__0\(7),
      DI(2) => \signal_duration_ch7_reg__0\(5),
      DI(1) => data_valid_ch7_i_15_n_0,
      DI(0) => data_valid_ch7_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch7_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch7_i_17_n_0,
      S(2) => data_valid_ch7_i_18_n_0,
      S(1) => data_valid_ch7_i_19_n_0,
      S(0) => data_valid_ch7_i_20_n_0
    );
data_valid_ch8_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(10),
      I1 => \signal_duration_ch8_reg__0\(11),
      O => data_valid_ch8_i_10_n_0
    );
data_valid_ch8_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(14),
      I1 => \signal_duration_ch8_reg__0\(15),
      O => data_valid_ch8_i_11_n_0
    );
data_valid_ch8_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(12),
      I1 => \signal_duration_ch8_reg__0\(13),
      O => data_valid_ch8_i_12_n_0
    );
data_valid_ch8_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(10),
      I1 => \signal_duration_ch8_reg__0\(11),
      O => data_valid_ch8_i_13_n_0
    );
data_valid_ch8_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(8),
      I1 => \signal_duration_ch8_reg__0\(9),
      O => data_valid_ch8_i_14_n_0
    );
data_valid_ch8_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(2),
      I1 => \signal_duration_ch8_reg__0\(3),
      O => data_valid_ch8_i_15_n_0
    );
data_valid_ch8_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(0),
      I1 => \signal_duration_ch8_reg__0\(1),
      O => data_valid_ch8_i_16_n_0
    );
data_valid_ch8_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(6),
      I1 => \signal_duration_ch8_reg__0\(7),
      O => data_valid_ch8_i_17_n_0
    );
data_valid_ch8_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(4),
      I1 => \signal_duration_ch8_reg__0\(5),
      O => data_valid_ch8_i_18_n_0
    );
data_valid_ch8_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(2),
      I1 => \signal_duration_ch8_reg__0\(3),
      O => data_valid_ch8_i_19_n_0
    );
data_valid_ch8_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(0),
      I1 => \signal_duration_ch8_reg__0\(1),
      O => data_valid_ch8_i_20_n_0
    );
data_valid_ch8_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(23),
      O => data_valid_ch8_i_3_n_0
    );
data_valid_ch8_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(22),
      I1 => \signal_duration_ch8_reg__0\(23),
      O => data_valid_ch8_i_4_n_0
    );
data_valid_ch8_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(20),
      I1 => \signal_duration_ch8_reg__0\(21),
      O => data_valid_ch8_i_5_n_0
    );
data_valid_ch8_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(18),
      I1 => \signal_duration_ch8_reg__0\(19),
      O => data_valid_ch8_i_6_n_0
    );
data_valid_ch8_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(16),
      I1 => \signal_duration_ch8_reg__0\(17),
      O => data_valid_ch8_i_7_n_0
    );
data_valid_ch8_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \signal_duration_ch8_reg__0\(12),
      I1 => \signal_duration_ch8_reg__0\(13),
      O => data_valid_ch8_i_9_n_0
    );
data_valid_ch8_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data_valid_ch8_reg_i_1_n_0,
      Q => data_valid_ch8,
      R => '0'
    );
data_valid_ch8_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch8_reg_i_2_n_0,
      CO(3) => data_valid_ch8_reg_i_1_n_0,
      CO(2) => data_valid_ch8_reg_i_1_n_1,
      CO(1) => data_valid_ch8_reg_i_1_n_2,
      CO(0) => data_valid_ch8_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => data_valid_ch8_i_3_n_0,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_data_valid_ch8_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch8_i_4_n_0,
      S(2) => data_valid_ch8_i_5_n_0,
      S(1) => data_valid_ch8_i_6_n_0,
      S(0) => data_valid_ch8_i_7_n_0
    );
data_valid_ch8_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch8_reg_i_8_n_0,
      CO(3) => data_valid_ch8_reg_i_2_n_0,
      CO(2) => data_valid_ch8_reg_i_2_n_1,
      CO(1) => data_valid_ch8_reg_i_2_n_2,
      CO(0) => data_valid_ch8_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_valid_ch8_i_9_n_0,
      DI(1) => data_valid_ch8_i_10_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_data_valid_ch8_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch8_i_11_n_0,
      S(2) => data_valid_ch8_i_12_n_0,
      S(1) => data_valid_ch8_i_13_n_0,
      S(0) => data_valid_ch8_i_14_n_0
    );
data_valid_ch8_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch8_reg_i_8_n_0,
      CO(2) => data_valid_ch8_reg_i_8_n_1,
      CO(1) => data_valid_ch8_reg_i_8_n_2,
      CO(0) => data_valid_ch8_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \signal_duration_ch8_reg__0\(7),
      DI(2) => \signal_duration_ch8_reg__0\(5),
      DI(1) => data_valid_ch8_i_15_n_0,
      DI(0) => data_valid_ch8_i_16_n_0,
      O(3 downto 0) => NLW_data_valid_ch8_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch8_i_17_n_0,
      S(2) => data_valid_ch8_i_18_n_0,
      S(1) => data_valid_ch8_i_19_n_0,
      S(0) => data_valid_ch8_i_20_n_0
    );
data_valid_ch_inferred_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_9_n_0,
      CO(3) => NLW_data_valid_ch_inferred_i_1_CO_UNCONNECTED(3),
      CO(2) => data_valid_ch(7),
      CO(1) => data_valid_ch_inferred_i_1_n_2,
      CO(0) => data_valid_ch_inferred_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => data_valid_ch_inferred_i_10_n_0,
      S(1) => data_valid_ch_inferred_i_11_n_0,
      S(0) => data_valid_ch_inferred_i_12_n_0
    );
data_valid_ch_inferred_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data_buf_ch8_backup(30),
      I1 => \^data_buf_ch8\(30),
      I2 => data_buf_ch8_backup(31),
      I3 => \^data_buf_ch8\(31),
      O => data_valid_ch_inferred_i_10_n_0
    );
data_valid_ch_inferred_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(0),
      I1 => \^data_buf_ch2\(0),
      I2 => \^data_buf_ch2\(2),
      I3 => data_buf_ch2_backup(2),
      I4 => \^data_buf_ch2\(1),
      I5 => data_buf_ch2_backup(1),
      O => data_valid_ch_inferred_i_100_n_0
    );
data_valid_ch_inferred_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(9),
      I1 => \^data_buf_ch1\(9),
      I2 => \^data_buf_ch1\(11),
      I3 => data_buf_ch1_backup(11),
      I4 => \^data_buf_ch1\(10),
      I5 => data_buf_ch1_backup(10),
      O => data_valid_ch_inferred_i_101_n_0
    );
data_valid_ch_inferred_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(6),
      I1 => \^data_buf_ch1\(6),
      I2 => \^data_buf_ch1\(8),
      I3 => data_buf_ch1_backup(8),
      I4 => \^data_buf_ch1\(7),
      I5 => data_buf_ch1_backup(7),
      O => data_valid_ch_inferred_i_102_n_0
    );
data_valid_ch_inferred_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(3),
      I1 => \^data_buf_ch1\(3),
      I2 => \^data_buf_ch1\(5),
      I3 => data_buf_ch1_backup(5),
      I4 => \^data_buf_ch1\(4),
      I5 => data_buf_ch1_backup(4),
      O => data_valid_ch_inferred_i_103_n_0
    );
data_valid_ch_inferred_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(0),
      I1 => \^data_buf_ch1\(0),
      I2 => \^data_buf_ch1\(2),
      I3 => data_buf_ch1_backup(2),
      I4 => \^data_buf_ch1\(1),
      I5 => data_buf_ch1_backup(1),
      O => data_valid_ch_inferred_i_104_n_0
    );
data_valid_ch_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(27),
      I1 => \^data_buf_ch8\(27),
      I2 => \^data_buf_ch8\(29),
      I3 => data_buf_ch8_backup(29),
      I4 => \^data_buf_ch8\(28),
      I5 => data_buf_ch8_backup(28),
      O => data_valid_ch_inferred_i_11_n_0
    );
data_valid_ch_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(24),
      I1 => \^data_buf_ch8\(24),
      I2 => \^data_buf_ch8\(26),
      I3 => data_buf_ch8_backup(26),
      I4 => \^data_buf_ch8\(25),
      I5 => data_buf_ch8_backup(25),
      O => data_valid_ch_inferred_i_12_n_0
    );
data_valid_ch_inferred_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_38_n_0,
      CO(3) => data_valid_ch_inferred_i_13_n_0,
      CO(2) => data_valid_ch_inferred_i_13_n_1,
      CO(1) => data_valid_ch_inferred_i_13_n_2,
      CO(0) => data_valid_ch_inferred_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_39_n_0,
      S(2) => data_valid_ch_inferred_i_40_n_0,
      S(1) => data_valid_ch_inferred_i_41_n_0,
      S(0) => data_valid_ch_inferred_i_42_n_0
    );
data_valid_ch_inferred_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data_buf_ch7_backup(30),
      I1 => \^data_buf_ch7\(30),
      I2 => data_buf_ch7_backup(31),
      I3 => \^data_buf_ch7\(31),
      O => data_valid_ch_inferred_i_14_n_0
    );
data_valid_ch_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(27),
      I1 => \^data_buf_ch7\(27),
      I2 => \^data_buf_ch7\(29),
      I3 => data_buf_ch7_backup(29),
      I4 => \^data_buf_ch7\(28),
      I5 => data_buf_ch7_backup(28),
      O => data_valid_ch_inferred_i_15_n_0
    );
data_valid_ch_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(24),
      I1 => \^data_buf_ch7\(24),
      I2 => \^data_buf_ch7\(26),
      I3 => data_buf_ch7_backup(26),
      I4 => \^data_buf_ch7\(25),
      I5 => data_buf_ch7_backup(25),
      O => data_valid_ch_inferred_i_16_n_0
    );
data_valid_ch_inferred_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_43_n_0,
      CO(3) => data_valid_ch_inferred_i_17_n_0,
      CO(2) => data_valid_ch_inferred_i_17_n_1,
      CO(1) => data_valid_ch_inferred_i_17_n_2,
      CO(0) => data_valid_ch_inferred_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_44_n_0,
      S(2) => data_valid_ch_inferred_i_45_n_0,
      S(1) => data_valid_ch_inferred_i_46_n_0,
      S(0) => data_valid_ch_inferred_i_47_n_0
    );
data_valid_ch_inferred_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_buf_ch6\(26),
      I1 => data_buf_ch6_backup(26),
      O => data_valid_ch_inferred_i_18_n_0
    );
data_valid_ch_inferred_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_48_n_0,
      CO(3) => data_valid_ch_inferred_i_19_n_0,
      CO(2) => data_valid_ch_inferred_i_19_n_1,
      CO(1) => data_valid_ch_inferred_i_19_n_2,
      CO(0) => data_valid_ch_inferred_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_49_n_0,
      S(2) => data_valid_ch_inferred_i_50_n_0,
      S(1) => data_valid_ch_inferred_i_51_n_0,
      S(0) => data_valid_ch_inferred_i_52_n_0
    );
data_valid_ch_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_13_n_0,
      CO(3) => NLW_data_valid_ch_inferred_i_2_CO_UNCONNECTED(3),
      CO(2) => data_valid_ch(6),
      CO(1) => data_valid_ch_inferred_i_2_n_2,
      CO(0) => data_valid_ch_inferred_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => data_valid_ch_inferred_i_14_n_0,
      S(1) => data_valid_ch_inferred_i_15_n_0,
      S(0) => data_valid_ch_inferred_i_16_n_0
    );
data_valid_ch_inferred_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_buf_ch5\(26),
      I1 => data_buf_ch5_backup(26),
      O => data_valid_ch_inferred_i_20_n_0
    );
data_valid_ch_inferred_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_53_n_0,
      CO(3) => data_valid_ch_inferred_i_21_n_0,
      CO(2) => data_valid_ch_inferred_i_21_n_1,
      CO(1) => data_valid_ch_inferred_i_21_n_2,
      CO(0) => data_valid_ch_inferred_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_54_n_0,
      S(2) => data_valid_ch_inferred_i_55_n_0,
      S(1) => data_valid_ch_inferred_i_56_n_0,
      S(0) => data_valid_ch_inferred_i_57_n_0
    );
data_valid_ch_inferred_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_buf_ch4\(25),
      I1 => data_buf_ch4_backup(25),
      O => data_valid_ch_inferred_i_22_n_0
    );
data_valid_ch_inferred_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_58_n_0,
      CO(3) => data_valid_ch_inferred_i_23_n_0,
      CO(2) => data_valid_ch_inferred_i_23_n_1,
      CO(1) => data_valid_ch_inferred_i_23_n_2,
      CO(0) => data_valid_ch_inferred_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_59_n_0,
      S(2) => data_valid_ch_inferred_i_60_n_0,
      S(1) => data_valid_ch_inferred_i_61_n_0,
      S(0) => data_valid_ch_inferred_i_62_n_0
    );
data_valid_ch_inferred_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_buf_ch3\(25),
      I1 => data_buf_ch3_backup(25),
      O => data_valid_ch_inferred_i_24_n_0
    );
data_valid_ch_inferred_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_63_n_0,
      CO(3) => data_valid_ch_inferred_i_25_n_0,
      CO(2) => data_valid_ch_inferred_i_25_n_1,
      CO(1) => data_valid_ch_inferred_i_25_n_2,
      CO(0) => data_valid_ch_inferred_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_64_n_0,
      S(2) => data_valid_ch_inferred_i_65_n_0,
      S(1) => data_valid_ch_inferred_i_66_n_0,
      S(0) => data_valid_ch_inferred_i_67_n_0
    );
data_valid_ch_inferred_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data_buf_ch2_backup(30),
      I1 => \^data_buf_ch2\(30),
      I2 => data_buf_ch2_backup(31),
      I3 => \^data_buf_ch2\(31),
      O => data_valid_ch_inferred_i_26_n_0
    );
data_valid_ch_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(27),
      I1 => \^data_buf_ch2\(27),
      I2 => \^data_buf_ch2\(29),
      I3 => data_buf_ch2_backup(29),
      I4 => \^data_buf_ch2\(28),
      I5 => data_buf_ch2_backup(28),
      O => data_valid_ch_inferred_i_27_n_0
    );
data_valid_ch_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(24),
      I1 => \^data_buf_ch2\(24),
      I2 => \^data_buf_ch2\(26),
      I3 => data_buf_ch2_backup(26),
      I4 => \^data_buf_ch2\(25),
      I5 => data_buf_ch2_backup(25),
      O => data_valid_ch_inferred_i_28_n_0
    );
data_valid_ch_inferred_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_68_n_0,
      CO(3) => data_valid_ch_inferred_i_29_n_0,
      CO(2) => data_valid_ch_inferred_i_29_n_1,
      CO(1) => data_valid_ch_inferred_i_29_n_2,
      CO(0) => data_valid_ch_inferred_i_29_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_69_n_0,
      S(2) => data_valid_ch_inferred_i_70_n_0,
      S(1) => data_valid_ch_inferred_i_71_n_0,
      S(0) => data_valid_ch_inferred_i_72_n_0
    );
data_valid_ch_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_17_n_0,
      CO(3 downto 1) => NLW_data_valid_ch_inferred_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => data_valid_ch(5),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => data_valid_ch_inferred_i_18_n_0
    );
data_valid_ch_inferred_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data_buf_ch1_backup(30),
      I1 => \^data_buf_ch1\(30),
      I2 => data_buf_ch1_backup(31),
      I3 => \^data_buf_ch1\(31),
      O => data_valid_ch_inferred_i_30_n_0
    );
data_valid_ch_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(27),
      I1 => \^data_buf_ch1\(27),
      I2 => \^data_buf_ch1\(29),
      I3 => data_buf_ch1_backup(29),
      I4 => \^data_buf_ch1\(28),
      I5 => data_buf_ch1_backup(28),
      O => data_valid_ch_inferred_i_31_n_0
    );
data_valid_ch_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(24),
      I1 => \^data_buf_ch1\(24),
      I2 => \^data_buf_ch1\(26),
      I3 => data_buf_ch1_backup(26),
      I4 => \^data_buf_ch1\(25),
      I5 => data_buf_ch1_backup(25),
      O => data_valid_ch_inferred_i_32_n_0
    );
data_valid_ch_inferred_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_33_n_0,
      CO(2) => data_valid_ch_inferred_i_33_n_1,
      CO(1) => data_valid_ch_inferred_i_33_n_2,
      CO(0) => data_valid_ch_inferred_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_73_n_0,
      S(2) => data_valid_ch_inferred_i_74_n_0,
      S(1) => data_valid_ch_inferred_i_75_n_0,
      S(0) => data_valid_ch_inferred_i_76_n_0
    );
data_valid_ch_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(21),
      I1 => \^data_buf_ch8\(21),
      I2 => \^data_buf_ch8\(23),
      I3 => data_buf_ch8_backup(23),
      I4 => \^data_buf_ch8\(22),
      I5 => data_buf_ch8_backup(22),
      O => data_valid_ch_inferred_i_34_n_0
    );
data_valid_ch_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(18),
      I1 => \^data_buf_ch8\(18),
      I2 => \^data_buf_ch8\(20),
      I3 => data_buf_ch8_backup(20),
      I4 => \^data_buf_ch8\(19),
      I5 => data_buf_ch8_backup(19),
      O => data_valid_ch_inferred_i_35_n_0
    );
data_valid_ch_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(15),
      I1 => \^data_buf_ch8\(15),
      I2 => \^data_buf_ch8\(17),
      I3 => data_buf_ch8_backup(17),
      I4 => \^data_buf_ch8\(16),
      I5 => data_buf_ch8_backup(16),
      O => data_valid_ch_inferred_i_36_n_0
    );
data_valid_ch_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(12),
      I1 => \^data_buf_ch8\(12),
      I2 => \^data_buf_ch8\(14),
      I3 => data_buf_ch8_backup(14),
      I4 => \^data_buf_ch8\(13),
      I5 => data_buf_ch8_backup(13),
      O => data_valid_ch_inferred_i_37_n_0
    );
data_valid_ch_inferred_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_38_n_0,
      CO(2) => data_valid_ch_inferred_i_38_n_1,
      CO(1) => data_valid_ch_inferred_i_38_n_2,
      CO(0) => data_valid_ch_inferred_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_38_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_77_n_0,
      S(2) => data_valid_ch_inferred_i_78_n_0,
      S(1) => data_valid_ch_inferred_i_79_n_0,
      S(0) => data_valid_ch_inferred_i_80_n_0
    );
data_valid_ch_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(21),
      I1 => \^data_buf_ch7\(21),
      I2 => \^data_buf_ch7\(23),
      I3 => data_buf_ch7_backup(23),
      I4 => \^data_buf_ch7\(22),
      I5 => data_buf_ch7_backup(22),
      O => data_valid_ch_inferred_i_39_n_0
    );
data_valid_ch_inferred_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_19_n_0,
      CO(3 downto 1) => NLW_data_valid_ch_inferred_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => data_valid_ch(4),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => data_valid_ch_inferred_i_20_n_0
    );
data_valid_ch_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(18),
      I1 => \^data_buf_ch7\(18),
      I2 => \^data_buf_ch7\(20),
      I3 => data_buf_ch7_backup(20),
      I4 => \^data_buf_ch7\(19),
      I5 => data_buf_ch7_backup(19),
      O => data_valid_ch_inferred_i_40_n_0
    );
data_valid_ch_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(15),
      I1 => \^data_buf_ch7\(15),
      I2 => \^data_buf_ch7\(17),
      I3 => data_buf_ch7_backup(17),
      I4 => \^data_buf_ch7\(16),
      I5 => data_buf_ch7_backup(16),
      O => data_valid_ch_inferred_i_41_n_0
    );
data_valid_ch_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(12),
      I1 => \^data_buf_ch7\(12),
      I2 => \^data_buf_ch7\(14),
      I3 => data_buf_ch7_backup(14),
      I4 => \^data_buf_ch7\(13),
      I5 => data_buf_ch7_backup(13),
      O => data_valid_ch_inferred_i_42_n_0
    );
data_valid_ch_inferred_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_43_n_0,
      CO(2) => data_valid_ch_inferred_i_43_n_1,
      CO(1) => data_valid_ch_inferred_i_43_n_2,
      CO(0) => data_valid_ch_inferred_i_43_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_81_n_0,
      S(2) => data_valid_ch_inferred_i_82_n_0,
      S(1) => data_valid_ch_inferred_i_83_n_0,
      S(0) => data_valid_ch_inferred_i_84_n_0
    );
data_valid_ch_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(21),
      I1 => \^data_buf_ch6\(21),
      I2 => \^data_buf_ch6\(23),
      I3 => data_buf_ch6_backup(23),
      I4 => \^data_buf_ch6\(22),
      I5 => data_buf_ch6_backup(22),
      O => data_valid_ch_inferred_i_44_n_0
    );
data_valid_ch_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(18),
      I1 => \^data_buf_ch6\(18),
      I2 => \^data_buf_ch6\(20),
      I3 => data_buf_ch6_backup(20),
      I4 => \^data_buf_ch6\(19),
      I5 => data_buf_ch6_backup(19),
      O => data_valid_ch_inferred_i_45_n_0
    );
data_valid_ch_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(15),
      I1 => \^data_buf_ch6\(15),
      I2 => \^data_buf_ch6\(17),
      I3 => data_buf_ch6_backup(17),
      I4 => \^data_buf_ch6\(16),
      I5 => data_buf_ch6_backup(16),
      O => data_valid_ch_inferred_i_46_n_0
    );
data_valid_ch_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(12),
      I1 => \^data_buf_ch6\(12),
      I2 => \^data_buf_ch6\(14),
      I3 => data_buf_ch6_backup(14),
      I4 => \^data_buf_ch6\(13),
      I5 => data_buf_ch6_backup(13),
      O => data_valid_ch_inferred_i_47_n_0
    );
data_valid_ch_inferred_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_48_n_0,
      CO(2) => data_valid_ch_inferred_i_48_n_1,
      CO(1) => data_valid_ch_inferred_i_48_n_2,
      CO(0) => data_valid_ch_inferred_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_48_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_85_n_0,
      S(2) => data_valid_ch_inferred_i_86_n_0,
      S(1) => data_valid_ch_inferred_i_87_n_0,
      S(0) => data_valid_ch_inferred_i_88_n_0
    );
data_valid_ch_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(21),
      I1 => \^data_buf_ch5\(21),
      I2 => \^data_buf_ch5\(23),
      I3 => data_buf_ch5_backup(23),
      I4 => \^data_buf_ch5\(22),
      I5 => data_buf_ch5_backup(22),
      O => data_valid_ch_inferred_i_49_n_0
    );
data_valid_ch_inferred_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_21_n_0,
      CO(3 downto 1) => NLW_data_valid_ch_inferred_i_5_CO_UNCONNECTED(3 downto 1),
      CO(0) => data_valid_ch(3),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => data_valid_ch_inferred_i_22_n_0
    );
data_valid_ch_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(18),
      I1 => \^data_buf_ch5\(18),
      I2 => \^data_buf_ch5\(20),
      I3 => data_buf_ch5_backup(20),
      I4 => \^data_buf_ch5\(19),
      I5 => data_buf_ch5_backup(19),
      O => data_valid_ch_inferred_i_50_n_0
    );
data_valid_ch_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(15),
      I1 => \^data_buf_ch5\(15),
      I2 => \^data_buf_ch5\(17),
      I3 => data_buf_ch5_backup(17),
      I4 => \^data_buf_ch5\(16),
      I5 => data_buf_ch5_backup(16),
      O => data_valid_ch_inferred_i_51_n_0
    );
data_valid_ch_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(12),
      I1 => \^data_buf_ch5\(12),
      I2 => \^data_buf_ch5\(14),
      I3 => data_buf_ch5_backup(14),
      I4 => \^data_buf_ch5\(13),
      I5 => data_buf_ch5_backup(13),
      O => data_valid_ch_inferred_i_52_n_0
    );
data_valid_ch_inferred_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_53_n_0,
      CO(2) => data_valid_ch_inferred_i_53_n_1,
      CO(1) => data_valid_ch_inferred_i_53_n_2,
      CO(0) => data_valid_ch_inferred_i_53_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_53_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_89_n_0,
      S(2) => data_valid_ch_inferred_i_90_n_0,
      S(1) => data_valid_ch_inferred_i_91_n_0,
      S(0) => data_valid_ch_inferred_i_92_n_0
    );
data_valid_ch_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(21),
      I1 => \^data_buf_ch4\(21),
      I2 => \^data_buf_ch4\(23),
      I3 => data_buf_ch4_backup(23),
      I4 => \^data_buf_ch4\(22),
      I5 => data_buf_ch4_backup(22),
      O => data_valid_ch_inferred_i_54_n_0
    );
data_valid_ch_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(18),
      I1 => \^data_buf_ch4\(18),
      I2 => \^data_buf_ch4\(20),
      I3 => data_buf_ch4_backup(20),
      I4 => \^data_buf_ch4\(19),
      I5 => data_buf_ch4_backup(19),
      O => data_valid_ch_inferred_i_55_n_0
    );
data_valid_ch_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(15),
      I1 => \^data_buf_ch4\(15),
      I2 => \^data_buf_ch4\(17),
      I3 => data_buf_ch4_backup(17),
      I4 => \^data_buf_ch4\(16),
      I5 => data_buf_ch4_backup(16),
      O => data_valid_ch_inferred_i_56_n_0
    );
data_valid_ch_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(12),
      I1 => \^data_buf_ch4\(12),
      I2 => \^data_buf_ch4\(14),
      I3 => data_buf_ch4_backup(14),
      I4 => \^data_buf_ch4\(13),
      I5 => data_buf_ch4_backup(13),
      O => data_valid_ch_inferred_i_57_n_0
    );
data_valid_ch_inferred_i_58: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_58_n_0,
      CO(2) => data_valid_ch_inferred_i_58_n_1,
      CO(1) => data_valid_ch_inferred_i_58_n_2,
      CO(0) => data_valid_ch_inferred_i_58_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_58_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_93_n_0,
      S(2) => data_valid_ch_inferred_i_94_n_0,
      S(1) => data_valid_ch_inferred_i_95_n_0,
      S(0) => data_valid_ch_inferred_i_96_n_0
    );
data_valid_ch_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(21),
      I1 => \^data_buf_ch3\(21),
      I2 => \^data_buf_ch3\(23),
      I3 => data_buf_ch3_backup(23),
      I4 => \^data_buf_ch3\(22),
      I5 => data_buf_ch3_backup(22),
      O => data_valid_ch_inferred_i_59_n_0
    );
data_valid_ch_inferred_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_23_n_0,
      CO(3 downto 1) => NLW_data_valid_ch_inferred_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => data_valid_ch(2),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => data_valid_ch_inferred_i_24_n_0
    );
data_valid_ch_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(18),
      I1 => \^data_buf_ch3\(18),
      I2 => \^data_buf_ch3\(20),
      I3 => data_buf_ch3_backup(20),
      I4 => \^data_buf_ch3\(19),
      I5 => data_buf_ch3_backup(19),
      O => data_valid_ch_inferred_i_60_n_0
    );
data_valid_ch_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(15),
      I1 => \^data_buf_ch3\(15),
      I2 => \^data_buf_ch3\(17),
      I3 => data_buf_ch3_backup(17),
      I4 => \^data_buf_ch3\(16),
      I5 => data_buf_ch3_backup(16),
      O => data_valid_ch_inferred_i_61_n_0
    );
data_valid_ch_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(12),
      I1 => \^data_buf_ch3\(12),
      I2 => \^data_buf_ch3\(14),
      I3 => data_buf_ch3_backup(14),
      I4 => \^data_buf_ch3\(13),
      I5 => data_buf_ch3_backup(13),
      O => data_valid_ch_inferred_i_62_n_0
    );
data_valid_ch_inferred_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_63_n_0,
      CO(2) => data_valid_ch_inferred_i_63_n_1,
      CO(1) => data_valid_ch_inferred_i_63_n_2,
      CO(0) => data_valid_ch_inferred_i_63_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_63_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_97_n_0,
      S(2) => data_valid_ch_inferred_i_98_n_0,
      S(1) => data_valid_ch_inferred_i_99_n_0,
      S(0) => data_valid_ch_inferred_i_100_n_0
    );
data_valid_ch_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(21),
      I1 => \^data_buf_ch2\(21),
      I2 => \^data_buf_ch2\(23),
      I3 => data_buf_ch2_backup(23),
      I4 => \^data_buf_ch2\(22),
      I5 => data_buf_ch2_backup(22),
      O => data_valid_ch_inferred_i_64_n_0
    );
data_valid_ch_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(18),
      I1 => \^data_buf_ch2\(18),
      I2 => \^data_buf_ch2\(20),
      I3 => data_buf_ch2_backup(20),
      I4 => \^data_buf_ch2\(19),
      I5 => data_buf_ch2_backup(19),
      O => data_valid_ch_inferred_i_65_n_0
    );
data_valid_ch_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(15),
      I1 => \^data_buf_ch2\(15),
      I2 => \^data_buf_ch2\(17),
      I3 => data_buf_ch2_backup(17),
      I4 => \^data_buf_ch2\(16),
      I5 => data_buf_ch2_backup(16),
      O => data_valid_ch_inferred_i_66_n_0
    );
data_valid_ch_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(12),
      I1 => \^data_buf_ch2\(12),
      I2 => \^data_buf_ch2\(14),
      I3 => data_buf_ch2_backup(14),
      I4 => \^data_buf_ch2\(13),
      I5 => data_buf_ch2_backup(13),
      O => data_valid_ch_inferred_i_67_n_0
    );
data_valid_ch_inferred_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_valid_ch_inferred_i_68_n_0,
      CO(2) => data_valid_ch_inferred_i_68_n_1,
      CO(1) => data_valid_ch_inferred_i_68_n_2,
      CO(0) => data_valid_ch_inferred_i_68_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_68_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_101_n_0,
      S(2) => data_valid_ch_inferred_i_102_n_0,
      S(1) => data_valid_ch_inferred_i_103_n_0,
      S(0) => data_valid_ch_inferred_i_104_n_0
    );
data_valid_ch_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(21),
      I1 => \^data_buf_ch1\(21),
      I2 => \^data_buf_ch1\(23),
      I3 => data_buf_ch1_backup(23),
      I4 => \^data_buf_ch1\(22),
      I5 => data_buf_ch1_backup(22),
      O => data_valid_ch_inferred_i_69_n_0
    );
data_valid_ch_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_25_n_0,
      CO(3) => NLW_data_valid_ch_inferred_i_7_CO_UNCONNECTED(3),
      CO(2) => data_valid_ch(1),
      CO(1) => data_valid_ch_inferred_i_7_n_2,
      CO(0) => data_valid_ch_inferred_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => data_valid_ch_inferred_i_26_n_0,
      S(1) => data_valid_ch_inferred_i_27_n_0,
      S(0) => data_valid_ch_inferred_i_28_n_0
    );
data_valid_ch_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(18),
      I1 => \^data_buf_ch1\(18),
      I2 => \^data_buf_ch1\(20),
      I3 => data_buf_ch1_backup(20),
      I4 => \^data_buf_ch1\(19),
      I5 => data_buf_ch1_backup(19),
      O => data_valid_ch_inferred_i_70_n_0
    );
data_valid_ch_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(15),
      I1 => \^data_buf_ch1\(15),
      I2 => \^data_buf_ch1\(17),
      I3 => data_buf_ch1_backup(17),
      I4 => \^data_buf_ch1\(16),
      I5 => data_buf_ch1_backup(16),
      O => data_valid_ch_inferred_i_71_n_0
    );
data_valid_ch_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch1_backup(12),
      I1 => \^data_buf_ch1\(12),
      I2 => \^data_buf_ch1\(14),
      I3 => data_buf_ch1_backup(14),
      I4 => \^data_buf_ch1\(13),
      I5 => data_buf_ch1_backup(13),
      O => data_valid_ch_inferred_i_72_n_0
    );
data_valid_ch_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(9),
      I1 => \^data_buf_ch8\(9),
      I2 => \^data_buf_ch8\(11),
      I3 => data_buf_ch8_backup(11),
      I4 => \^data_buf_ch8\(10),
      I5 => data_buf_ch8_backup(10),
      O => data_valid_ch_inferred_i_73_n_0
    );
data_valid_ch_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(6),
      I1 => \^data_buf_ch8\(6),
      I2 => \^data_buf_ch8\(8),
      I3 => data_buf_ch8_backup(8),
      I4 => \^data_buf_ch8\(7),
      I5 => data_buf_ch8_backup(7),
      O => data_valid_ch_inferred_i_74_n_0
    );
data_valid_ch_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(3),
      I1 => \^data_buf_ch8\(3),
      I2 => \^data_buf_ch8\(5),
      I3 => data_buf_ch8_backup(5),
      I4 => \^data_buf_ch8\(4),
      I5 => data_buf_ch8_backup(4),
      O => data_valid_ch_inferred_i_75_n_0
    );
data_valid_ch_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch8_backup(0),
      I1 => \^data_buf_ch8\(0),
      I2 => \^data_buf_ch8\(2),
      I3 => data_buf_ch8_backup(2),
      I4 => \^data_buf_ch8\(1),
      I5 => data_buf_ch8_backup(1),
      O => data_valid_ch_inferred_i_76_n_0
    );
data_valid_ch_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(9),
      I1 => \^data_buf_ch7\(9),
      I2 => \^data_buf_ch7\(11),
      I3 => data_buf_ch7_backup(11),
      I4 => \^data_buf_ch7\(10),
      I5 => data_buf_ch7_backup(10),
      O => data_valid_ch_inferred_i_77_n_0
    );
data_valid_ch_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(6),
      I1 => \^data_buf_ch7\(6),
      I2 => \^data_buf_ch7\(8),
      I3 => data_buf_ch7_backup(8),
      I4 => \^data_buf_ch7\(7),
      I5 => data_buf_ch7_backup(7),
      O => data_valid_ch_inferred_i_78_n_0
    );
data_valid_ch_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(3),
      I1 => \^data_buf_ch7\(3),
      I2 => \^data_buf_ch7\(5),
      I3 => data_buf_ch7_backup(5),
      I4 => \^data_buf_ch7\(4),
      I5 => data_buf_ch7_backup(4),
      O => data_valid_ch_inferred_i_79_n_0
    );
data_valid_ch_inferred_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_29_n_0,
      CO(3) => NLW_data_valid_ch_inferred_i_8_CO_UNCONNECTED(3),
      CO(2) => data_valid_ch(0),
      CO(1) => data_valid_ch_inferred_i_8_n_2,
      CO(0) => data_valid_ch_inferred_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => data_valid_ch_inferred_i_30_n_0,
      S(1) => data_valid_ch_inferred_i_31_n_0,
      S(0) => data_valid_ch_inferred_i_32_n_0
    );
data_valid_ch_inferred_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch7_backup(0),
      I1 => \^data_buf_ch7\(0),
      I2 => \^data_buf_ch7\(2),
      I3 => data_buf_ch7_backup(2),
      I4 => \^data_buf_ch7\(1),
      I5 => data_buf_ch7_backup(1),
      O => data_valid_ch_inferred_i_80_n_0
    );
data_valid_ch_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(9),
      I1 => \^data_buf_ch6\(9),
      I2 => \^data_buf_ch6\(11),
      I3 => data_buf_ch6_backup(11),
      I4 => \^data_buf_ch6\(10),
      I5 => data_buf_ch6_backup(10),
      O => data_valid_ch_inferred_i_81_n_0
    );
data_valid_ch_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(6),
      I1 => \^data_buf_ch6\(6),
      I2 => \^data_buf_ch6\(8),
      I3 => data_buf_ch6_backup(8),
      I4 => \^data_buf_ch6\(7),
      I5 => data_buf_ch6_backup(7),
      O => data_valid_ch_inferred_i_82_n_0
    );
data_valid_ch_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(3),
      I1 => \^data_buf_ch6\(3),
      I2 => \^data_buf_ch6\(5),
      I3 => data_buf_ch6_backup(5),
      I4 => \^data_buf_ch6\(4),
      I5 => data_buf_ch6_backup(4),
      O => data_valid_ch_inferred_i_83_n_0
    );
data_valid_ch_inferred_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch6_backup(0),
      I1 => \^data_buf_ch6\(0),
      I2 => \^data_buf_ch6\(2),
      I3 => data_buf_ch6_backup(2),
      I4 => \^data_buf_ch6\(1),
      I5 => data_buf_ch6_backup(1),
      O => data_valid_ch_inferred_i_84_n_0
    );
data_valid_ch_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(9),
      I1 => \^data_buf_ch5\(9),
      I2 => \^data_buf_ch5\(11),
      I3 => data_buf_ch5_backup(11),
      I4 => \^data_buf_ch5\(10),
      I5 => data_buf_ch5_backup(10),
      O => data_valid_ch_inferred_i_85_n_0
    );
data_valid_ch_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(6),
      I1 => \^data_buf_ch5\(6),
      I2 => \^data_buf_ch5\(8),
      I3 => data_buf_ch5_backup(8),
      I4 => \^data_buf_ch5\(7),
      I5 => data_buf_ch5_backup(7),
      O => data_valid_ch_inferred_i_86_n_0
    );
data_valid_ch_inferred_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(3),
      I1 => \^data_buf_ch5\(3),
      I2 => \^data_buf_ch5\(5),
      I3 => data_buf_ch5_backup(5),
      I4 => \^data_buf_ch5\(4),
      I5 => data_buf_ch5_backup(4),
      O => data_valid_ch_inferred_i_87_n_0
    );
data_valid_ch_inferred_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch5_backup(0),
      I1 => \^data_buf_ch5\(0),
      I2 => \^data_buf_ch5\(2),
      I3 => data_buf_ch5_backup(2),
      I4 => \^data_buf_ch5\(1),
      I5 => data_buf_ch5_backup(1),
      O => data_valid_ch_inferred_i_88_n_0
    );
data_valid_ch_inferred_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(9),
      I1 => \^data_buf_ch4\(9),
      I2 => \^data_buf_ch4\(11),
      I3 => data_buf_ch4_backup(11),
      I4 => \^data_buf_ch4\(10),
      I5 => data_buf_ch4_backup(10),
      O => data_valid_ch_inferred_i_89_n_0
    );
data_valid_ch_inferred_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => data_valid_ch_inferred_i_33_n_0,
      CO(3) => data_valid_ch_inferred_i_9_n_0,
      CO(2) => data_valid_ch_inferred_i_9_n_1,
      CO(1) => data_valid_ch_inferred_i_9_n_2,
      CO(0) => data_valid_ch_inferred_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_data_valid_ch_inferred_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => data_valid_ch_inferred_i_34_n_0,
      S(2) => data_valid_ch_inferred_i_35_n_0,
      S(1) => data_valid_ch_inferred_i_36_n_0,
      S(0) => data_valid_ch_inferred_i_37_n_0
    );
data_valid_ch_inferred_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(6),
      I1 => \^data_buf_ch4\(6),
      I2 => \^data_buf_ch4\(8),
      I3 => data_buf_ch4_backup(8),
      I4 => \^data_buf_ch4\(7),
      I5 => data_buf_ch4_backup(7),
      O => data_valid_ch_inferred_i_90_n_0
    );
data_valid_ch_inferred_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(3),
      I1 => \^data_buf_ch4\(3),
      I2 => \^data_buf_ch4\(5),
      I3 => data_buf_ch4_backup(5),
      I4 => \^data_buf_ch4\(4),
      I5 => data_buf_ch4_backup(4),
      O => data_valid_ch_inferred_i_91_n_0
    );
data_valid_ch_inferred_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch4_backup(0),
      I1 => \^data_buf_ch4\(0),
      I2 => \^data_buf_ch4\(2),
      I3 => data_buf_ch4_backup(2),
      I4 => \^data_buf_ch4\(1),
      I5 => data_buf_ch4_backup(1),
      O => data_valid_ch_inferred_i_92_n_0
    );
data_valid_ch_inferred_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(9),
      I1 => \^data_buf_ch3\(9),
      I2 => \^data_buf_ch3\(11),
      I3 => data_buf_ch3_backup(11),
      I4 => \^data_buf_ch3\(10),
      I5 => data_buf_ch3_backup(10),
      O => data_valid_ch_inferred_i_93_n_0
    );
data_valid_ch_inferred_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(6),
      I1 => \^data_buf_ch3\(6),
      I2 => \^data_buf_ch3\(8),
      I3 => data_buf_ch3_backup(8),
      I4 => \^data_buf_ch3\(7),
      I5 => data_buf_ch3_backup(7),
      O => data_valid_ch_inferred_i_94_n_0
    );
data_valid_ch_inferred_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(3),
      I1 => \^data_buf_ch3\(3),
      I2 => \^data_buf_ch3\(5),
      I3 => data_buf_ch3_backup(5),
      I4 => \^data_buf_ch3\(4),
      I5 => data_buf_ch3_backup(4),
      O => data_valid_ch_inferred_i_95_n_0
    );
data_valid_ch_inferred_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch3_backup(0),
      I1 => \^data_buf_ch3\(0),
      I2 => \^data_buf_ch3\(2),
      I3 => data_buf_ch3_backup(2),
      I4 => \^data_buf_ch3\(1),
      I5 => data_buf_ch3_backup(1),
      O => data_valid_ch_inferred_i_96_n_0
    );
data_valid_ch_inferred_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(9),
      I1 => \^data_buf_ch2\(9),
      I2 => \^data_buf_ch2\(11),
      I3 => data_buf_ch2_backup(11),
      I4 => \^data_buf_ch2\(10),
      I5 => data_buf_ch2_backup(10),
      O => data_valid_ch_inferred_i_97_n_0
    );
data_valid_ch_inferred_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(6),
      I1 => \^data_buf_ch2\(6),
      I2 => \^data_buf_ch2\(8),
      I3 => data_buf_ch2_backup(8),
      I4 => \^data_buf_ch2\(7),
      I5 => data_buf_ch2_backup(7),
      O => data_valid_ch_inferred_i_98_n_0
    );
data_valid_ch_inferred_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_buf_ch2_backup(3),
      I1 => \^data_buf_ch2\(3),
      I2 => \^data_buf_ch2\(5),
      I3 => data_buf_ch2_backup(5),
      I4 => \^data_buf_ch2\(4),
      I5 => data_buf_ch2_backup(4),
      O => data_valid_ch_inferred_i_99_n_0
    );
\end_moment_ch1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch1_reg1,
      I1 => end_moment_ch1_reg114_in,
      O => end_moment_ch1_reg0
    );
\end_moment_ch1[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch1\(12),
      I2 => \^ad_ch1\(13),
      I3 => gate(13),
      O => \end_moment_ch1[23]_i_10_n_0\
    );
\end_moment_ch1[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch1\(10),
      I2 => \^ad_ch1\(11),
      I3 => gate(11),
      O => \end_moment_ch1[23]_i_11_n_0\
    );
\end_moment_ch1[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch1\(8),
      I2 => \^ad_ch1\(9),
      I3 => gate(9),
      O => \end_moment_ch1[23]_i_12_n_0\
    );
\end_moment_ch1[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(14),
      I1 => gate(14),
      I2 => ad_ch1_pre(15),
      I3 => gate(15),
      O => \end_moment_ch1[23]_i_14_n_0\
    );
\end_moment_ch1[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch1_pre(13),
      O => \end_moment_ch1[23]_i_15_n_0\
    );
\end_moment_ch1[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch1_pre(11),
      O => \end_moment_ch1[23]_i_16_n_0\
    );
\end_moment_ch1[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch1_pre(9),
      O => \end_moment_ch1[23]_i_17_n_0\
    );
\end_moment_ch1[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(14),
      I1 => gate(14),
      I2 => ad_ch1_pre(15),
      I3 => gate(15),
      O => \end_moment_ch1[23]_i_18_n_0\
    );
\end_moment_ch1[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch1_pre(13),
      O => \end_moment_ch1[23]_i_19_n_0\
    );
\end_moment_ch1[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch1_pre(11),
      O => \end_moment_ch1[23]_i_20_n_0\
    );
\end_moment_ch1[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch1_pre(9),
      O => \end_moment_ch1[23]_i_21_n_0\
    );
\end_moment_ch1[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch1\(6),
      I2 => \^ad_ch1\(7),
      I3 => gate(7),
      O => \end_moment_ch1[23]_i_22_n_0\
    );
\end_moment_ch1[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch1\(4),
      I2 => \^ad_ch1\(5),
      I3 => gate(5),
      O => \end_moment_ch1[23]_i_23_n_0\
    );
\end_moment_ch1[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch1\(2),
      I2 => \^ad_ch1\(3),
      I3 => gate(3),
      O => \end_moment_ch1[23]_i_24_n_0\
    );
\end_moment_ch1[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch1\(0),
      I2 => \^ad_ch1\(1),
      I3 => gate(1),
      O => \end_moment_ch1[23]_i_25_n_0\
    );
\end_moment_ch1[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch1\(6),
      I2 => \^ad_ch1\(7),
      I3 => gate(7),
      O => \end_moment_ch1[23]_i_26_n_0\
    );
\end_moment_ch1[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch1\(4),
      I2 => \^ad_ch1\(5),
      I3 => gate(5),
      O => \end_moment_ch1[23]_i_27_n_0\
    );
\end_moment_ch1[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch1\(2),
      I2 => \^ad_ch1\(3),
      I3 => gate(3),
      O => \end_moment_ch1[23]_i_28_n_0\
    );
\end_moment_ch1[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch1\(0),
      I2 => \^ad_ch1\(1),
      I3 => gate(1),
      O => \end_moment_ch1[23]_i_29_n_0\
    );
\end_moment_ch1[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch1_pre(7),
      O => \end_moment_ch1[23]_i_30_n_0\
    );
\end_moment_ch1[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch1_pre(5),
      O => \end_moment_ch1[23]_i_31_n_0\
    );
\end_moment_ch1[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch1_pre(3),
      O => \end_moment_ch1[23]_i_32_n_0\
    );
\end_moment_ch1[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch1_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch1_pre(1),
      O => \end_moment_ch1[23]_i_33_n_0\
    );
\end_moment_ch1[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch1_pre(7),
      O => \end_moment_ch1[23]_i_34_n_0\
    );
\end_moment_ch1[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch1_pre(5),
      O => \end_moment_ch1[23]_i_35_n_0\
    );
\end_moment_ch1[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch1_pre(3),
      O => \end_moment_ch1[23]_i_36_n_0\
    );
\end_moment_ch1[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch1_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch1_pre(1),
      O => \end_moment_ch1[23]_i_37_n_0\
    );
\end_moment_ch1[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch1\(14),
      I2 => gate(15),
      I3 => \^ad_ch1\(15),
      O => \end_moment_ch1[23]_i_5_n_0\
    );
\end_moment_ch1[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch1\(12),
      I2 => \^ad_ch1\(13),
      I3 => gate(13),
      O => \end_moment_ch1[23]_i_6_n_0\
    );
\end_moment_ch1[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch1\(10),
      I2 => \^ad_ch1\(11),
      I3 => gate(11),
      O => \end_moment_ch1[23]_i_7_n_0\
    );
\end_moment_ch1[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch1\(8),
      I2 => \^ad_ch1\(9),
      I3 => gate(9),
      O => \end_moment_ch1[23]_i_8_n_0\
    );
\end_moment_ch1[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch1\(14),
      I2 => gate(15),
      I3 => \^ad_ch1\(15),
      O => \end_moment_ch1[23]_i_9_n_0\
    );
\end_moment_ch1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_105,
      Q => end_moment_ch1(0),
      R => '0'
    );
\end_moment_ch1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_95,
      Q => end_moment_ch1(10),
      R => '0'
    );
\end_moment_ch1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_94,
      Q => end_moment_ch1(11),
      R => '0'
    );
\end_moment_ch1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_93,
      Q => end_moment_ch1(12),
      R => '0'
    );
\end_moment_ch1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_92,
      Q => end_moment_ch1(13),
      R => '0'
    );
\end_moment_ch1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_91,
      Q => end_moment_ch1(14),
      R => '0'
    );
\end_moment_ch1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_90,
      Q => end_moment_ch1(15),
      R => '0'
    );
\end_moment_ch1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_89,
      Q => end_moment_ch1(16),
      R => '0'
    );
\end_moment_ch1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_88,
      Q => end_moment_ch1(17),
      R => '0'
    );
\end_moment_ch1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_87,
      Q => end_moment_ch1(18),
      R => '0'
    );
\end_moment_ch1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_86,
      Q => end_moment_ch1(19),
      R => '0'
    );
\end_moment_ch1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_104,
      Q => end_moment_ch1(1),
      R => '0'
    );
\end_moment_ch1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_85,
      Q => end_moment_ch1(20),
      R => '0'
    );
\end_moment_ch1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_84,
      Q => end_moment_ch1(21),
      R => '0'
    );
\end_moment_ch1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_83,
      Q => end_moment_ch1(22),
      R => '0'
    );
\end_moment_ch1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_82,
      Q => end_moment_ch1(23),
      R => '0'
    );
\end_moment_ch1_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_moment_ch1_reg[23]_i_13_n_0\,
      CO(2) => \end_moment_ch1_reg[23]_i_13_n_1\,
      CO(1) => \end_moment_ch1_reg[23]_i_13_n_2\,
      CO(0) => \end_moment_ch1_reg[23]_i_13_n_3\,
      CYINIT => '1',
      DI(3) => \end_moment_ch1[23]_i_30_n_0\,
      DI(2) => \end_moment_ch1[23]_i_31_n_0\,
      DI(1) => \end_moment_ch1[23]_i_32_n_0\,
      DI(0) => \end_moment_ch1[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch1_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch1[23]_i_34_n_0\,
      S(2) => \end_moment_ch1[23]_i_35_n_0\,
      S(1) => \end_moment_ch1[23]_i_36_n_0\,
      S(0) => \end_moment_ch1[23]_i_37_n_0\
    );
\end_moment_ch1_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_moment_ch1_reg[23]_i_4_n_0\,
      CO(3) => end_moment_ch1_reg1,
      CO(2) => \end_moment_ch1_reg[23]_i_2_n_1\,
      CO(1) => \end_moment_ch1_reg[23]_i_2_n_2\,
      CO(0) => \end_moment_ch1_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch1[23]_i_5_n_0\,
      DI(2) => \end_moment_ch1[23]_i_6_n_0\,
      DI(1) => \end_moment_ch1[23]_i_7_n_0\,
      DI(0) => \end_moment_ch1[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch1_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch1[23]_i_9_n_0\,
      S(2) => \end_moment_ch1[23]_i_10_n_0\,
      S(1) => \end_moment_ch1[23]_i_11_n_0\,
      S(0) => \end_moment_ch1[23]_i_12_n_0\
    );
\end_moment_ch1_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_moment_ch1_reg[23]_i_13_n_0\,
      CO(3) => end_moment_ch1_reg114_in,
      CO(2) => \end_moment_ch1_reg[23]_i_3_n_1\,
      CO(1) => \end_moment_ch1_reg[23]_i_3_n_2\,
      CO(0) => \end_moment_ch1_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch1[23]_i_14_n_0\,
      DI(2) => \end_moment_ch1[23]_i_15_n_0\,
      DI(1) => \end_moment_ch1[23]_i_16_n_0\,
      DI(0) => \end_moment_ch1[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch1_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch1[23]_i_18_n_0\,
      S(2) => \end_moment_ch1[23]_i_19_n_0\,
      S(1) => \end_moment_ch1[23]_i_20_n_0\,
      S(0) => \end_moment_ch1[23]_i_21_n_0\
    );
\end_moment_ch1_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_moment_ch1_reg[23]_i_4_n_0\,
      CO(2) => \end_moment_ch1_reg[23]_i_4_n_1\,
      CO(1) => \end_moment_ch1_reg[23]_i_4_n_2\,
      CO(0) => \end_moment_ch1_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch1[23]_i_22_n_0\,
      DI(2) => \end_moment_ch1[23]_i_23_n_0\,
      DI(1) => \end_moment_ch1[23]_i_24_n_0\,
      DI(0) => \end_moment_ch1[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch1_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch1[23]_i_26_n_0\,
      S(2) => \end_moment_ch1[23]_i_27_n_0\,
      S(1) => \end_moment_ch1[23]_i_28_n_0\,
      S(0) => \end_moment_ch1[23]_i_29_n_0\
    );
\end_moment_ch1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_103,
      Q => end_moment_ch1(2),
      R => '0'
    );
\end_moment_ch1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_102,
      Q => end_moment_ch1(3),
      R => '0'
    );
\end_moment_ch1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_101,
      Q => end_moment_ch1(4),
      R => '0'
    );
\end_moment_ch1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_100,
      Q => end_moment_ch1(5),
      R => '0'
    );
\end_moment_ch1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_99,
      Q => end_moment_ch1(6),
      R => '0'
    );
\end_moment_ch1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_98,
      Q => end_moment_ch1(7),
      R => '0'
    );
\end_moment_ch1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_97,
      Q => end_moment_ch1(8),
      R => '0'
    );
\end_moment_ch1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch1_reg0,
      D => begin_moment_ch1_reg0_n_96,
      Q => end_moment_ch1(9),
      R => '0'
    );
\end_moment_ch2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch2_reg1,
      I1 => end_moment_ch2_reg112_in,
      O => end_moment_ch2_reg0
    );
\end_moment_ch2[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch2\(12),
      I2 => \^ad_ch2\(13),
      I3 => gate(13),
      O => \end_moment_ch2[23]_i_10_n_0\
    );
\end_moment_ch2[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch2\(10),
      I2 => \^ad_ch2\(11),
      I3 => gate(11),
      O => \end_moment_ch2[23]_i_11_n_0\
    );
\end_moment_ch2[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch2\(8),
      I2 => \^ad_ch2\(9),
      I3 => gate(9),
      O => \end_moment_ch2[23]_i_12_n_0\
    );
\end_moment_ch2[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(14),
      I1 => gate(14),
      I2 => ad_ch2_pre(15),
      I3 => gate(15),
      O => \end_moment_ch2[23]_i_14_n_0\
    );
\end_moment_ch2[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch2_pre(13),
      O => \end_moment_ch2[23]_i_15_n_0\
    );
\end_moment_ch2[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch2_pre(11),
      O => \end_moment_ch2[23]_i_16_n_0\
    );
\end_moment_ch2[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch2_pre(9),
      O => \end_moment_ch2[23]_i_17_n_0\
    );
\end_moment_ch2[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(14),
      I1 => gate(14),
      I2 => ad_ch2_pre(15),
      I3 => gate(15),
      O => \end_moment_ch2[23]_i_18_n_0\
    );
\end_moment_ch2[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch2_pre(13),
      O => \end_moment_ch2[23]_i_19_n_0\
    );
\end_moment_ch2[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch2_pre(11),
      O => \end_moment_ch2[23]_i_20_n_0\
    );
\end_moment_ch2[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch2_pre(9),
      O => \end_moment_ch2[23]_i_21_n_0\
    );
\end_moment_ch2[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch2\(6),
      I2 => \^ad_ch2\(7),
      I3 => gate(7),
      O => \end_moment_ch2[23]_i_22_n_0\
    );
\end_moment_ch2[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch2\(4),
      I2 => \^ad_ch2\(5),
      I3 => gate(5),
      O => \end_moment_ch2[23]_i_23_n_0\
    );
\end_moment_ch2[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch2\(2),
      I2 => \^ad_ch2\(3),
      I3 => gate(3),
      O => \end_moment_ch2[23]_i_24_n_0\
    );
\end_moment_ch2[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch2\(0),
      I2 => \^ad_ch2\(1),
      I3 => gate(1),
      O => \end_moment_ch2[23]_i_25_n_0\
    );
\end_moment_ch2[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch2\(6),
      I2 => \^ad_ch2\(7),
      I3 => gate(7),
      O => \end_moment_ch2[23]_i_26_n_0\
    );
\end_moment_ch2[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch2\(4),
      I2 => \^ad_ch2\(5),
      I3 => gate(5),
      O => \end_moment_ch2[23]_i_27_n_0\
    );
\end_moment_ch2[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch2\(2),
      I2 => \^ad_ch2\(3),
      I3 => gate(3),
      O => \end_moment_ch2[23]_i_28_n_0\
    );
\end_moment_ch2[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch2\(0),
      I2 => \^ad_ch2\(1),
      I3 => gate(1),
      O => \end_moment_ch2[23]_i_29_n_0\
    );
\end_moment_ch2[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch2_pre(7),
      O => \end_moment_ch2[23]_i_30_n_0\
    );
\end_moment_ch2[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch2_pre(5),
      O => \end_moment_ch2[23]_i_31_n_0\
    );
\end_moment_ch2[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch2_pre(3),
      O => \end_moment_ch2[23]_i_32_n_0\
    );
\end_moment_ch2[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch2_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch2_pre(1),
      O => \end_moment_ch2[23]_i_33_n_0\
    );
\end_moment_ch2[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch2_pre(7),
      O => \end_moment_ch2[23]_i_34_n_0\
    );
\end_moment_ch2[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch2_pre(5),
      O => \end_moment_ch2[23]_i_35_n_0\
    );
\end_moment_ch2[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch2_pre(3),
      O => \end_moment_ch2[23]_i_36_n_0\
    );
\end_moment_ch2[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ad_ch2_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch2_pre(1),
      O => \end_moment_ch2[23]_i_37_n_0\
    );
\end_moment_ch2[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch2\(14),
      I2 => gate(15),
      I3 => \^ad_ch2\(15),
      O => \end_moment_ch2[23]_i_5_n_0\
    );
\end_moment_ch2[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch2\(12),
      I2 => \^ad_ch2\(13),
      I3 => gate(13),
      O => \end_moment_ch2[23]_i_6_n_0\
    );
\end_moment_ch2[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch2\(10),
      I2 => \^ad_ch2\(11),
      I3 => gate(11),
      O => \end_moment_ch2[23]_i_7_n_0\
    );
\end_moment_ch2[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch2\(8),
      I2 => \^ad_ch2\(9),
      I3 => gate(9),
      O => \end_moment_ch2[23]_i_8_n_0\
    );
\end_moment_ch2[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch2\(14),
      I2 => gate(15),
      I3 => \^ad_ch2\(15),
      O => \end_moment_ch2[23]_i_9_n_0\
    );
\end_moment_ch2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_105,
      Q => end_moment_ch2(0),
      R => '0'
    );
\end_moment_ch2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_95,
      Q => end_moment_ch2(10),
      R => '0'
    );
\end_moment_ch2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_94,
      Q => end_moment_ch2(11),
      R => '0'
    );
\end_moment_ch2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_93,
      Q => end_moment_ch2(12),
      R => '0'
    );
\end_moment_ch2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_92,
      Q => end_moment_ch2(13),
      R => '0'
    );
\end_moment_ch2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_91,
      Q => end_moment_ch2(14),
      R => '0'
    );
\end_moment_ch2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_90,
      Q => end_moment_ch2(15),
      R => '0'
    );
\end_moment_ch2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_89,
      Q => end_moment_ch2(16),
      R => '0'
    );
\end_moment_ch2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_88,
      Q => end_moment_ch2(17),
      R => '0'
    );
\end_moment_ch2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_87,
      Q => end_moment_ch2(18),
      R => '0'
    );
\end_moment_ch2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_86,
      Q => end_moment_ch2(19),
      R => '0'
    );
\end_moment_ch2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_104,
      Q => end_moment_ch2(1),
      R => '0'
    );
\end_moment_ch2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_85,
      Q => end_moment_ch2(20),
      R => '0'
    );
\end_moment_ch2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_84,
      Q => end_moment_ch2(21),
      R => '0'
    );
\end_moment_ch2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_83,
      Q => end_moment_ch2(22),
      R => '0'
    );
\end_moment_ch2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_82,
      Q => end_moment_ch2(23),
      R => '0'
    );
\end_moment_ch2_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_moment_ch2_reg[23]_i_13_n_0\,
      CO(2) => \end_moment_ch2_reg[23]_i_13_n_1\,
      CO(1) => \end_moment_ch2_reg[23]_i_13_n_2\,
      CO(0) => \end_moment_ch2_reg[23]_i_13_n_3\,
      CYINIT => '1',
      DI(3) => \end_moment_ch2[23]_i_30_n_0\,
      DI(2) => \end_moment_ch2[23]_i_31_n_0\,
      DI(1) => \end_moment_ch2[23]_i_32_n_0\,
      DI(0) => \end_moment_ch2[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch2_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch2[23]_i_34_n_0\,
      S(2) => \end_moment_ch2[23]_i_35_n_0\,
      S(1) => \end_moment_ch2[23]_i_36_n_0\,
      S(0) => \end_moment_ch2[23]_i_37_n_0\
    );
\end_moment_ch2_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_moment_ch2_reg[23]_i_4_n_0\,
      CO(3) => end_moment_ch2_reg1,
      CO(2) => \end_moment_ch2_reg[23]_i_2_n_1\,
      CO(1) => \end_moment_ch2_reg[23]_i_2_n_2\,
      CO(0) => \end_moment_ch2_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch2[23]_i_5_n_0\,
      DI(2) => \end_moment_ch2[23]_i_6_n_0\,
      DI(1) => \end_moment_ch2[23]_i_7_n_0\,
      DI(0) => \end_moment_ch2[23]_i_8_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch2_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch2[23]_i_9_n_0\,
      S(2) => \end_moment_ch2[23]_i_10_n_0\,
      S(1) => \end_moment_ch2[23]_i_11_n_0\,
      S(0) => \end_moment_ch2[23]_i_12_n_0\
    );
\end_moment_ch2_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_moment_ch2_reg[23]_i_13_n_0\,
      CO(3) => end_moment_ch2_reg112_in,
      CO(2) => \end_moment_ch2_reg[23]_i_3_n_1\,
      CO(1) => \end_moment_ch2_reg[23]_i_3_n_2\,
      CO(0) => \end_moment_ch2_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch2[23]_i_14_n_0\,
      DI(2) => \end_moment_ch2[23]_i_15_n_0\,
      DI(1) => \end_moment_ch2[23]_i_16_n_0\,
      DI(0) => \end_moment_ch2[23]_i_17_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch2_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch2[23]_i_18_n_0\,
      S(2) => \end_moment_ch2[23]_i_19_n_0\,
      S(1) => \end_moment_ch2[23]_i_20_n_0\,
      S(0) => \end_moment_ch2[23]_i_21_n_0\
    );
\end_moment_ch2_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_moment_ch2_reg[23]_i_4_n_0\,
      CO(2) => \end_moment_ch2_reg[23]_i_4_n_1\,
      CO(1) => \end_moment_ch2_reg[23]_i_4_n_2\,
      CO(0) => \end_moment_ch2_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \end_moment_ch2[23]_i_22_n_0\,
      DI(2) => \end_moment_ch2[23]_i_23_n_0\,
      DI(1) => \end_moment_ch2[23]_i_24_n_0\,
      DI(0) => \end_moment_ch2[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_end_moment_ch2_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \end_moment_ch2[23]_i_26_n_0\,
      S(2) => \end_moment_ch2[23]_i_27_n_0\,
      S(1) => \end_moment_ch2[23]_i_28_n_0\,
      S(0) => \end_moment_ch2[23]_i_29_n_0\
    );
\end_moment_ch2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_103,
      Q => end_moment_ch2(2),
      R => '0'
    );
\end_moment_ch2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_102,
      Q => end_moment_ch2(3),
      R => '0'
    );
\end_moment_ch2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_101,
      Q => end_moment_ch2(4),
      R => '0'
    );
\end_moment_ch2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_100,
      Q => end_moment_ch2(5),
      R => '0'
    );
\end_moment_ch2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_99,
      Q => end_moment_ch2(6),
      R => '0'
    );
\end_moment_ch2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_98,
      Q => end_moment_ch2(7),
      R => '0'
    );
\end_moment_ch2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_97,
      Q => end_moment_ch2(8),
      R => '0'
    );
\end_moment_ch2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => end_moment_ch2_reg0,
      D => begin_moment_ch1_reg0_n_96,
      Q => end_moment_ch2(9),
      R => '0'
    );
\i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F311333303113333"
    )
        port map (
      I0 => \i[0]_i_2_n_0\,
      I1 => \i_reg_n_0_[0]\,
      I2 => state(0),
      I3 => state(1),
      I4 => \i[5]_i_6_n_0\,
      I5 => ad_busy,
      O => \i[0]_i_1_n_0\
    );
\i[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \i[5]_i_9_n_0\,
      I1 => ad_convstab_i_2_n_0,
      I2 => state(0),
      O => \i[0]_i_2_n_0\
    );
\i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FFBFFFBFA0A0"
    )
        port map (
      I0 => \i[5]_i_3_n_0\,
      I1 => \i[5]_i_5_n_0\,
      I2 => \i[5]_i_6_n_0\,
      I3 => \i[5]_i_4_n_0\,
      I4 => \i_reg_n_0_[0]\,
      I5 => \i_reg_n_0_[1]\,
      O => \i[1]_i_1_n_0\
    );
\i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCD0DC10DCD0DCD0"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => \i[5]_i_6_n_0\,
      I2 => \i[2]_i_2_n_0\,
      I3 => \i[5]_i_3_n_0\,
      I4 => \i[5]_i_4_n_0\,
      I5 => \i[5]_i_5_n_0\,
      O => \i[2]_i_1_n_0\
    );
\i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[0]\,
      O => \i[2]_i_2_n_0\
    );
\i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD0DCD01CD0DCD0D"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => \i[5]_i_6_n_0\,
      I2 => \i[3]_i_2_n_0\,
      I3 => \i[5]_i_3_n_0\,
      I4 => \i[5]_i_4_n_0\,
      I5 => \i[5]_i_5_n_0\,
      O => \i[3]_i_1_n_0\
    );
\i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \i_reg_n_0_[1]\,
      O => \i[3]_i_2_n_0\
    );
\i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD0DCD01CD0DCD0D"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => \i[5]_i_6_n_0\,
      I2 => \i[4]_i_2_n_0\,
      I3 => \i[5]_i_3_n_0\,
      I4 => \i[5]_i_4_n_0\,
      I5 => \i[5]_i_5_n_0\,
      O => \i[4]_i_1_n_0\
    );
\i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \i_reg_n_0_[2]\,
      I4 => \i_reg_n_0_[3]\,
      O => \i[4]_i_2_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67777777"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => ad_busy,
      I3 => state(1),
      I4 => state(0),
      O => \i[5]_i_1_n_0\
    );
\i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC0000FCFF5555"
    )
        port map (
      I0 => \ad_ch3[15]_i_2_n_0\,
      I1 => \i[5]_i_3_n_0\,
      I2 => \i[5]_i_4_n_0\,
      I3 => \i[5]_i_5_n_0\,
      I4 => \i[5]_i_6_n_0\,
      I5 => \i[5]_i_7_n_0\,
      O => \i[5]_i_2_n_0\
    );
\i[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ad_busy,
      I1 => state(1),
      I2 => state(0),
      O => \i[5]_i_3_n_0\
    );
\i[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(1),
      I1 => \i[5]_i_8_n_0\,
      I2 => state(0),
      O => \i[5]_i_4_n_0\
    );
\i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEA"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => ad_convstab_i_2_n_0,
      I3 => \i[5]_i_9_n_0\,
      O => \i[5]_i_5_n_0\
    );
\i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \i[5]_i_6_n_0\
    );
\i[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \i_reg_n_0_[5]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[3]\,
      I3 => \i_reg_n_0_[2]\,
      I4 => \i_reg_n_0_[0]\,
      I5 => \i_reg_n_0_[1]\,
      O => \i[5]_i_7_n_0\
    );
\i[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[5]\,
      I3 => \i_reg_n_0_[0]\,
      I4 => \i_reg_n_0_[1]\,
      I5 => \i_reg_n_0_[2]\,
      O => \i[5]_i_8_n_0\
    );
\i[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[3]\,
      I3 => \i_reg_n_0_[4]\,
      I4 => \i_reg_n_0_[5]\,
      I5 => \i_reg_n_0_[0]\,
      O => \i[5]_i_9_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => begin_flag(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ad_sample_valid
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[0]_i_1_n_0\,
      Q => \i_reg_n_0_[0]\,
      R => \^ad_reset\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[1]_i_1_n_0\,
      Q => \i_reg_n_0_[1]\,
      R => \^ad_reset\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[2]_i_1_n_0\,
      Q => \i_reg_n_0_[2]\,
      R => \^ad_reset\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[3]_i_1_n_0\,
      Q => \i_reg_n_0_[3]\,
      R => \^ad_reset\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[4]_i_1_n_0\,
      Q => \i_reg_n_0_[4]\,
      R => \^ad_reset\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \i[5]_i_1_n_0\,
      D => \i[5]_i_2_n_0\,
      Q => \i_reg_n_0_[5]\,
      R => \^ad_reset\
    );
rd_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFAAAAAAAA"
    )
        port map (
      I0 => first_data,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => state(3),
      I5 => rd_valid,
      O => rd_valid_i_1_n_0
    );
rd_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => ad_reset_i_2_n_0,
      D => rd_valid_i_1_n_0,
      Q => rd_valid
    );
\rst_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_cnt_reg(0),
      O => \rst_cnt[0]_i_2_n_0\
    );
\rst_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[0]_i_1_n_7\,
      Q => rst_cnt_reg(0)
    );
\rst_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rst_cnt_reg[0]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[0]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[0]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rst_cnt_reg[0]_i_1_n_4\,
      O(2) => \rst_cnt_reg[0]_i_1_n_5\,
      O(1) => \rst_cnt_reg[0]_i_1_n_6\,
      O(0) => \rst_cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => rst_cnt_reg(3 downto 1),
      S(0) => \rst_cnt[0]_i_2_n_0\
    );
\rst_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[8]_i_1_n_5\,
      Q => rst_cnt_reg(10)
    );
\rst_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[8]_i_1_n_4\,
      Q => rst_cnt_reg(11)
    );
\rst_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[12]_i_1_n_7\,
      Q => rst_cnt_reg(12)
    );
\rst_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_rst_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rst_cnt_reg[12]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[12]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rst_cnt_reg[12]_i_1_n_4\,
      O(2) => \rst_cnt_reg[12]_i_1_n_5\,
      O(1) => \rst_cnt_reg[12]_i_1_n_6\,
      O(0) => \rst_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => rst_cnt_reg(15 downto 12)
    );
\rst_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[12]_i_1_n_6\,
      Q => rst_cnt_reg(13)
    );
\rst_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[12]_i_1_n_5\,
      Q => rst_cnt_reg(14)
    );
\rst_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[12]_i_1_n_4\,
      Q => rst_cnt_reg(15)
    );
\rst_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[0]_i_1_n_6\,
      Q => rst_cnt_reg(1)
    );
\rst_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[0]_i_1_n_5\,
      Q => rst_cnt_reg(2)
    );
\rst_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[0]_i_1_n_4\,
      Q => rst_cnt_reg(3)
    );
\rst_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[4]_i_1_n_7\,
      Q => rst_cnt_reg(4)
    );
\rst_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[0]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[4]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[4]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[4]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rst_cnt_reg[4]_i_1_n_4\,
      O(2) => \rst_cnt_reg[4]_i_1_n_5\,
      O(1) => \rst_cnt_reg[4]_i_1_n_6\,
      O(0) => \rst_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => rst_cnt_reg(7 downto 4)
    );
\rst_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[4]_i_1_n_6\,
      Q => rst_cnt_reg(5)
    );
\rst_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[4]_i_1_n_5\,
      Q => rst_cnt_reg(6)
    );
\rst_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[4]_i_1_n_4\,
      Q => rst_cnt_reg(7)
    );
\rst_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[8]_i_1_n_7\,
      Q => rst_cnt_reg(8)
    );
\rst_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[4]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[8]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[8]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[8]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rst_cnt_reg[8]_i_1_n_4\,
      O(2) => \rst_cnt_reg[8]_i_1_n_5\,
      O(1) => \rst_cnt_reg[8]_i_1_n_6\,
      O(0) => \rst_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => rst_cnt_reg(11 downto 8)
    );
\rst_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => ad_reset_i_2_n_0,
      D => \rst_cnt_reg[8]_i_1_n_6\,
      Q => rst_cnt_reg(9)
    );
\sample_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sample_cnt(0),
      I1 => \ad_ch3[15]_i_2_n_0\,
      O => \sample_cnt[3]_i_2_n_0\
    );
\sample_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(0),
      Q => sample_cnt(0),
      R => \^ad_reset\
    );
\sample_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(10),
      Q => sample_cnt(10),
      R => \^ad_reset\
    );
\sample_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(11),
      Q => sample_cnt(11),
      R => \^ad_reset\
    );
\sample_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[7]_i_1_n_0\,
      CO(3) => \sample_cnt_reg[11]_i_1_n_0\,
      CO(2) => \sample_cnt_reg[11]_i_1_n_1\,
      CO(1) => \sample_cnt_reg[11]_i_1_n_2\,
      CO(0) => \sample_cnt_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sample_cnt__0\(11 downto 8),
      S(3 downto 0) => sample_cnt(11 downto 8)
    );
\sample_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(12),
      Q => sample_cnt(12),
      R => \^ad_reset\
    );
\sample_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(13),
      Q => sample_cnt(13),
      R => \^ad_reset\
    );
\sample_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(14),
      Q => sample_cnt(14),
      R => \^ad_reset\
    );
\sample_cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sample_cnt_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sample_cnt_reg[14]_i_1_n_2\,
      CO(0) => \sample_cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sample_cnt_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sample_cnt__0\(14 downto 12),
      S(3) => '0',
      S(2 downto 0) => sample_cnt(14 downto 12)
    );
\sample_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(1),
      Q => sample_cnt(1),
      R => \^ad_reset\
    );
\sample_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(2),
      Q => sample_cnt(2),
      R => \^ad_reset\
    );
\sample_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(3),
      Q => sample_cnt(3),
      R => \^ad_reset\
    );
\sample_cnt_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_cnt_reg[3]_i_1_n_0\,
      CO(2) => \sample_cnt_reg[3]_i_1_n_1\,
      CO(1) => \sample_cnt_reg[3]_i_1_n_2\,
      CO(0) => \sample_cnt_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sample_cnt(0),
      O(3 downto 0) => \sample_cnt__0\(3 downto 0),
      S(3 downto 1) => sample_cnt(3 downto 1),
      S(0) => \sample_cnt[3]_i_2_n_0\
    );
\sample_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(4),
      Q => sample_cnt(4),
      R => \^ad_reset\
    );
\sample_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(5),
      Q => sample_cnt(5),
      R => \^ad_reset\
    );
\sample_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(6),
      Q => sample_cnt(6),
      R => \^ad_reset\
    );
\sample_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(7),
      Q => sample_cnt(7),
      R => \^ad_reset\
    );
\sample_cnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[3]_i_1_n_0\,
      CO(3) => \sample_cnt_reg[7]_i_1_n_0\,
      CO(2) => \sample_cnt_reg[7]_i_1_n_1\,
      CO(1) => \sample_cnt_reg[7]_i_1_n_2\,
      CO(0) => \sample_cnt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sample_cnt__0\(7 downto 4),
      S(3 downto 0) => sample_cnt(7 downto 4)
    );
\sample_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(8),
      Q => sample_cnt(8),
      R => \^ad_reset\
    );
\sample_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ad_ch1[15]_i_1_n_0\,
      D => \sample_cnt__0\(9),
      Q => sample_cnt(9),
      R => \^ad_reset\
    );
\signal_duration_ch1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(11),
      I1 => begin_moment_ch1(11),
      O => \signal_duration_ch1[11]_i_2_n_0\
    );
\signal_duration_ch1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(10),
      I1 => begin_moment_ch1(10),
      O => \signal_duration_ch1[11]_i_3_n_0\
    );
\signal_duration_ch1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(9),
      I1 => begin_moment_ch1(9),
      O => \signal_duration_ch1[11]_i_4_n_0\
    );
\signal_duration_ch1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(8),
      I1 => begin_moment_ch1(8),
      O => \signal_duration_ch1[11]_i_5_n_0\
    );
\signal_duration_ch1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(15),
      I1 => begin_moment_ch1(15),
      O => \signal_duration_ch1[15]_i_2_n_0\
    );
\signal_duration_ch1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(14),
      I1 => begin_moment_ch1(14),
      O => \signal_duration_ch1[15]_i_3_n_0\
    );
\signal_duration_ch1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(13),
      I1 => begin_moment_ch1(13),
      O => \signal_duration_ch1[15]_i_4_n_0\
    );
\signal_duration_ch1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(12),
      I1 => begin_moment_ch1(12),
      O => \signal_duration_ch1[15]_i_5_n_0\
    );
\signal_duration_ch1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(19),
      I1 => begin_moment_ch1(19),
      O => \signal_duration_ch1[19]_i_2_n_0\
    );
\signal_duration_ch1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(18),
      I1 => begin_moment_ch1(18),
      O => \signal_duration_ch1[19]_i_3_n_0\
    );
\signal_duration_ch1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(17),
      I1 => begin_moment_ch1(17),
      O => \signal_duration_ch1[19]_i_4_n_0\
    );
\signal_duration_ch1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(16),
      I1 => begin_moment_ch1(16),
      O => \signal_duration_ch1[19]_i_5_n_0\
    );
\signal_duration_ch1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(23),
      I1 => begin_moment_ch1(23),
      O => \signal_duration_ch1[23]_i_2_n_0\
    );
\signal_duration_ch1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(22),
      I1 => begin_moment_ch1(22),
      O => \signal_duration_ch1[23]_i_3_n_0\
    );
\signal_duration_ch1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(21),
      I1 => begin_moment_ch1(21),
      O => \signal_duration_ch1[23]_i_4_n_0\
    );
\signal_duration_ch1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(20),
      I1 => begin_moment_ch1(20),
      O => \signal_duration_ch1[23]_i_5_n_0\
    );
\signal_duration_ch1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(3),
      I1 => begin_moment_ch1(3),
      O => \signal_duration_ch1[3]_i_2_n_0\
    );
\signal_duration_ch1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(2),
      I1 => begin_moment_ch1(2),
      O => \signal_duration_ch1[3]_i_3_n_0\
    );
\signal_duration_ch1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(1),
      I1 => begin_moment_ch1(1),
      O => \signal_duration_ch1[3]_i_4_n_0\
    );
\signal_duration_ch1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(0),
      I1 => begin_moment_ch1(0),
      O => \signal_duration_ch1[3]_i_5_n_0\
    );
\signal_duration_ch1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(7),
      I1 => begin_moment_ch1(7),
      O => \signal_duration_ch1[7]_i_2_n_0\
    );
\signal_duration_ch1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(6),
      I1 => begin_moment_ch1(6),
      O => \signal_duration_ch1[7]_i_3_n_0\
    );
\signal_duration_ch1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(5),
      I1 => begin_moment_ch1(5),
      O => \signal_duration_ch1[7]_i_4_n_0\
    );
\signal_duration_ch1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch1(4),
      I1 => begin_moment_ch1(4),
      O => \signal_duration_ch1[7]_i_5_n_0\
    );
\signal_duration_ch1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(0),
      Q => signal_duration_ch1(0),
      R => '0'
    );
\signal_duration_ch1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(10),
      Q => signal_duration_ch1(10),
      R => '0'
    );
\signal_duration_ch1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(11),
      Q => signal_duration_ch1(11),
      R => '0'
    );
\signal_duration_ch1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch1_reg[7]_i_1_n_0\,
      CO(3) => \signal_duration_ch1_reg[11]_i_1_n_0\,
      CO(2) => \signal_duration_ch1_reg[11]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[11]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch1(11 downto 8),
      O(3 downto 0) => signal_duration_ch1_reg08_out(11 downto 8),
      S(3) => \signal_duration_ch1[11]_i_2_n_0\,
      S(2) => \signal_duration_ch1[11]_i_3_n_0\,
      S(1) => \signal_duration_ch1[11]_i_4_n_0\,
      S(0) => \signal_duration_ch1[11]_i_5_n_0\
    );
\signal_duration_ch1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(12),
      Q => signal_duration_ch1(12),
      R => '0'
    );
\signal_duration_ch1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(13),
      Q => signal_duration_ch1(13),
      R => '0'
    );
\signal_duration_ch1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(14),
      Q => signal_duration_ch1(14),
      R => '0'
    );
\signal_duration_ch1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(15),
      Q => signal_duration_ch1(15),
      R => '0'
    );
\signal_duration_ch1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch1_reg[11]_i_1_n_0\,
      CO(3) => \signal_duration_ch1_reg[15]_i_1_n_0\,
      CO(2) => \signal_duration_ch1_reg[15]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[15]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch1(15 downto 12),
      O(3 downto 0) => signal_duration_ch1_reg08_out(15 downto 12),
      S(3) => \signal_duration_ch1[15]_i_2_n_0\,
      S(2) => \signal_duration_ch1[15]_i_3_n_0\,
      S(1) => \signal_duration_ch1[15]_i_4_n_0\,
      S(0) => \signal_duration_ch1[15]_i_5_n_0\
    );
\signal_duration_ch1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(16),
      Q => signal_duration_ch1(16),
      R => '0'
    );
\signal_duration_ch1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(17),
      Q => signal_duration_ch1(17),
      R => '0'
    );
\signal_duration_ch1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(18),
      Q => signal_duration_ch1(18),
      R => '0'
    );
\signal_duration_ch1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(19),
      Q => signal_duration_ch1(19),
      R => '0'
    );
\signal_duration_ch1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch1_reg[15]_i_1_n_0\,
      CO(3) => \signal_duration_ch1_reg[19]_i_1_n_0\,
      CO(2) => \signal_duration_ch1_reg[19]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[19]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch1(19 downto 16),
      O(3 downto 0) => signal_duration_ch1_reg08_out(19 downto 16),
      S(3) => \signal_duration_ch1[19]_i_2_n_0\,
      S(2) => \signal_duration_ch1[19]_i_3_n_0\,
      S(1) => \signal_duration_ch1[19]_i_4_n_0\,
      S(0) => \signal_duration_ch1[19]_i_5_n_0\
    );
\signal_duration_ch1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(1),
      Q => signal_duration_ch1(1),
      R => '0'
    );
\signal_duration_ch1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(20),
      Q => signal_duration_ch1(20),
      R => '0'
    );
\signal_duration_ch1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(21),
      Q => signal_duration_ch1(21),
      R => '0'
    );
\signal_duration_ch1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(22),
      Q => signal_duration_ch1(22),
      R => '0'
    );
\signal_duration_ch1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(23),
      Q => signal_duration_ch1(23),
      R => '0'
    );
\signal_duration_ch1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch1_reg[19]_i_1_n_0\,
      CO(3) => \NLW_signal_duration_ch1_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \signal_duration_ch1_reg[23]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[23]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => end_moment_ch1(22 downto 20),
      O(3 downto 0) => signal_duration_ch1_reg08_out(23 downto 20),
      S(3) => \signal_duration_ch1[23]_i_2_n_0\,
      S(2) => \signal_duration_ch1[23]_i_3_n_0\,
      S(1) => \signal_duration_ch1[23]_i_4_n_0\,
      S(0) => \signal_duration_ch1[23]_i_5_n_0\
    );
\signal_duration_ch1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(2),
      Q => signal_duration_ch1(2),
      R => '0'
    );
\signal_duration_ch1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(3),
      Q => signal_duration_ch1(3),
      R => '0'
    );
\signal_duration_ch1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \signal_duration_ch1_reg[3]_i_1_n_0\,
      CO(2) => \signal_duration_ch1_reg[3]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[3]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => end_moment_ch1(3 downto 0),
      O(3 downto 0) => signal_duration_ch1_reg08_out(3 downto 0),
      S(3) => \signal_duration_ch1[3]_i_2_n_0\,
      S(2) => \signal_duration_ch1[3]_i_3_n_0\,
      S(1) => \signal_duration_ch1[3]_i_4_n_0\,
      S(0) => \signal_duration_ch1[3]_i_5_n_0\
    );
\signal_duration_ch1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(4),
      Q => signal_duration_ch1(4),
      R => '0'
    );
\signal_duration_ch1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(5),
      Q => signal_duration_ch1(5),
      R => '0'
    );
\signal_duration_ch1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(6),
      Q => signal_duration_ch1(6),
      R => '0'
    );
\signal_duration_ch1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(7),
      Q => signal_duration_ch1(7),
      R => '0'
    );
\signal_duration_ch1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch1_reg[3]_i_1_n_0\,
      CO(3) => \signal_duration_ch1_reg[7]_i_1_n_0\,
      CO(2) => \signal_duration_ch1_reg[7]_i_1_n_1\,
      CO(1) => \signal_duration_ch1_reg[7]_i_1_n_2\,
      CO(0) => \signal_duration_ch1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch1(7 downto 4),
      O(3 downto 0) => signal_duration_ch1_reg08_out(7 downto 4),
      S(3) => \signal_duration_ch1[7]_i_2_n_0\,
      S(2) => \signal_duration_ch1[7]_i_3_n_0\,
      S(1) => \signal_duration_ch1[7]_i_4_n_0\,
      S(0) => \signal_duration_ch1[7]_i_5_n_0\
    );
\signal_duration_ch1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(8),
      Q => signal_duration_ch1(8),
      R => '0'
    );
\signal_duration_ch1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch1_reg08_out(9),
      Q => signal_duration_ch1(9),
      R => '0'
    );
\signal_duration_ch2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(11),
      I1 => begin_moment_ch2(11),
      O => \signal_duration_ch2[11]_i_2_n_0\
    );
\signal_duration_ch2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(10),
      I1 => begin_moment_ch2(10),
      O => \signal_duration_ch2[11]_i_3_n_0\
    );
\signal_duration_ch2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(9),
      I1 => begin_moment_ch2(9),
      O => \signal_duration_ch2[11]_i_4_n_0\
    );
\signal_duration_ch2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(8),
      I1 => begin_moment_ch2(8),
      O => \signal_duration_ch2[11]_i_5_n_0\
    );
\signal_duration_ch2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(15),
      I1 => begin_moment_ch2(15),
      O => \signal_duration_ch2[15]_i_2_n_0\
    );
\signal_duration_ch2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(14),
      I1 => begin_moment_ch2(14),
      O => \signal_duration_ch2[15]_i_3_n_0\
    );
\signal_duration_ch2[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(13),
      I1 => begin_moment_ch2(13),
      O => \signal_duration_ch2[15]_i_4_n_0\
    );
\signal_duration_ch2[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(12),
      I1 => begin_moment_ch2(12),
      O => \signal_duration_ch2[15]_i_5_n_0\
    );
\signal_duration_ch2[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(19),
      I1 => begin_moment_ch2(19),
      O => \signal_duration_ch2[19]_i_2_n_0\
    );
\signal_duration_ch2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(18),
      I1 => begin_moment_ch2(18),
      O => \signal_duration_ch2[19]_i_3_n_0\
    );
\signal_duration_ch2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(17),
      I1 => begin_moment_ch2(17),
      O => \signal_duration_ch2[19]_i_4_n_0\
    );
\signal_duration_ch2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(16),
      I1 => begin_moment_ch2(16),
      O => \signal_duration_ch2[19]_i_5_n_0\
    );
\signal_duration_ch2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(23),
      I1 => begin_moment_ch2(23),
      O => \signal_duration_ch2[23]_i_2_n_0\
    );
\signal_duration_ch2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(22),
      I1 => begin_moment_ch2(22),
      O => \signal_duration_ch2[23]_i_3_n_0\
    );
\signal_duration_ch2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(21),
      I1 => begin_moment_ch2(21),
      O => \signal_duration_ch2[23]_i_4_n_0\
    );
\signal_duration_ch2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(20),
      I1 => begin_moment_ch2(20),
      O => \signal_duration_ch2[23]_i_5_n_0\
    );
\signal_duration_ch2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(3),
      I1 => begin_moment_ch2(3),
      O => \signal_duration_ch2[3]_i_2_n_0\
    );
\signal_duration_ch2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(2),
      I1 => begin_moment_ch2(2),
      O => \signal_duration_ch2[3]_i_3_n_0\
    );
\signal_duration_ch2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(1),
      I1 => begin_moment_ch2(1),
      O => \signal_duration_ch2[3]_i_4_n_0\
    );
\signal_duration_ch2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(0),
      I1 => begin_moment_ch2(0),
      O => \signal_duration_ch2[3]_i_5_n_0\
    );
\signal_duration_ch2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(7),
      I1 => begin_moment_ch2(7),
      O => \signal_duration_ch2[7]_i_2_n_0\
    );
\signal_duration_ch2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(6),
      I1 => begin_moment_ch2(6),
      O => \signal_duration_ch2[7]_i_3_n_0\
    );
\signal_duration_ch2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(5),
      I1 => begin_moment_ch2(5),
      O => \signal_duration_ch2[7]_i_4_n_0\
    );
\signal_duration_ch2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => end_moment_ch2(4),
      I1 => begin_moment_ch2(4),
      O => \signal_duration_ch2[7]_i_5_n_0\
    );
\signal_duration_ch2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(0),
      Q => signal_duration_ch2(0),
      R => '0'
    );
\signal_duration_ch2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(10),
      Q => signal_duration_ch2(10),
      R => '0'
    );
\signal_duration_ch2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(11),
      Q => signal_duration_ch2(11),
      R => '0'
    );
\signal_duration_ch2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch2_reg[7]_i_1_n_0\,
      CO(3) => \signal_duration_ch2_reg[11]_i_1_n_0\,
      CO(2) => \signal_duration_ch2_reg[11]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[11]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch2(11 downto 8),
      O(3 downto 0) => signal_duration_ch2_reg06_out(11 downto 8),
      S(3) => \signal_duration_ch2[11]_i_2_n_0\,
      S(2) => \signal_duration_ch2[11]_i_3_n_0\,
      S(1) => \signal_duration_ch2[11]_i_4_n_0\,
      S(0) => \signal_duration_ch2[11]_i_5_n_0\
    );
\signal_duration_ch2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(12),
      Q => signal_duration_ch2(12),
      R => '0'
    );
\signal_duration_ch2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(13),
      Q => signal_duration_ch2(13),
      R => '0'
    );
\signal_duration_ch2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(14),
      Q => signal_duration_ch2(14),
      R => '0'
    );
\signal_duration_ch2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(15),
      Q => signal_duration_ch2(15),
      R => '0'
    );
\signal_duration_ch2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch2_reg[11]_i_1_n_0\,
      CO(3) => \signal_duration_ch2_reg[15]_i_1_n_0\,
      CO(2) => \signal_duration_ch2_reg[15]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[15]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch2(15 downto 12),
      O(3 downto 0) => signal_duration_ch2_reg06_out(15 downto 12),
      S(3) => \signal_duration_ch2[15]_i_2_n_0\,
      S(2) => \signal_duration_ch2[15]_i_3_n_0\,
      S(1) => \signal_duration_ch2[15]_i_4_n_0\,
      S(0) => \signal_duration_ch2[15]_i_5_n_0\
    );
\signal_duration_ch2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(16),
      Q => signal_duration_ch2(16),
      R => '0'
    );
\signal_duration_ch2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(17),
      Q => signal_duration_ch2(17),
      R => '0'
    );
\signal_duration_ch2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(18),
      Q => signal_duration_ch2(18),
      R => '0'
    );
\signal_duration_ch2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(19),
      Q => signal_duration_ch2(19),
      R => '0'
    );
\signal_duration_ch2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch2_reg[15]_i_1_n_0\,
      CO(3) => \signal_duration_ch2_reg[19]_i_1_n_0\,
      CO(2) => \signal_duration_ch2_reg[19]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[19]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch2(19 downto 16),
      O(3 downto 0) => signal_duration_ch2_reg06_out(19 downto 16),
      S(3) => \signal_duration_ch2[19]_i_2_n_0\,
      S(2) => \signal_duration_ch2[19]_i_3_n_0\,
      S(1) => \signal_duration_ch2[19]_i_4_n_0\,
      S(0) => \signal_duration_ch2[19]_i_5_n_0\
    );
\signal_duration_ch2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(1),
      Q => signal_duration_ch2(1),
      R => '0'
    );
\signal_duration_ch2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(20),
      Q => signal_duration_ch2(20),
      R => '0'
    );
\signal_duration_ch2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(21),
      Q => signal_duration_ch2(21),
      R => '0'
    );
\signal_duration_ch2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(22),
      Q => signal_duration_ch2(22),
      R => '0'
    );
\signal_duration_ch2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(23),
      Q => signal_duration_ch2(23),
      R => '0'
    );
\signal_duration_ch2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch2_reg[19]_i_1_n_0\,
      CO(3) => \NLW_signal_duration_ch2_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \signal_duration_ch2_reg[23]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[23]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => end_moment_ch2(22 downto 20),
      O(3 downto 0) => signal_duration_ch2_reg06_out(23 downto 20),
      S(3) => \signal_duration_ch2[23]_i_2_n_0\,
      S(2) => \signal_duration_ch2[23]_i_3_n_0\,
      S(1) => \signal_duration_ch2[23]_i_4_n_0\,
      S(0) => \signal_duration_ch2[23]_i_5_n_0\
    );
\signal_duration_ch2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(2),
      Q => signal_duration_ch2(2),
      R => '0'
    );
\signal_duration_ch2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(3),
      Q => signal_duration_ch2(3),
      R => '0'
    );
\signal_duration_ch2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \signal_duration_ch2_reg[3]_i_1_n_0\,
      CO(2) => \signal_duration_ch2_reg[3]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[3]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => end_moment_ch2(3 downto 0),
      O(3 downto 0) => signal_duration_ch2_reg06_out(3 downto 0),
      S(3) => \signal_duration_ch2[3]_i_2_n_0\,
      S(2) => \signal_duration_ch2[3]_i_3_n_0\,
      S(1) => \signal_duration_ch2[3]_i_4_n_0\,
      S(0) => \signal_duration_ch2[3]_i_5_n_0\
    );
\signal_duration_ch2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(4),
      Q => signal_duration_ch2(4),
      R => '0'
    );
\signal_duration_ch2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(5),
      Q => signal_duration_ch2(5),
      R => '0'
    );
\signal_duration_ch2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(6),
      Q => signal_duration_ch2(6),
      R => '0'
    );
\signal_duration_ch2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(7),
      Q => signal_duration_ch2(7),
      R => '0'
    );
\signal_duration_ch2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \signal_duration_ch2_reg[3]_i_1_n_0\,
      CO(3) => \signal_duration_ch2_reg[7]_i_1_n_0\,
      CO(2) => \signal_duration_ch2_reg[7]_i_1_n_1\,
      CO(1) => \signal_duration_ch2_reg[7]_i_1_n_2\,
      CO(0) => \signal_duration_ch2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => end_moment_ch2(7 downto 4),
      O(3 downto 0) => signal_duration_ch2_reg06_out(7 downto 4),
      S(3) => \signal_duration_ch2[7]_i_2_n_0\,
      S(2) => \signal_duration_ch2[7]_i_3_n_0\,
      S(1) => \signal_duration_ch2[7]_i_4_n_0\,
      S(0) => \signal_duration_ch2[7]_i_5_n_0\
    );
\signal_duration_ch2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(8),
      Q => signal_duration_ch2(8),
      R => '0'
    );
\signal_duration_ch2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => signal_duration_ch2_reg06_out(9),
      Q => signal_duration_ch2(9),
      R => '0'
    );
signal_duration_ch3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch3(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch30,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch3_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch3_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch3_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch3_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch31,
      I1 => end_moment_ch3110_in,
      O => end_moment_ch30
    );
signal_duration_ch3_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch3\(13),
      O => signal_duration_ch3_reg_i_10_n_0
    );
signal_duration_ch3_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch3\(11),
      O => signal_duration_ch3_reg_i_11_n_0
    );
signal_duration_ch3_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch3\(9),
      O => signal_duration_ch3_reg_i_12_n_0
    );
signal_duration_ch3_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch3_reg_i_13_n_0,
      CO(2) => signal_duration_ch3_reg_i_13_n_1,
      CO(1) => signal_duration_ch3_reg_i_13_n_2,
      CO(0) => signal_duration_ch3_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch3_reg_i_30_n_0,
      DI(2) => signal_duration_ch3_reg_i_31_n_0,
      DI(1) => signal_duration_ch3_reg_i_32_n_0,
      DI(0) => signal_duration_ch3_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch3_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch3_reg_i_34_n_0,
      S(2) => signal_duration_ch3_reg_i_35_n_0,
      S(1) => signal_duration_ch3_reg_i_36_n_0,
      S(0) => signal_duration_ch3_reg_i_37_n_0
    );
signal_duration_ch3_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(14),
      I1 => gate(14),
      I2 => ad_ch3_pre(15),
      I3 => gate(15),
      O => signal_duration_ch3_reg_i_14_n_0
    );
signal_duration_ch3_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch3_pre(13),
      O => signal_duration_ch3_reg_i_15_n_0
    );
signal_duration_ch3_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch3_pre(11),
      O => signal_duration_ch3_reg_i_16_n_0
    );
signal_duration_ch3_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch3_pre(9),
      O => signal_duration_ch3_reg_i_17_n_0
    );
signal_duration_ch3_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch3_pre(14),
      I2 => gate(15),
      I3 => ad_ch3_pre(15),
      O => signal_duration_ch3_reg_i_18_n_0
    );
signal_duration_ch3_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch3_pre(12),
      I2 => ad_ch3_pre(13),
      I3 => gate(13),
      O => signal_duration_ch3_reg_i_19_n_0
    );
signal_duration_ch3_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch3_reg_i_4_n_0,
      CO(3) => end_moment_ch31,
      CO(2) => signal_duration_ch3_reg_i_2_n_1,
      CO(1) => signal_duration_ch3_reg_i_2_n_2,
      CO(0) => signal_duration_ch3_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch3_reg_i_5_n_0,
      DI(2) => signal_duration_ch3_reg_i_6_n_0,
      DI(1) => signal_duration_ch3_reg_i_7_n_0,
      DI(0) => signal_duration_ch3_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch3_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch3_reg_i_9_n_0,
      S(2) => signal_duration_ch3_reg_i_10_n_0,
      S(1) => signal_duration_ch3_reg_i_11_n_0,
      S(0) => signal_duration_ch3_reg_i_12_n_0
    );
signal_duration_ch3_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch3_pre(10),
      I2 => ad_ch3_pre(11),
      I3 => gate(11),
      O => signal_duration_ch3_reg_i_20_n_0
    );
signal_duration_ch3_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch3_pre(8),
      I2 => ad_ch3_pre(9),
      I3 => gate(9),
      O => signal_duration_ch3_reg_i_21_n_0
    );
signal_duration_ch3_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch3\(6),
      I2 => \^ad_ch3\(7),
      I3 => gate(7),
      O => signal_duration_ch3_reg_i_22_n_0
    );
signal_duration_ch3_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch3\(4),
      I2 => \^ad_ch3\(5),
      I3 => gate(5),
      O => signal_duration_ch3_reg_i_23_n_0
    );
signal_duration_ch3_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch3\(2),
      I2 => \^ad_ch3\(3),
      I3 => gate(3),
      O => signal_duration_ch3_reg_i_24_n_0
    );
signal_duration_ch3_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch3\(0),
      I2 => \^ad_ch3\(1),
      I3 => gate(1),
      O => signal_duration_ch3_reg_i_25_n_0
    );
signal_duration_ch3_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch3\(7),
      O => signal_duration_ch3_reg_i_26_n_0
    );
signal_duration_ch3_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch3\(5),
      O => signal_duration_ch3_reg_i_27_n_0
    );
signal_duration_ch3_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch3\(3),
      O => signal_duration_ch3_reg_i_28_n_0
    );
signal_duration_ch3_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch3\(1),
      O => signal_duration_ch3_reg_i_29_n_0
    );
signal_duration_ch3_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch3_reg_i_13_n_0,
      CO(3) => end_moment_ch3110_in,
      CO(2) => signal_duration_ch3_reg_i_3_n_1,
      CO(1) => signal_duration_ch3_reg_i_3_n_2,
      CO(0) => signal_duration_ch3_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch3_reg_i_14_n_0,
      DI(2) => signal_duration_ch3_reg_i_15_n_0,
      DI(1) => signal_duration_ch3_reg_i_16_n_0,
      DI(0) => signal_duration_ch3_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch3_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch3_reg_i_18_n_0,
      S(2) => signal_duration_ch3_reg_i_19_n_0,
      S(1) => signal_duration_ch3_reg_i_20_n_0,
      S(0) => signal_duration_ch3_reg_i_21_n_0
    );
signal_duration_ch3_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch3_pre(7),
      O => signal_duration_ch3_reg_i_30_n_0
    );
signal_duration_ch3_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch3_pre(5),
      O => signal_duration_ch3_reg_i_31_n_0
    );
signal_duration_ch3_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch3_pre(3),
      O => signal_duration_ch3_reg_i_32_n_0
    );
signal_duration_ch3_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch3_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch3_pre(1),
      O => signal_duration_ch3_reg_i_33_n_0
    );
signal_duration_ch3_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch3_pre(6),
      I2 => ad_ch3_pre(7),
      I3 => gate(7),
      O => signal_duration_ch3_reg_i_34_n_0
    );
signal_duration_ch3_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch3_pre(4),
      I2 => ad_ch3_pre(5),
      I3 => gate(5),
      O => signal_duration_ch3_reg_i_35_n_0
    );
signal_duration_ch3_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch3_pre(2),
      I2 => ad_ch3_pre(3),
      I3 => gate(3),
      O => signal_duration_ch3_reg_i_36_n_0
    );
signal_duration_ch3_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch3_pre(0),
      I2 => ad_ch3_pre(1),
      I3 => gate(1),
      O => signal_duration_ch3_reg_i_37_n_0
    );
signal_duration_ch3_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch3_reg_i_4_n_0,
      CO(2) => signal_duration_ch3_reg_i_4_n_1,
      CO(1) => signal_duration_ch3_reg_i_4_n_2,
      CO(0) => signal_duration_ch3_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch3_reg_i_22_n_0,
      DI(2) => signal_duration_ch3_reg_i_23_n_0,
      DI(1) => signal_duration_ch3_reg_i_24_n_0,
      DI(0) => signal_duration_ch3_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch3_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch3_reg_i_26_n_0,
      S(2) => signal_duration_ch3_reg_i_27_n_0,
      S(1) => signal_duration_ch3_reg_i_28_n_0,
      S(0) => signal_duration_ch3_reg_i_29_n_0
    );
signal_duration_ch3_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch3\(14),
      I2 => gate(15),
      I3 => \^ad_ch3\(15),
      O => signal_duration_ch3_reg_i_5_n_0
    );
signal_duration_ch3_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch3\(12),
      I2 => \^ad_ch3\(13),
      I3 => gate(13),
      O => signal_duration_ch3_reg_i_6_n_0
    );
signal_duration_ch3_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch3\(10),
      I2 => \^ad_ch3\(11),
      I3 => gate(11),
      O => signal_duration_ch3_reg_i_7_n_0
    );
signal_duration_ch3_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch3\(8),
      I2 => \^ad_ch3\(9),
      I3 => gate(9),
      O => signal_duration_ch3_reg_i_8_n_0
    );
signal_duration_ch3_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch3\(14),
      I1 => gate(14),
      I2 => \^ad_ch3\(15),
      I3 => gate(15),
      O => signal_duration_ch3_reg_i_9_n_0
    );
signal_duration_ch4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch4(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch40,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch4_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch4_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch4_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch4_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch4_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch4_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch41,
      I1 => end_moment_ch418_in,
      O => end_moment_ch40
    );
signal_duration_ch4_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch4\(13),
      O => signal_duration_ch4_reg_i_10_n_0
    );
signal_duration_ch4_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch4\(11),
      O => signal_duration_ch4_reg_i_11_n_0
    );
signal_duration_ch4_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch4\(9),
      O => signal_duration_ch4_reg_i_12_n_0
    );
signal_duration_ch4_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch4_reg_i_13_n_0,
      CO(2) => signal_duration_ch4_reg_i_13_n_1,
      CO(1) => signal_duration_ch4_reg_i_13_n_2,
      CO(0) => signal_duration_ch4_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch4_reg_i_30_n_0,
      DI(2) => signal_duration_ch4_reg_i_31_n_0,
      DI(1) => signal_duration_ch4_reg_i_32_n_0,
      DI(0) => signal_duration_ch4_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch4_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch4_reg_i_34_n_0,
      S(2) => signal_duration_ch4_reg_i_35_n_0,
      S(1) => signal_duration_ch4_reg_i_36_n_0,
      S(0) => signal_duration_ch4_reg_i_37_n_0
    );
signal_duration_ch4_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(14),
      I1 => gate(14),
      I2 => ad_ch4_pre(15),
      I3 => gate(15),
      O => signal_duration_ch4_reg_i_14_n_0
    );
signal_duration_ch4_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch4_pre(13),
      O => signal_duration_ch4_reg_i_15_n_0
    );
signal_duration_ch4_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch4_pre(11),
      O => signal_duration_ch4_reg_i_16_n_0
    );
signal_duration_ch4_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch4_pre(9),
      O => signal_duration_ch4_reg_i_17_n_0
    );
signal_duration_ch4_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch4_pre(14),
      I2 => gate(15),
      I3 => ad_ch4_pre(15),
      O => signal_duration_ch4_reg_i_18_n_0
    );
signal_duration_ch4_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch4_pre(12),
      I2 => ad_ch4_pre(13),
      I3 => gate(13),
      O => signal_duration_ch4_reg_i_19_n_0
    );
signal_duration_ch4_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch4_reg_i_4_n_0,
      CO(3) => end_moment_ch41,
      CO(2) => signal_duration_ch4_reg_i_2_n_1,
      CO(1) => signal_duration_ch4_reg_i_2_n_2,
      CO(0) => signal_duration_ch4_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch4_reg_i_5_n_0,
      DI(2) => signal_duration_ch4_reg_i_6_n_0,
      DI(1) => signal_duration_ch4_reg_i_7_n_0,
      DI(0) => signal_duration_ch4_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch4_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch4_reg_i_9_n_0,
      S(2) => signal_duration_ch4_reg_i_10_n_0,
      S(1) => signal_duration_ch4_reg_i_11_n_0,
      S(0) => signal_duration_ch4_reg_i_12_n_0
    );
signal_duration_ch4_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch4_pre(10),
      I2 => ad_ch4_pre(11),
      I3 => gate(11),
      O => signal_duration_ch4_reg_i_20_n_0
    );
signal_duration_ch4_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch4_pre(8),
      I2 => ad_ch4_pre(9),
      I3 => gate(9),
      O => signal_duration_ch4_reg_i_21_n_0
    );
signal_duration_ch4_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch4\(6),
      I2 => \^ad_ch4\(7),
      I3 => gate(7),
      O => signal_duration_ch4_reg_i_22_n_0
    );
signal_duration_ch4_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch4\(4),
      I2 => \^ad_ch4\(5),
      I3 => gate(5),
      O => signal_duration_ch4_reg_i_23_n_0
    );
signal_duration_ch4_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch4\(2),
      I2 => \^ad_ch4\(3),
      I3 => gate(3),
      O => signal_duration_ch4_reg_i_24_n_0
    );
signal_duration_ch4_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch4\(0),
      I2 => \^ad_ch4\(1),
      I3 => gate(1),
      O => signal_duration_ch4_reg_i_25_n_0
    );
signal_duration_ch4_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch4\(7),
      O => signal_duration_ch4_reg_i_26_n_0
    );
signal_duration_ch4_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch4\(5),
      O => signal_duration_ch4_reg_i_27_n_0
    );
signal_duration_ch4_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch4\(3),
      O => signal_duration_ch4_reg_i_28_n_0
    );
signal_duration_ch4_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch4\(1),
      O => signal_duration_ch4_reg_i_29_n_0
    );
signal_duration_ch4_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch4_reg_i_13_n_0,
      CO(3) => end_moment_ch418_in,
      CO(2) => signal_duration_ch4_reg_i_3_n_1,
      CO(1) => signal_duration_ch4_reg_i_3_n_2,
      CO(0) => signal_duration_ch4_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch4_reg_i_14_n_0,
      DI(2) => signal_duration_ch4_reg_i_15_n_0,
      DI(1) => signal_duration_ch4_reg_i_16_n_0,
      DI(0) => signal_duration_ch4_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch4_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch4_reg_i_18_n_0,
      S(2) => signal_duration_ch4_reg_i_19_n_0,
      S(1) => signal_duration_ch4_reg_i_20_n_0,
      S(0) => signal_duration_ch4_reg_i_21_n_0
    );
signal_duration_ch4_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch4_pre(7),
      O => signal_duration_ch4_reg_i_30_n_0
    );
signal_duration_ch4_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch4_pre(5),
      O => signal_duration_ch4_reg_i_31_n_0
    );
signal_duration_ch4_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch4_pre(3),
      O => signal_duration_ch4_reg_i_32_n_0
    );
signal_duration_ch4_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch4_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch4_pre(1),
      O => signal_duration_ch4_reg_i_33_n_0
    );
signal_duration_ch4_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch4_pre(6),
      I2 => ad_ch4_pre(7),
      I3 => gate(7),
      O => signal_duration_ch4_reg_i_34_n_0
    );
signal_duration_ch4_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch4_pre(4),
      I2 => ad_ch4_pre(5),
      I3 => gate(5),
      O => signal_duration_ch4_reg_i_35_n_0
    );
signal_duration_ch4_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch4_pre(2),
      I2 => ad_ch4_pre(3),
      I3 => gate(3),
      O => signal_duration_ch4_reg_i_36_n_0
    );
signal_duration_ch4_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch4_pre(0),
      I2 => ad_ch4_pre(1),
      I3 => gate(1),
      O => signal_duration_ch4_reg_i_37_n_0
    );
signal_duration_ch4_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch4_reg_i_4_n_0,
      CO(2) => signal_duration_ch4_reg_i_4_n_1,
      CO(1) => signal_duration_ch4_reg_i_4_n_2,
      CO(0) => signal_duration_ch4_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch4_reg_i_22_n_0,
      DI(2) => signal_duration_ch4_reg_i_23_n_0,
      DI(1) => signal_duration_ch4_reg_i_24_n_0,
      DI(0) => signal_duration_ch4_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch4_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch4_reg_i_26_n_0,
      S(2) => signal_duration_ch4_reg_i_27_n_0,
      S(1) => signal_duration_ch4_reg_i_28_n_0,
      S(0) => signal_duration_ch4_reg_i_29_n_0
    );
signal_duration_ch4_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch4\(14),
      I2 => gate(15),
      I3 => \^ad_ch4\(15),
      O => signal_duration_ch4_reg_i_5_n_0
    );
signal_duration_ch4_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch4\(12),
      I2 => \^ad_ch4\(13),
      I3 => gate(13),
      O => signal_duration_ch4_reg_i_6_n_0
    );
signal_duration_ch4_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch4\(10),
      I2 => \^ad_ch4\(11),
      I3 => gate(11),
      O => signal_duration_ch4_reg_i_7_n_0
    );
signal_duration_ch4_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch4\(8),
      I2 => \^ad_ch4\(9),
      I3 => gate(9),
      O => signal_duration_ch4_reg_i_8_n_0
    );
signal_duration_ch4_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch4\(14),
      I1 => gate(14),
      I2 => \^ad_ch4\(15),
      I3 => gate(15),
      O => signal_duration_ch4_reg_i_9_n_0
    );
signal_duration_ch5_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch5_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch5_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch5(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch5_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch5_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch50,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch5_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch5_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch5_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch5_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch5_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch5_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch5_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch5_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch5_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch51,
      I1 => end_moment_ch516_in,
      O => end_moment_ch50
    );
signal_duration_ch5_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch5\(13),
      O => signal_duration_ch5_reg_i_10_n_0
    );
signal_duration_ch5_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch5\(11),
      O => signal_duration_ch5_reg_i_11_n_0
    );
signal_duration_ch5_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch5\(9),
      O => signal_duration_ch5_reg_i_12_n_0
    );
signal_duration_ch5_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch5_reg_i_13_n_0,
      CO(2) => signal_duration_ch5_reg_i_13_n_1,
      CO(1) => signal_duration_ch5_reg_i_13_n_2,
      CO(0) => signal_duration_ch5_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch5_reg_i_30_n_0,
      DI(2) => signal_duration_ch5_reg_i_31_n_0,
      DI(1) => signal_duration_ch5_reg_i_32_n_0,
      DI(0) => signal_duration_ch5_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch5_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch5_reg_i_34_n_0,
      S(2) => signal_duration_ch5_reg_i_35_n_0,
      S(1) => signal_duration_ch5_reg_i_36_n_0,
      S(0) => signal_duration_ch5_reg_i_37_n_0
    );
signal_duration_ch5_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(14),
      I1 => gate(14),
      I2 => ad_ch5_pre(15),
      I3 => gate(15),
      O => signal_duration_ch5_reg_i_14_n_0
    );
signal_duration_ch5_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch5_pre(13),
      O => signal_duration_ch5_reg_i_15_n_0
    );
signal_duration_ch5_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch5_pre(11),
      O => signal_duration_ch5_reg_i_16_n_0
    );
signal_duration_ch5_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch5_pre(9),
      O => signal_duration_ch5_reg_i_17_n_0
    );
signal_duration_ch5_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch5_pre(14),
      I2 => gate(15),
      I3 => ad_ch5_pre(15),
      O => signal_duration_ch5_reg_i_18_n_0
    );
signal_duration_ch5_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch5_pre(12),
      I2 => ad_ch5_pre(13),
      I3 => gate(13),
      O => signal_duration_ch5_reg_i_19_n_0
    );
signal_duration_ch5_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch5_reg_i_4_n_0,
      CO(3) => end_moment_ch51,
      CO(2) => signal_duration_ch5_reg_i_2_n_1,
      CO(1) => signal_duration_ch5_reg_i_2_n_2,
      CO(0) => signal_duration_ch5_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch5_reg_i_5_n_0,
      DI(2) => signal_duration_ch5_reg_i_6_n_0,
      DI(1) => signal_duration_ch5_reg_i_7_n_0,
      DI(0) => signal_duration_ch5_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch5_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch5_reg_i_9_n_0,
      S(2) => signal_duration_ch5_reg_i_10_n_0,
      S(1) => signal_duration_ch5_reg_i_11_n_0,
      S(0) => signal_duration_ch5_reg_i_12_n_0
    );
signal_duration_ch5_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch5_pre(10),
      I2 => ad_ch5_pre(11),
      I3 => gate(11),
      O => signal_duration_ch5_reg_i_20_n_0
    );
signal_duration_ch5_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch5_pre(8),
      I2 => ad_ch5_pre(9),
      I3 => gate(9),
      O => signal_duration_ch5_reg_i_21_n_0
    );
signal_duration_ch5_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch5\(6),
      I2 => \^ad_ch5\(7),
      I3 => gate(7),
      O => signal_duration_ch5_reg_i_22_n_0
    );
signal_duration_ch5_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch5\(4),
      I2 => \^ad_ch5\(5),
      I3 => gate(5),
      O => signal_duration_ch5_reg_i_23_n_0
    );
signal_duration_ch5_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch5\(2),
      I2 => \^ad_ch5\(3),
      I3 => gate(3),
      O => signal_duration_ch5_reg_i_24_n_0
    );
signal_duration_ch5_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch5\(0),
      I2 => \^ad_ch5\(1),
      I3 => gate(1),
      O => signal_duration_ch5_reg_i_25_n_0
    );
signal_duration_ch5_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch5\(7),
      O => signal_duration_ch5_reg_i_26_n_0
    );
signal_duration_ch5_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch5\(5),
      O => signal_duration_ch5_reg_i_27_n_0
    );
signal_duration_ch5_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch5\(3),
      O => signal_duration_ch5_reg_i_28_n_0
    );
signal_duration_ch5_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch5\(1),
      O => signal_duration_ch5_reg_i_29_n_0
    );
signal_duration_ch5_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch5_reg_i_13_n_0,
      CO(3) => end_moment_ch516_in,
      CO(2) => signal_duration_ch5_reg_i_3_n_1,
      CO(1) => signal_duration_ch5_reg_i_3_n_2,
      CO(0) => signal_duration_ch5_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch5_reg_i_14_n_0,
      DI(2) => signal_duration_ch5_reg_i_15_n_0,
      DI(1) => signal_duration_ch5_reg_i_16_n_0,
      DI(0) => signal_duration_ch5_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch5_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch5_reg_i_18_n_0,
      S(2) => signal_duration_ch5_reg_i_19_n_0,
      S(1) => signal_duration_ch5_reg_i_20_n_0,
      S(0) => signal_duration_ch5_reg_i_21_n_0
    );
signal_duration_ch5_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch5_pre(7),
      O => signal_duration_ch5_reg_i_30_n_0
    );
signal_duration_ch5_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch5_pre(5),
      O => signal_duration_ch5_reg_i_31_n_0
    );
signal_duration_ch5_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch5_pre(3),
      O => signal_duration_ch5_reg_i_32_n_0
    );
signal_duration_ch5_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch5_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch5_pre(1),
      O => signal_duration_ch5_reg_i_33_n_0
    );
signal_duration_ch5_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch5_pre(6),
      I2 => ad_ch5_pre(7),
      I3 => gate(7),
      O => signal_duration_ch5_reg_i_34_n_0
    );
signal_duration_ch5_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch5_pre(4),
      I2 => ad_ch5_pre(5),
      I3 => gate(5),
      O => signal_duration_ch5_reg_i_35_n_0
    );
signal_duration_ch5_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch5_pre(2),
      I2 => ad_ch5_pre(3),
      I3 => gate(3),
      O => signal_duration_ch5_reg_i_36_n_0
    );
signal_duration_ch5_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch5_pre(0),
      I2 => ad_ch5_pre(1),
      I3 => gate(1),
      O => signal_duration_ch5_reg_i_37_n_0
    );
signal_duration_ch5_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch5_reg_i_4_n_0,
      CO(2) => signal_duration_ch5_reg_i_4_n_1,
      CO(1) => signal_duration_ch5_reg_i_4_n_2,
      CO(0) => signal_duration_ch5_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch5_reg_i_22_n_0,
      DI(2) => signal_duration_ch5_reg_i_23_n_0,
      DI(1) => signal_duration_ch5_reg_i_24_n_0,
      DI(0) => signal_duration_ch5_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch5_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch5_reg_i_26_n_0,
      S(2) => signal_duration_ch5_reg_i_27_n_0,
      S(1) => signal_duration_ch5_reg_i_28_n_0,
      S(0) => signal_duration_ch5_reg_i_29_n_0
    );
signal_duration_ch5_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch5\(14),
      I2 => gate(15),
      I3 => \^ad_ch5\(15),
      O => signal_duration_ch5_reg_i_5_n_0
    );
signal_duration_ch5_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch5\(12),
      I2 => \^ad_ch5\(13),
      I3 => gate(13),
      O => signal_duration_ch5_reg_i_6_n_0
    );
signal_duration_ch5_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch5\(10),
      I2 => \^ad_ch5\(11),
      I3 => gate(11),
      O => signal_duration_ch5_reg_i_7_n_0
    );
signal_duration_ch5_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch5\(8),
      I2 => \^ad_ch5\(9),
      I3 => gate(9),
      O => signal_duration_ch5_reg_i_8_n_0
    );
signal_duration_ch5_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch5\(14),
      I1 => gate(14),
      I2 => \^ad_ch5\(15),
      I3 => gate(15),
      O => signal_duration_ch5_reg_i_9_n_0
    );
signal_duration_ch6_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch6_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch6_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch6(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch6_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch6_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch60,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch6_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch6_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch6_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch6_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch6_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch6_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch6_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch6_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch6_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch61,
      I1 => end_moment_ch614_in,
      O => end_moment_ch60
    );
signal_duration_ch6_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch6\(13),
      O => signal_duration_ch6_reg_i_10_n_0
    );
signal_duration_ch6_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch6\(11),
      O => signal_duration_ch6_reg_i_11_n_0
    );
signal_duration_ch6_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch6\(9),
      O => signal_duration_ch6_reg_i_12_n_0
    );
signal_duration_ch6_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch6_reg_i_13_n_0,
      CO(2) => signal_duration_ch6_reg_i_13_n_1,
      CO(1) => signal_duration_ch6_reg_i_13_n_2,
      CO(0) => signal_duration_ch6_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch6_reg_i_30_n_0,
      DI(2) => signal_duration_ch6_reg_i_31_n_0,
      DI(1) => signal_duration_ch6_reg_i_32_n_0,
      DI(0) => signal_duration_ch6_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch6_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch6_reg_i_34_n_0,
      S(2) => signal_duration_ch6_reg_i_35_n_0,
      S(1) => signal_duration_ch6_reg_i_36_n_0,
      S(0) => signal_duration_ch6_reg_i_37_n_0
    );
signal_duration_ch6_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(14),
      I1 => gate(14),
      I2 => ad_ch6_pre(15),
      I3 => gate(15),
      O => signal_duration_ch6_reg_i_14_n_0
    );
signal_duration_ch6_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch6_pre(13),
      O => signal_duration_ch6_reg_i_15_n_0
    );
signal_duration_ch6_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch6_pre(11),
      O => signal_duration_ch6_reg_i_16_n_0
    );
signal_duration_ch6_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch6_pre(9),
      O => signal_duration_ch6_reg_i_17_n_0
    );
signal_duration_ch6_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch6_pre(14),
      I2 => gate(15),
      I3 => ad_ch6_pre(15),
      O => signal_duration_ch6_reg_i_18_n_0
    );
signal_duration_ch6_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch6_pre(12),
      I2 => ad_ch6_pre(13),
      I3 => gate(13),
      O => signal_duration_ch6_reg_i_19_n_0
    );
signal_duration_ch6_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch6_reg_i_4_n_0,
      CO(3) => end_moment_ch61,
      CO(2) => signal_duration_ch6_reg_i_2_n_1,
      CO(1) => signal_duration_ch6_reg_i_2_n_2,
      CO(0) => signal_duration_ch6_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch6_reg_i_5_n_0,
      DI(2) => signal_duration_ch6_reg_i_6_n_0,
      DI(1) => signal_duration_ch6_reg_i_7_n_0,
      DI(0) => signal_duration_ch6_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch6_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch6_reg_i_9_n_0,
      S(2) => signal_duration_ch6_reg_i_10_n_0,
      S(1) => signal_duration_ch6_reg_i_11_n_0,
      S(0) => signal_duration_ch6_reg_i_12_n_0
    );
signal_duration_ch6_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch6_pre(10),
      I2 => ad_ch6_pre(11),
      I3 => gate(11),
      O => signal_duration_ch6_reg_i_20_n_0
    );
signal_duration_ch6_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch6_pre(8),
      I2 => ad_ch6_pre(9),
      I3 => gate(9),
      O => signal_duration_ch6_reg_i_21_n_0
    );
signal_duration_ch6_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch6\(6),
      I2 => \^ad_ch6\(7),
      I3 => gate(7),
      O => signal_duration_ch6_reg_i_22_n_0
    );
signal_duration_ch6_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch6\(4),
      I2 => \^ad_ch6\(5),
      I3 => gate(5),
      O => signal_duration_ch6_reg_i_23_n_0
    );
signal_duration_ch6_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch6\(2),
      I2 => \^ad_ch6\(3),
      I3 => gate(3),
      O => signal_duration_ch6_reg_i_24_n_0
    );
signal_duration_ch6_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch6\(0),
      I2 => \^ad_ch6\(1),
      I3 => gate(1),
      O => signal_duration_ch6_reg_i_25_n_0
    );
signal_duration_ch6_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch6\(7),
      O => signal_duration_ch6_reg_i_26_n_0
    );
signal_duration_ch6_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch6\(5),
      O => signal_duration_ch6_reg_i_27_n_0
    );
signal_duration_ch6_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch6\(3),
      O => signal_duration_ch6_reg_i_28_n_0
    );
signal_duration_ch6_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch6\(1),
      O => signal_duration_ch6_reg_i_29_n_0
    );
signal_duration_ch6_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch6_reg_i_13_n_0,
      CO(3) => end_moment_ch614_in,
      CO(2) => signal_duration_ch6_reg_i_3_n_1,
      CO(1) => signal_duration_ch6_reg_i_3_n_2,
      CO(0) => signal_duration_ch6_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch6_reg_i_14_n_0,
      DI(2) => signal_duration_ch6_reg_i_15_n_0,
      DI(1) => signal_duration_ch6_reg_i_16_n_0,
      DI(0) => signal_duration_ch6_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch6_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch6_reg_i_18_n_0,
      S(2) => signal_duration_ch6_reg_i_19_n_0,
      S(1) => signal_duration_ch6_reg_i_20_n_0,
      S(0) => signal_duration_ch6_reg_i_21_n_0
    );
signal_duration_ch6_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch6_pre(7),
      O => signal_duration_ch6_reg_i_30_n_0
    );
signal_duration_ch6_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch6_pre(5),
      O => signal_duration_ch6_reg_i_31_n_0
    );
signal_duration_ch6_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch6_pre(3),
      O => signal_duration_ch6_reg_i_32_n_0
    );
signal_duration_ch6_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch6_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch6_pre(1),
      O => signal_duration_ch6_reg_i_33_n_0
    );
signal_duration_ch6_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch6_pre(6),
      I2 => ad_ch6_pre(7),
      I3 => gate(7),
      O => signal_duration_ch6_reg_i_34_n_0
    );
signal_duration_ch6_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch6_pre(4),
      I2 => ad_ch6_pre(5),
      I3 => gate(5),
      O => signal_duration_ch6_reg_i_35_n_0
    );
signal_duration_ch6_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch6_pre(2),
      I2 => ad_ch6_pre(3),
      I3 => gate(3),
      O => signal_duration_ch6_reg_i_36_n_0
    );
signal_duration_ch6_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch6_pre(0),
      I2 => ad_ch6_pre(1),
      I3 => gate(1),
      O => signal_duration_ch6_reg_i_37_n_0
    );
signal_duration_ch6_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch6_reg_i_4_n_0,
      CO(2) => signal_duration_ch6_reg_i_4_n_1,
      CO(1) => signal_duration_ch6_reg_i_4_n_2,
      CO(0) => signal_duration_ch6_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch6_reg_i_22_n_0,
      DI(2) => signal_duration_ch6_reg_i_23_n_0,
      DI(1) => signal_duration_ch6_reg_i_24_n_0,
      DI(0) => signal_duration_ch6_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch6_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch6_reg_i_26_n_0,
      S(2) => signal_duration_ch6_reg_i_27_n_0,
      S(1) => signal_duration_ch6_reg_i_28_n_0,
      S(0) => signal_duration_ch6_reg_i_29_n_0
    );
signal_duration_ch6_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch6\(14),
      I2 => gate(15),
      I3 => \^ad_ch6\(15),
      O => signal_duration_ch6_reg_i_5_n_0
    );
signal_duration_ch6_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch6\(12),
      I2 => \^ad_ch6\(13),
      I3 => gate(13),
      O => signal_duration_ch6_reg_i_6_n_0
    );
signal_duration_ch6_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch6\(10),
      I2 => \^ad_ch6\(11),
      I3 => gate(11),
      O => signal_duration_ch6_reg_i_7_n_0
    );
signal_duration_ch6_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch6\(8),
      I2 => \^ad_ch6\(9),
      I3 => gate(9),
      O => signal_duration_ch6_reg_i_8_n_0
    );
signal_duration_ch6_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch6\(14),
      I1 => gate(14),
      I2 => \^ad_ch6\(15),
      I3 => gate(15),
      O => signal_duration_ch6_reg_i_9_n_0
    );
signal_duration_ch7_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch7_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch7_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch7(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch7_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch7_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch70,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch7_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch7_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch7_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch7_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch7_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch7_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch7_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch7_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch7_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch71,
      I1 => end_moment_ch712_in,
      O => end_moment_ch70
    );
signal_duration_ch7_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch7\(13),
      O => signal_duration_ch7_reg_i_10_n_0
    );
signal_duration_ch7_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch7\(11),
      O => signal_duration_ch7_reg_i_11_n_0
    );
signal_duration_ch7_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch7\(9),
      O => signal_duration_ch7_reg_i_12_n_0
    );
signal_duration_ch7_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch7_reg_i_13_n_0,
      CO(2) => signal_duration_ch7_reg_i_13_n_1,
      CO(1) => signal_duration_ch7_reg_i_13_n_2,
      CO(0) => signal_duration_ch7_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch7_reg_i_30_n_0,
      DI(2) => signal_duration_ch7_reg_i_31_n_0,
      DI(1) => signal_duration_ch7_reg_i_32_n_0,
      DI(0) => signal_duration_ch7_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch7_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch7_reg_i_34_n_0,
      S(2) => signal_duration_ch7_reg_i_35_n_0,
      S(1) => signal_duration_ch7_reg_i_36_n_0,
      S(0) => signal_duration_ch7_reg_i_37_n_0
    );
signal_duration_ch7_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(14),
      I1 => gate(14),
      I2 => ad_ch7_pre(15),
      I3 => gate(15),
      O => signal_duration_ch7_reg_i_14_n_0
    );
signal_duration_ch7_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch7_pre(13),
      O => signal_duration_ch7_reg_i_15_n_0
    );
signal_duration_ch7_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch7_pre(11),
      O => signal_duration_ch7_reg_i_16_n_0
    );
signal_duration_ch7_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch7_pre(9),
      O => signal_duration_ch7_reg_i_17_n_0
    );
signal_duration_ch7_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch7_pre(14),
      I2 => gate(15),
      I3 => ad_ch7_pre(15),
      O => signal_duration_ch7_reg_i_18_n_0
    );
signal_duration_ch7_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch7_pre(12),
      I2 => ad_ch7_pre(13),
      I3 => gate(13),
      O => signal_duration_ch7_reg_i_19_n_0
    );
signal_duration_ch7_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch7_reg_i_4_n_0,
      CO(3) => end_moment_ch71,
      CO(2) => signal_duration_ch7_reg_i_2_n_1,
      CO(1) => signal_duration_ch7_reg_i_2_n_2,
      CO(0) => signal_duration_ch7_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch7_reg_i_5_n_0,
      DI(2) => signal_duration_ch7_reg_i_6_n_0,
      DI(1) => signal_duration_ch7_reg_i_7_n_0,
      DI(0) => signal_duration_ch7_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch7_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch7_reg_i_9_n_0,
      S(2) => signal_duration_ch7_reg_i_10_n_0,
      S(1) => signal_duration_ch7_reg_i_11_n_0,
      S(0) => signal_duration_ch7_reg_i_12_n_0
    );
signal_duration_ch7_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch7_pre(10),
      I2 => ad_ch7_pre(11),
      I3 => gate(11),
      O => signal_duration_ch7_reg_i_20_n_0
    );
signal_duration_ch7_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch7_pre(8),
      I2 => ad_ch7_pre(9),
      I3 => gate(9),
      O => signal_duration_ch7_reg_i_21_n_0
    );
signal_duration_ch7_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch7\(6),
      I2 => \^ad_ch7\(7),
      I3 => gate(7),
      O => signal_duration_ch7_reg_i_22_n_0
    );
signal_duration_ch7_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch7\(4),
      I2 => \^ad_ch7\(5),
      I3 => gate(5),
      O => signal_duration_ch7_reg_i_23_n_0
    );
signal_duration_ch7_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch7\(2),
      I2 => \^ad_ch7\(3),
      I3 => gate(3),
      O => signal_duration_ch7_reg_i_24_n_0
    );
signal_duration_ch7_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch7\(0),
      I2 => \^ad_ch7\(1),
      I3 => gate(1),
      O => signal_duration_ch7_reg_i_25_n_0
    );
signal_duration_ch7_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch7\(7),
      O => signal_duration_ch7_reg_i_26_n_0
    );
signal_duration_ch7_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch7\(5),
      O => signal_duration_ch7_reg_i_27_n_0
    );
signal_duration_ch7_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch7\(3),
      O => signal_duration_ch7_reg_i_28_n_0
    );
signal_duration_ch7_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch7\(1),
      O => signal_duration_ch7_reg_i_29_n_0
    );
signal_duration_ch7_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch7_reg_i_13_n_0,
      CO(3) => end_moment_ch712_in,
      CO(2) => signal_duration_ch7_reg_i_3_n_1,
      CO(1) => signal_duration_ch7_reg_i_3_n_2,
      CO(0) => signal_duration_ch7_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch7_reg_i_14_n_0,
      DI(2) => signal_duration_ch7_reg_i_15_n_0,
      DI(1) => signal_duration_ch7_reg_i_16_n_0,
      DI(0) => signal_duration_ch7_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch7_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch7_reg_i_18_n_0,
      S(2) => signal_duration_ch7_reg_i_19_n_0,
      S(1) => signal_duration_ch7_reg_i_20_n_0,
      S(0) => signal_duration_ch7_reg_i_21_n_0
    );
signal_duration_ch7_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch7_pre(7),
      O => signal_duration_ch7_reg_i_30_n_0
    );
signal_duration_ch7_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch7_pre(5),
      O => signal_duration_ch7_reg_i_31_n_0
    );
signal_duration_ch7_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch7_pre(3),
      O => signal_duration_ch7_reg_i_32_n_0
    );
signal_duration_ch7_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch7_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch7_pre(1),
      O => signal_duration_ch7_reg_i_33_n_0
    );
signal_duration_ch7_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch7_pre(6),
      I2 => ad_ch7_pre(7),
      I3 => gate(7),
      O => signal_duration_ch7_reg_i_34_n_0
    );
signal_duration_ch7_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch7_pre(4),
      I2 => ad_ch7_pre(5),
      I3 => gate(5),
      O => signal_duration_ch7_reg_i_35_n_0
    );
signal_duration_ch7_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch7_pre(2),
      I2 => ad_ch7_pre(3),
      I3 => gate(3),
      O => signal_duration_ch7_reg_i_36_n_0
    );
signal_duration_ch7_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch7_pre(0),
      I2 => ad_ch7_pre(1),
      I3 => gate(1),
      O => signal_duration_ch7_reg_i_37_n_0
    );
signal_duration_ch7_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch7_reg_i_4_n_0,
      CO(2) => signal_duration_ch7_reg_i_4_n_1,
      CO(1) => signal_duration_ch7_reg_i_4_n_2,
      CO(0) => signal_duration_ch7_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch7_reg_i_22_n_0,
      DI(2) => signal_duration_ch7_reg_i_23_n_0,
      DI(1) => signal_duration_ch7_reg_i_24_n_0,
      DI(0) => signal_duration_ch7_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch7_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch7_reg_i_26_n_0,
      S(2) => signal_duration_ch7_reg_i_27_n_0,
      S(1) => signal_duration_ch7_reg_i_28_n_0,
      S(0) => signal_duration_ch7_reg_i_29_n_0
    );
signal_duration_ch7_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch7\(14),
      I2 => gate(15),
      I3 => \^ad_ch7\(15),
      O => signal_duration_ch7_reg_i_5_n_0
    );
signal_duration_ch7_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch7\(12),
      I2 => \^ad_ch7\(13),
      I3 => gate(13),
      O => signal_duration_ch7_reg_i_6_n_0
    );
signal_duration_ch7_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch7\(10),
      I2 => \^ad_ch7\(11),
      I3 => gate(11),
      O => signal_duration_ch7_reg_i_7_n_0
    );
signal_duration_ch7_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch7\(8),
      I2 => \^ad_ch7\(9),
      I3 => gate(9),
      O => signal_duration_ch7_reg_i_8_n_0
    );
signal_duration_ch7_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch7\(14),
      I1 => gate(14),
      I2 => \^ad_ch7\(15),
      I3 => gate(15),
      O => signal_duration_ch7_reg_i_9_n_0
    );
signal_duration_ch8_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => A(23),
      A(22) => A(23),
      A(21) => A(23),
      A(20) => A(23),
      A(19) => A(23),
      A(18) => A(23),
      A(17) => A(23),
      A(16) => A(23),
      A(15) => A(23),
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_signal_duration_ch8_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000110111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_signal_duration_ch8_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23 downto 0) => begin_moment_ch8(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_signal_duration_ch8_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_signal_duration_ch8_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => end_moment_ch80,
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_signal_duration_ch8_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_signal_duration_ch8_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_signal_duration_ch8_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \signal_duration_ch8_reg__0\(23 downto 0),
      PATTERNBDETECT => NLW_signal_duration_ch8_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_signal_duration_ch8_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_signal_duration_ch8_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_signal_duration_ch8_reg_UNDERFLOW_UNCONNECTED
    );
signal_duration_ch8_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => end_moment_ch81,
      I1 => end_moment_ch810_in,
      O => end_moment_ch80
    );
signal_duration_ch8_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => \^ad_ch8\(13),
      O => signal_duration_ch8_reg_i_10_n_0
    );
signal_duration_ch8_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => \^ad_ch8\(11),
      O => signal_duration_ch8_reg_i_11_n_0
    );
signal_duration_ch8_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => \^ad_ch8\(9),
      O => signal_duration_ch8_reg_i_12_n_0
    );
signal_duration_ch8_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch8_reg_i_13_n_0,
      CO(2) => signal_duration_ch8_reg_i_13_n_1,
      CO(1) => signal_duration_ch8_reg_i_13_n_2,
      CO(0) => signal_duration_ch8_reg_i_13_n_3,
      CYINIT => '1',
      DI(3) => signal_duration_ch8_reg_i_30_n_0,
      DI(2) => signal_duration_ch8_reg_i_31_n_0,
      DI(1) => signal_duration_ch8_reg_i_32_n_0,
      DI(0) => signal_duration_ch8_reg_i_33_n_0,
      O(3 downto 0) => NLW_signal_duration_ch8_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch8_reg_i_34_n_0,
      S(2) => signal_duration_ch8_reg_i_35_n_0,
      S(1) => signal_duration_ch8_reg_i_36_n_0,
      S(0) => signal_duration_ch8_reg_i_37_n_0
    );
signal_duration_ch8_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(14),
      I1 => gate(14),
      I2 => ad_ch8_pre(15),
      I3 => gate(15),
      O => signal_duration_ch8_reg_i_14_n_0
    );
signal_duration_ch8_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(12),
      I1 => gate(12),
      I2 => gate(13),
      I3 => ad_ch8_pre(13),
      O => signal_duration_ch8_reg_i_15_n_0
    );
signal_duration_ch8_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(10),
      I1 => gate(10),
      I2 => gate(11),
      I3 => ad_ch8_pre(11),
      O => signal_duration_ch8_reg_i_16_n_0
    );
signal_duration_ch8_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(8),
      I1 => gate(8),
      I2 => gate(9),
      I3 => ad_ch8_pre(9),
      O => signal_duration_ch8_reg_i_17_n_0
    );
signal_duration_ch8_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(14),
      I1 => ad_ch8_pre(14),
      I2 => gate(15),
      I3 => ad_ch8_pre(15),
      O => signal_duration_ch8_reg_i_18_n_0
    );
signal_duration_ch8_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(12),
      I1 => ad_ch8_pre(12),
      I2 => ad_ch8_pre(13),
      I3 => gate(13),
      O => signal_duration_ch8_reg_i_19_n_0
    );
signal_duration_ch8_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch8_reg_i_4_n_0,
      CO(3) => end_moment_ch81,
      CO(2) => signal_duration_ch8_reg_i_2_n_1,
      CO(1) => signal_duration_ch8_reg_i_2_n_2,
      CO(0) => signal_duration_ch8_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch8_reg_i_5_n_0,
      DI(2) => signal_duration_ch8_reg_i_6_n_0,
      DI(1) => signal_duration_ch8_reg_i_7_n_0,
      DI(0) => signal_duration_ch8_reg_i_8_n_0,
      O(3 downto 0) => NLW_signal_duration_ch8_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch8_reg_i_9_n_0,
      S(2) => signal_duration_ch8_reg_i_10_n_0,
      S(1) => signal_duration_ch8_reg_i_11_n_0,
      S(0) => signal_duration_ch8_reg_i_12_n_0
    );
signal_duration_ch8_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(10),
      I1 => ad_ch8_pre(10),
      I2 => ad_ch8_pre(11),
      I3 => gate(11),
      O => signal_duration_ch8_reg_i_20_n_0
    );
signal_duration_ch8_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(8),
      I1 => ad_ch8_pre(8),
      I2 => ad_ch8_pre(9),
      I3 => gate(9),
      O => signal_duration_ch8_reg_i_21_n_0
    );
signal_duration_ch8_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(6),
      I1 => \^ad_ch8\(6),
      I2 => \^ad_ch8\(7),
      I3 => gate(7),
      O => signal_duration_ch8_reg_i_22_n_0
    );
signal_duration_ch8_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(4),
      I1 => \^ad_ch8\(4),
      I2 => \^ad_ch8\(5),
      I3 => gate(5),
      O => signal_duration_ch8_reg_i_23_n_0
    );
signal_duration_ch8_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(2),
      I1 => \^ad_ch8\(2),
      I2 => \^ad_ch8\(3),
      I3 => gate(3),
      O => signal_duration_ch8_reg_i_24_n_0
    );
signal_duration_ch8_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(0),
      I1 => \^ad_ch8\(0),
      I2 => \^ad_ch8\(1),
      I3 => gate(1),
      O => signal_duration_ch8_reg_i_25_n_0
    );
signal_duration_ch8_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => \^ad_ch8\(7),
      O => signal_duration_ch8_reg_i_26_n_0
    );
signal_duration_ch8_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => \^ad_ch8\(5),
      O => signal_duration_ch8_reg_i_27_n_0
    );
signal_duration_ch8_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => \^ad_ch8\(3),
      O => signal_duration_ch8_reg_i_28_n_0
    );
signal_duration_ch8_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => \^ad_ch8\(1),
      O => signal_duration_ch8_reg_i_29_n_0
    );
signal_duration_ch8_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => signal_duration_ch8_reg_i_13_n_0,
      CO(3) => end_moment_ch810_in,
      CO(2) => signal_duration_ch8_reg_i_3_n_1,
      CO(1) => signal_duration_ch8_reg_i_3_n_2,
      CO(0) => signal_duration_ch8_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch8_reg_i_14_n_0,
      DI(2) => signal_duration_ch8_reg_i_15_n_0,
      DI(1) => signal_duration_ch8_reg_i_16_n_0,
      DI(0) => signal_duration_ch8_reg_i_17_n_0,
      O(3 downto 0) => NLW_signal_duration_ch8_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch8_reg_i_18_n_0,
      S(2) => signal_duration_ch8_reg_i_19_n_0,
      S(1) => signal_duration_ch8_reg_i_20_n_0,
      S(0) => signal_duration_ch8_reg_i_21_n_0
    );
signal_duration_ch8_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(6),
      I1 => gate(6),
      I2 => gate(7),
      I3 => ad_ch8_pre(7),
      O => signal_duration_ch8_reg_i_30_n_0
    );
signal_duration_ch8_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(4),
      I1 => gate(4),
      I2 => gate(5),
      I3 => ad_ch8_pre(5),
      O => signal_duration_ch8_reg_i_31_n_0
    );
signal_duration_ch8_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(2),
      I1 => gate(2),
      I2 => gate(3),
      I3 => ad_ch8_pre(3),
      O => signal_duration_ch8_reg_i_32_n_0
    );
signal_duration_ch8_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ad_ch8_pre(0),
      I1 => gate(0),
      I2 => gate(1),
      I3 => ad_ch8_pre(1),
      O => signal_duration_ch8_reg_i_33_n_0
    );
signal_duration_ch8_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(6),
      I1 => ad_ch8_pre(6),
      I2 => ad_ch8_pre(7),
      I3 => gate(7),
      O => signal_duration_ch8_reg_i_34_n_0
    );
signal_duration_ch8_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(4),
      I1 => ad_ch8_pre(4),
      I2 => ad_ch8_pre(5),
      I3 => gate(5),
      O => signal_duration_ch8_reg_i_35_n_0
    );
signal_duration_ch8_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(2),
      I1 => ad_ch8_pre(2),
      I2 => ad_ch8_pre(3),
      I3 => gate(3),
      O => signal_duration_ch8_reg_i_36_n_0
    );
signal_duration_ch8_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gate(0),
      I1 => ad_ch8_pre(0),
      I2 => ad_ch8_pre(1),
      I3 => gate(1),
      O => signal_duration_ch8_reg_i_37_n_0
    );
signal_duration_ch8_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => signal_duration_ch8_reg_i_4_n_0,
      CO(2) => signal_duration_ch8_reg_i_4_n_1,
      CO(1) => signal_duration_ch8_reg_i_4_n_2,
      CO(0) => signal_duration_ch8_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => signal_duration_ch8_reg_i_22_n_0,
      DI(2) => signal_duration_ch8_reg_i_23_n_0,
      DI(1) => signal_duration_ch8_reg_i_24_n_0,
      DI(0) => signal_duration_ch8_reg_i_25_n_0,
      O(3 downto 0) => NLW_signal_duration_ch8_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => signal_duration_ch8_reg_i_26_n_0,
      S(2) => signal_duration_ch8_reg_i_27_n_0,
      S(1) => signal_duration_ch8_reg_i_28_n_0,
      S(0) => signal_duration_ch8_reg_i_29_n_0
    );
signal_duration_ch8_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(14),
      I1 => \^ad_ch8\(14),
      I2 => gate(15),
      I3 => \^ad_ch8\(15),
      O => signal_duration_ch8_reg_i_5_n_0
    );
signal_duration_ch8_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(12),
      I1 => \^ad_ch8\(12),
      I2 => \^ad_ch8\(13),
      I3 => gate(13),
      O => signal_duration_ch8_reg_i_6_n_0
    );
signal_duration_ch8_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(10),
      I1 => \^ad_ch8\(10),
      I2 => \^ad_ch8\(11),
      I3 => gate(11),
      O => signal_duration_ch8_reg_i_7_n_0
    );
signal_duration_ch8_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gate(8),
      I1 => \^ad_ch8\(8),
      I2 => \^ad_ch8\(9),
      I3 => gate(9),
      O => signal_duration_ch8_reg_i_8_n_0
    );
signal_duration_ch8_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ad_ch8\(14),
      I1 => gate(14),
      I2 => \^ad_ch8\(15),
      I3 => gate(15),
      O => signal_duration_ch8_reg_i_9_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF06FF06FFFFFF06"
    )
        port map (
      I0 => state(0),
      I1 => \ad_ch3[15]_i_2_n_0\,
      I2 => \state[0]_i_2_n_0\,
      I3 => \state[0]_i_3_n_0\,
      I4 => \state[0]_i_4_n_0\,
      I5 => \state[0]_i_5_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010000"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => ad_convstab_i_2_n_0,
      I4 => state(0),
      I5 => \i[5]_i_9_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => state(0),
      I1 => \state[0]_i_6_n_0\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \i_reg_n_0_[5]\,
      I4 => \i_reg_n_0_[4]\,
      I5 => \i_reg_n_0_[3]\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => ad_busy,
      I3 => state(2),
      I4 => state(3),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      O => \state[0]_i_6_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF006A6A00"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \ad_ch3[15]_i_2_n_0\,
      I3 => state(2),
      I4 => state(3),
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AF000000C0"
    )
        port map (
      I0 => ad_busy,
      I1 => ad_convstab_i_2_n_0,
      I2 => state(0),
      I3 => state(2),
      I4 => state(3),
      I5 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"310D0C0C0C0C0C0C"
    )
        port map (
      I0 => ad_busy,
      I1 => state(2),
      I2 => state(3),
      I3 => \ad_ch3[15]_i_2_n_0\,
      I4 => state(0),
      I5 => state(1),
      O => \state[2]_i_1_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF8000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \ad_ch3[15]_i_2_n_0\,
      I3 => state(2),
      I4 => state(3),
      O => \state[3]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => \^ad_reset\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => \^ad_reset\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => \^ad_reset\
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[3]_i_1_n_0\,
      Q => state(3),
      R => \^ad_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_out_bin_ff[1]_i_2_n_0\ : STD_LOGIC;
  signal \dest_out_bin_ff[2]_i_2_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(0),
      I2 => \dest_graysync_ff[1]\(2),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => binval(8),
      I5 => \dest_out_bin_ff[1]_i_2_n_0\,
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_out_bin_ff[1]_i_2_n_0\,
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(1)
    );
\dest_out_bin_ff[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      O => \dest_out_bin_ff[1]_i_2_n_0\
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_out_bin_ff[2]_i_2_n_0\,
      I3 => binval(8),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(2)
    );
\dest_out_bin_ff[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(6),
      O => \dest_out_bin_ff[2]_i_2_n_0\
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => binval(8),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(6),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(7),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(8)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_out_bin_ff[1]_i_2_n_0\ : STD_LOGIC;
  signal \dest_out_bin_ff[2]_i_2_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(0),
      I2 => \dest_graysync_ff[1]\(2),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => binval(8),
      I5 => \dest_out_bin_ff[1]_i_2_n_0\,
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_out_bin_ff[1]_i_2_n_0\,
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(1)
    );
\dest_out_bin_ff[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      O => \dest_out_bin_ff[1]_i_2_n_0\
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_out_bin_ff[2]_i_2_n_0\,
      I3 => binval(8),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(2)
    );
\dest_out_bin_ff[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(6),
      O => \dest_out_bin_ff[2]_i_2_n_0\
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => binval(8),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(6),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(7),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(8)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => comp2,
      I2 => \out\,
      I3 => wr_en,
      I4 => comp1,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => \out\,
      I3 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_1\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_2\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_1\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_3\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_2\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_4\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_3\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_5\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[7]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_21_23_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_21_23_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_21_23_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_24_26_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_24_26_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_24_26_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_27_29_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_27_29_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_27_29_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_30_32_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_30_32_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_30_32_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_33_35_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_33_35_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_33_35_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_36_38_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_36_38_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_36_38_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_39_41_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_39_41_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_39_41_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_42_44_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_42_44_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_42_44_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_45_47_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_45_47_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_45_47_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_48_50_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_48_50_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_48_50_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_51_53_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_51_53_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_51_53_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_54_56_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_54_56_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_54_56_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_57_59_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_57_59_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_57_59_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_60_62_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_60_62_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_60_62_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_63_63_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[23]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[23]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[24]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[24]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[25]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[25]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[25]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[25]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[26]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[26]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[26]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[26]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[27]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[27]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[28]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[28]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[29]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[29]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[29]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[29]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[30]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[30]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[30]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[30]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[32]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[32]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[32]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[32]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[33]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[33]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[33]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[33]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[34]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[34]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[34]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[34]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[35]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[35]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[35]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[35]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[36]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[36]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[36]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[36]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[37]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[37]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[37]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[37]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[38]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[38]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[38]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[38]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[39]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[39]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[39]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[39]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[40]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[40]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[40]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[40]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[41]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[41]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[41]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[41]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[42]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[42]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[42]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[42]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[43]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[43]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[43]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[43]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[44]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[44]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[44]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[44]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[45]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[45]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[45]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[45]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[46]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[46]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[46]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[46]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[47]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[47]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[47]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[47]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[48]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[48]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[48]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[48]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[49]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[49]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[49]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[49]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[50]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[50]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[50]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[50]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[51]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[51]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[51]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[51]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[52]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[52]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[52]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[52]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[53]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[53]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[53]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[53]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[54]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[54]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[54]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[54]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[55]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[55]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[55]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[55]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[56]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[56]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[56]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[56]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[57]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[57]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[57]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[57]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[58]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[58]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[58]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[58]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[59]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[59]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[59]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[59]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[60]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[60]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[60]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[60]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[61]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[61]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[61]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[61]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[62]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[62]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[62]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[62]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[63]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[63]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[63]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[63]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[33]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[36]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[37]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[38]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[40]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[41]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[42]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[44]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[45]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[46]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[48]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[49]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[50]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[51]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[51]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[52]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[53]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[54]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[54]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[55]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[55]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[56]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[57]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[58]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[58]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[59]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[59]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[60]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[61]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[62]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_21_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_24_26 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_27_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_33_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_36_38 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_39_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_42_44 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_45_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_48_50 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_51_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_54_56 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_57_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_60_62 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_9_11 : label is "";
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_0_63_15_17_n_0,
      DOB => RAM_reg_0_63_15_17_n_1,
      DOC => RAM_reg_0_63_15_17_n_2,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_0_63_18_20_n_0,
      DOB => RAM_reg_0_63_18_20_n_1,
      DOC => RAM_reg_0_63_18_20_n_2,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_0_63_21_23_n_0,
      DOB => RAM_reg_0_63_21_23_n_1,
      DOC => RAM_reg_0_63_21_23_n_2,
      DOD => NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_0_63_24_26_n_0,
      DOB => RAM_reg_0_63_24_26_n_1,
      DOC => RAM_reg_0_63_24_26_n_2,
      DOD => NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_0_63_27_29_n_0,
      DOB => RAM_reg_0_63_27_29_n_1,
      DOC => RAM_reg_0_63_27_29_n_2,
      DOD => NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_0_63_30_32_n_0,
      DOB => RAM_reg_0_63_30_32_n_1,
      DOC => RAM_reg_0_63_30_32_n_2,
      DOD => NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_0_63_33_35_n_0,
      DOB => RAM_reg_0_63_33_35_n_1,
      DOC => RAM_reg_0_63_33_35_n_2,
      DOD => NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_0_63_36_38_n_0,
      DOB => RAM_reg_0_63_36_38_n_1,
      DOC => RAM_reg_0_63_36_38_n_2,
      DOD => NLW_RAM_reg_0_63_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_0_63_39_41_n_0,
      DOB => RAM_reg_0_63_39_41_n_1,
      DOC => RAM_reg_0_63_39_41_n_2,
      DOD => NLW_RAM_reg_0_63_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_0_63_42_44_n_0,
      DOB => RAM_reg_0_63_42_44_n_1,
      DOC => RAM_reg_0_63_42_44_n_2,
      DOD => NLW_RAM_reg_0_63_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_0_63_45_47_n_0,
      DOB => RAM_reg_0_63_45_47_n_1,
      DOC => RAM_reg_0_63_45_47_n_2,
      DOD => NLW_RAM_reg_0_63_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_0_63_48_50_n_0,
      DOB => RAM_reg_0_63_48_50_n_1,
      DOC => RAM_reg_0_63_48_50_n_2,
      DOD => NLW_RAM_reg_0_63_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_0_63_51_53_n_0,
      DOB => RAM_reg_0_63_51_53_n_1,
      DOC => RAM_reg_0_63_51_53_n_2,
      DOD => NLW_RAM_reg_0_63_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_0_63_54_56_n_0,
      DOB => RAM_reg_0_63_54_56_n_1,
      DOC => RAM_reg_0_63_54_56_n_2,
      DOD => NLW_RAM_reg_0_63_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_0_63_57_59_n_0,
      DOB => RAM_reg_0_63_57_59_n_1,
      DOC => RAM_reg_0_63_57_59_n_2,
      DOD => NLW_RAM_reg_0_63_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_0_63_60_62_n_0,
      DOB => RAM_reg_0_63_60_62_n_1,
      DOC => RAM_reg_0_63_60_62_n_2,
      DOD => NLW_RAM_reg_0_63_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_0_63_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_0_63_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_128_191_12_14_n_0,
      DOB => RAM_reg_128_191_12_14_n_1,
      DOC => RAM_reg_128_191_12_14_n_2,
      DOD => NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_128_191_15_17_n_0,
      DOB => RAM_reg_128_191_15_17_n_1,
      DOC => RAM_reg_128_191_15_17_n_2,
      DOD => NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_128_191_18_20_n_0,
      DOB => RAM_reg_128_191_18_20_n_1,
      DOC => RAM_reg_128_191_18_20_n_2,
      DOD => NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_128_191_21_23_n_0,
      DOB => RAM_reg_128_191_21_23_n_1,
      DOC => RAM_reg_128_191_21_23_n_2,
      DOD => NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_128_191_24_26_n_0,
      DOB => RAM_reg_128_191_24_26_n_1,
      DOC => RAM_reg_128_191_24_26_n_2,
      DOD => NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_128_191_27_29_n_0,
      DOB => RAM_reg_128_191_27_29_n_1,
      DOC => RAM_reg_128_191_27_29_n_2,
      DOD => NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_128_191_30_32_n_0,
      DOB => RAM_reg_128_191_30_32_n_1,
      DOC => RAM_reg_128_191_30_32_n_2,
      DOD => NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_128_191_33_35_n_0,
      DOB => RAM_reg_128_191_33_35_n_1,
      DOC => RAM_reg_128_191_33_35_n_2,
      DOD => NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_128_191_36_38_n_0,
      DOB => RAM_reg_128_191_36_38_n_1,
      DOC => RAM_reg_128_191_36_38_n_2,
      DOD => NLW_RAM_reg_128_191_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_128_191_39_41_n_0,
      DOB => RAM_reg_128_191_39_41_n_1,
      DOC => RAM_reg_128_191_39_41_n_2,
      DOD => NLW_RAM_reg_128_191_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_128_191_42_44_n_0,
      DOB => RAM_reg_128_191_42_44_n_1,
      DOC => RAM_reg_128_191_42_44_n_2,
      DOD => NLW_RAM_reg_128_191_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_128_191_45_47_n_0,
      DOB => RAM_reg_128_191_45_47_n_1,
      DOC => RAM_reg_128_191_45_47_n_2,
      DOD => NLW_RAM_reg_128_191_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_128_191_48_50_n_0,
      DOB => RAM_reg_128_191_48_50_n_1,
      DOC => RAM_reg_128_191_48_50_n_2,
      DOD => NLW_RAM_reg_128_191_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_128_191_51_53_n_0,
      DOB => RAM_reg_128_191_51_53_n_1,
      DOC => RAM_reg_128_191_51_53_n_2,
      DOD => NLW_RAM_reg_128_191_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_128_191_54_56_n_0,
      DOB => RAM_reg_128_191_54_56_n_1,
      DOC => RAM_reg_128_191_54_56_n_2,
      DOD => NLW_RAM_reg_128_191_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_128_191_57_59_n_0,
      DOB => RAM_reg_128_191_57_59_n_1,
      DOC => RAM_reg_128_191_57_59_n_2,
      DOD => NLW_RAM_reg_128_191_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_128_191_60_62_n_0,
      DOB => RAM_reg_128_191_60_62_n_1,
      DOC => RAM_reg_128_191_60_62_n_2,
      DOD => NLW_RAM_reg_128_191_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_128_191_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_128_191_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_128_191_6_8_n_0,
      DOB => RAM_reg_128_191_6_8_n_1,
      DOC => RAM_reg_128_191_6_8_n_2,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_128_191_9_11_n_0,
      DOB => RAM_reg_128_191_9_11_n_1,
      DOC => RAM_reg_128_191_9_11_n_2,
      DOD => NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_192_255_12_14_n_0,
      DOB => RAM_reg_192_255_12_14_n_1,
      DOC => RAM_reg_192_255_12_14_n_2,
      DOD => NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_192_255_15_17_n_0,
      DOB => RAM_reg_192_255_15_17_n_1,
      DOC => RAM_reg_192_255_15_17_n_2,
      DOD => NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_192_255_18_20_n_0,
      DOB => RAM_reg_192_255_18_20_n_1,
      DOC => RAM_reg_192_255_18_20_n_2,
      DOD => NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_192_255_21_23_n_0,
      DOB => RAM_reg_192_255_21_23_n_1,
      DOC => RAM_reg_192_255_21_23_n_2,
      DOD => NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_192_255_24_26_n_0,
      DOB => RAM_reg_192_255_24_26_n_1,
      DOC => RAM_reg_192_255_24_26_n_2,
      DOD => NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_192_255_27_29_n_0,
      DOB => RAM_reg_192_255_27_29_n_1,
      DOC => RAM_reg_192_255_27_29_n_2,
      DOD => NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_192_255_30_32_n_0,
      DOB => RAM_reg_192_255_30_32_n_1,
      DOC => RAM_reg_192_255_30_32_n_2,
      DOD => NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_192_255_33_35_n_0,
      DOB => RAM_reg_192_255_33_35_n_1,
      DOC => RAM_reg_192_255_33_35_n_2,
      DOD => NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_192_255_36_38_n_0,
      DOB => RAM_reg_192_255_36_38_n_1,
      DOC => RAM_reg_192_255_36_38_n_2,
      DOD => NLW_RAM_reg_192_255_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_192_255_39_41_n_0,
      DOB => RAM_reg_192_255_39_41_n_1,
      DOC => RAM_reg_192_255_39_41_n_2,
      DOD => NLW_RAM_reg_192_255_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_192_255_42_44_n_0,
      DOB => RAM_reg_192_255_42_44_n_1,
      DOC => RAM_reg_192_255_42_44_n_2,
      DOD => NLW_RAM_reg_192_255_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_192_255_45_47_n_0,
      DOB => RAM_reg_192_255_45_47_n_1,
      DOC => RAM_reg_192_255_45_47_n_2,
      DOD => NLW_RAM_reg_192_255_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_192_255_48_50_n_0,
      DOB => RAM_reg_192_255_48_50_n_1,
      DOC => RAM_reg_192_255_48_50_n_2,
      DOD => NLW_RAM_reg_192_255_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_192_255_51_53_n_0,
      DOB => RAM_reg_192_255_51_53_n_1,
      DOC => RAM_reg_192_255_51_53_n_2,
      DOD => NLW_RAM_reg_192_255_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_192_255_54_56_n_0,
      DOB => RAM_reg_192_255_54_56_n_1,
      DOC => RAM_reg_192_255_54_56_n_2,
      DOD => NLW_RAM_reg_192_255_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_192_255_57_59_n_0,
      DOB => RAM_reg_192_255_57_59_n_1,
      DOC => RAM_reg_192_255_57_59_n_2,
      DOD => NLW_RAM_reg_192_255_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_192_255_60_62_n_0,
      DOB => RAM_reg_192_255_60_62_n_1,
      DOC => RAM_reg_192_255_60_62_n_2,
      DOD => NLW_RAM_reg_192_255_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_192_255_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_192_255_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_192_255_6_8_n_0,
      DOB => RAM_reg_192_255_6_8_n_1,
      DOC => RAM_reg_192_255_6_8_n_2,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_192_255_9_11_n_0,
      DOB => RAM_reg_192_255_9_11_n_1,
      DOC => RAM_reg_192_255_9_11_n_2,
      DOD => NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]\
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_256_319_12_14_n_0,
      DOB => RAM_reg_256_319_12_14_n_1,
      DOC => RAM_reg_256_319_12_14_n_2,
      DOD => NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_256_319_15_17_n_0,
      DOB => RAM_reg_256_319_15_17_n_1,
      DOC => RAM_reg_256_319_15_17_n_2,
      DOD => NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_256_319_18_20_n_0,
      DOB => RAM_reg_256_319_18_20_n_1,
      DOC => RAM_reg_256_319_18_20_n_2,
      DOD => NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_256_319_21_23_n_0,
      DOB => RAM_reg_256_319_21_23_n_1,
      DOC => RAM_reg_256_319_21_23_n_2,
      DOD => NLW_RAM_reg_256_319_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_256_319_24_26_n_0,
      DOB => RAM_reg_256_319_24_26_n_1,
      DOC => RAM_reg_256_319_24_26_n_2,
      DOD => NLW_RAM_reg_256_319_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_256_319_27_29_n_0,
      DOB => RAM_reg_256_319_27_29_n_1,
      DOC => RAM_reg_256_319_27_29_n_2,
      DOD => NLW_RAM_reg_256_319_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_256_319_30_32_n_0,
      DOB => RAM_reg_256_319_30_32_n_1,
      DOC => RAM_reg_256_319_30_32_n_2,
      DOD => NLW_RAM_reg_256_319_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_256_319_33_35_n_0,
      DOB => RAM_reg_256_319_33_35_n_1,
      DOC => RAM_reg_256_319_33_35_n_2,
      DOD => NLW_RAM_reg_256_319_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_256_319_36_38_n_0,
      DOB => RAM_reg_256_319_36_38_n_1,
      DOC => RAM_reg_256_319_36_38_n_2,
      DOD => NLW_RAM_reg_256_319_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_256_319_39_41_n_0,
      DOB => RAM_reg_256_319_39_41_n_1,
      DOC => RAM_reg_256_319_39_41_n_2,
      DOD => NLW_RAM_reg_256_319_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_256_319_3_5_n_0,
      DOB => RAM_reg_256_319_3_5_n_1,
      DOC => RAM_reg_256_319_3_5_n_2,
      DOD => NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_256_319_42_44_n_0,
      DOB => RAM_reg_256_319_42_44_n_1,
      DOC => RAM_reg_256_319_42_44_n_2,
      DOD => NLW_RAM_reg_256_319_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_256_319_45_47_n_0,
      DOB => RAM_reg_256_319_45_47_n_1,
      DOC => RAM_reg_256_319_45_47_n_2,
      DOD => NLW_RAM_reg_256_319_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_256_319_48_50_n_0,
      DOB => RAM_reg_256_319_48_50_n_1,
      DOC => RAM_reg_256_319_48_50_n_2,
      DOD => NLW_RAM_reg_256_319_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_256_319_51_53_n_0,
      DOB => RAM_reg_256_319_51_53_n_1,
      DOC => RAM_reg_256_319_51_53_n_2,
      DOD => NLW_RAM_reg_256_319_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_256_319_54_56_n_0,
      DOB => RAM_reg_256_319_54_56_n_1,
      DOC => RAM_reg_256_319_54_56_n_2,
      DOD => NLW_RAM_reg_256_319_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_256_319_57_59_n_0,
      DOB => RAM_reg_256_319_57_59_n_1,
      DOC => RAM_reg_256_319_57_59_n_2,
      DOD => NLW_RAM_reg_256_319_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_256_319_60_62_n_0,
      DOB => RAM_reg_256_319_60_62_n_1,
      DOC => RAM_reg_256_319_60_62_n_2,
      DOD => NLW_RAM_reg_256_319_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_256_319_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_256_319_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_256_319_6_8_n_0,
      DOB => RAM_reg_256_319_6_8_n_1,
      DOC => RAM_reg_256_319_6_8_n_2,
      DOD => NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_256_319_9_11_n_0,
      DOB => RAM_reg_256_319_9_11_n_1,
      DOC => RAM_reg_256_319_9_11_n_2,
      DOD => NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_320_383_12_14_n_0,
      DOB => RAM_reg_320_383_12_14_n_1,
      DOC => RAM_reg_320_383_12_14_n_2,
      DOD => NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_320_383_15_17_n_0,
      DOB => RAM_reg_320_383_15_17_n_1,
      DOC => RAM_reg_320_383_15_17_n_2,
      DOD => NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_320_383_18_20_n_0,
      DOB => RAM_reg_320_383_18_20_n_1,
      DOC => RAM_reg_320_383_18_20_n_2,
      DOD => NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_320_383_21_23_n_0,
      DOB => RAM_reg_320_383_21_23_n_1,
      DOC => RAM_reg_320_383_21_23_n_2,
      DOD => NLW_RAM_reg_320_383_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_320_383_24_26_n_0,
      DOB => RAM_reg_320_383_24_26_n_1,
      DOC => RAM_reg_320_383_24_26_n_2,
      DOD => NLW_RAM_reg_320_383_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_320_383_27_29_n_0,
      DOB => RAM_reg_320_383_27_29_n_1,
      DOC => RAM_reg_320_383_27_29_n_2,
      DOD => NLW_RAM_reg_320_383_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_320_383_30_32_n_0,
      DOB => RAM_reg_320_383_30_32_n_1,
      DOC => RAM_reg_320_383_30_32_n_2,
      DOD => NLW_RAM_reg_320_383_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_320_383_33_35_n_0,
      DOB => RAM_reg_320_383_33_35_n_1,
      DOC => RAM_reg_320_383_33_35_n_2,
      DOD => NLW_RAM_reg_320_383_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_320_383_36_38_n_0,
      DOB => RAM_reg_320_383_36_38_n_1,
      DOC => RAM_reg_320_383_36_38_n_2,
      DOD => NLW_RAM_reg_320_383_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_320_383_39_41_n_0,
      DOB => RAM_reg_320_383_39_41_n_1,
      DOC => RAM_reg_320_383_39_41_n_2,
      DOD => NLW_RAM_reg_320_383_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_320_383_3_5_n_0,
      DOB => RAM_reg_320_383_3_5_n_1,
      DOC => RAM_reg_320_383_3_5_n_2,
      DOD => NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_320_383_42_44_n_0,
      DOB => RAM_reg_320_383_42_44_n_1,
      DOC => RAM_reg_320_383_42_44_n_2,
      DOD => NLW_RAM_reg_320_383_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_320_383_45_47_n_0,
      DOB => RAM_reg_320_383_45_47_n_1,
      DOC => RAM_reg_320_383_45_47_n_2,
      DOD => NLW_RAM_reg_320_383_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_320_383_48_50_n_0,
      DOB => RAM_reg_320_383_48_50_n_1,
      DOC => RAM_reg_320_383_48_50_n_2,
      DOD => NLW_RAM_reg_320_383_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_320_383_51_53_n_0,
      DOB => RAM_reg_320_383_51_53_n_1,
      DOC => RAM_reg_320_383_51_53_n_2,
      DOD => NLW_RAM_reg_320_383_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_320_383_54_56_n_0,
      DOB => RAM_reg_320_383_54_56_n_1,
      DOC => RAM_reg_320_383_54_56_n_2,
      DOD => NLW_RAM_reg_320_383_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_320_383_57_59_n_0,
      DOB => RAM_reg_320_383_57_59_n_1,
      DOC => RAM_reg_320_383_57_59_n_2,
      DOD => NLW_RAM_reg_320_383_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_320_383_60_62_n_0,
      DOB => RAM_reg_320_383_60_62_n_1,
      DOC => RAM_reg_320_383_60_62_n_2,
      DOD => NLW_RAM_reg_320_383_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_320_383_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_320_383_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_320_383_6_8_n_0,
      DOB => RAM_reg_320_383_6_8_n_1,
      DOC => RAM_reg_320_383_6_8_n_2,
      DOD => NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_320_383_9_11_n_0,
      DOB => RAM_reg_320_383_9_11_n_1,
      DOC => RAM_reg_320_383_9_11_n_2,
      DOD => NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_0\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_384_447_12_14_n_0,
      DOB => RAM_reg_384_447_12_14_n_1,
      DOC => RAM_reg_384_447_12_14_n_2,
      DOD => NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_384_447_15_17_n_0,
      DOB => RAM_reg_384_447_15_17_n_1,
      DOC => RAM_reg_384_447_15_17_n_2,
      DOD => NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_384_447_18_20_n_0,
      DOB => RAM_reg_384_447_18_20_n_1,
      DOC => RAM_reg_384_447_18_20_n_2,
      DOD => NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_384_447_21_23_n_0,
      DOB => RAM_reg_384_447_21_23_n_1,
      DOC => RAM_reg_384_447_21_23_n_2,
      DOD => NLW_RAM_reg_384_447_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_384_447_24_26_n_0,
      DOB => RAM_reg_384_447_24_26_n_1,
      DOC => RAM_reg_384_447_24_26_n_2,
      DOD => NLW_RAM_reg_384_447_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_384_447_27_29_n_0,
      DOB => RAM_reg_384_447_27_29_n_1,
      DOC => RAM_reg_384_447_27_29_n_2,
      DOD => NLW_RAM_reg_384_447_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_384_447_30_32_n_0,
      DOB => RAM_reg_384_447_30_32_n_1,
      DOC => RAM_reg_384_447_30_32_n_2,
      DOD => NLW_RAM_reg_384_447_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_384_447_33_35_n_0,
      DOB => RAM_reg_384_447_33_35_n_1,
      DOC => RAM_reg_384_447_33_35_n_2,
      DOD => NLW_RAM_reg_384_447_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_384_447_36_38_n_0,
      DOB => RAM_reg_384_447_36_38_n_1,
      DOC => RAM_reg_384_447_36_38_n_2,
      DOD => NLW_RAM_reg_384_447_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_384_447_39_41_n_0,
      DOB => RAM_reg_384_447_39_41_n_1,
      DOC => RAM_reg_384_447_39_41_n_2,
      DOD => NLW_RAM_reg_384_447_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_384_447_3_5_n_0,
      DOB => RAM_reg_384_447_3_5_n_1,
      DOC => RAM_reg_384_447_3_5_n_2,
      DOD => NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_384_447_42_44_n_0,
      DOB => RAM_reg_384_447_42_44_n_1,
      DOC => RAM_reg_384_447_42_44_n_2,
      DOD => NLW_RAM_reg_384_447_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_384_447_45_47_n_0,
      DOB => RAM_reg_384_447_45_47_n_1,
      DOC => RAM_reg_384_447_45_47_n_2,
      DOD => NLW_RAM_reg_384_447_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_384_447_48_50_n_0,
      DOB => RAM_reg_384_447_48_50_n_1,
      DOC => RAM_reg_384_447_48_50_n_2,
      DOD => NLW_RAM_reg_384_447_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_384_447_51_53_n_0,
      DOB => RAM_reg_384_447_51_53_n_1,
      DOC => RAM_reg_384_447_51_53_n_2,
      DOD => NLW_RAM_reg_384_447_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_384_447_54_56_n_0,
      DOB => RAM_reg_384_447_54_56_n_1,
      DOC => RAM_reg_384_447_54_56_n_2,
      DOD => NLW_RAM_reg_384_447_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_384_447_57_59_n_0,
      DOB => RAM_reg_384_447_57_59_n_1,
      DOC => RAM_reg_384_447_57_59_n_2,
      DOD => NLW_RAM_reg_384_447_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_384_447_60_62_n_0,
      DOB => RAM_reg_384_447_60_62_n_1,
      DOC => RAM_reg_384_447_60_62_n_2,
      DOD => NLW_RAM_reg_384_447_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_384_447_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_384_447_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_384_447_6_8_n_0,
      DOB => RAM_reg_384_447_6_8_n_1,
      DOC => RAM_reg_384_447_6_8_n_2,
      DOD => NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_384_447_9_11_n_0,
      DOB => RAM_reg_384_447_9_11_n_1,
      DOC => RAM_reg_384_447_9_11_n_2,
      DOD => NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[9]_0\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_448_511_12_14_n_0,
      DOB => RAM_reg_448_511_12_14_n_1,
      DOC => RAM_reg_448_511_12_14_n_2,
      DOD => NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_448_511_15_17_n_0,
      DOB => RAM_reg_448_511_15_17_n_1,
      DOC => RAM_reg_448_511_15_17_n_2,
      DOD => NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_448_511_18_20_n_0,
      DOB => RAM_reg_448_511_18_20_n_1,
      DOC => RAM_reg_448_511_18_20_n_2,
      DOD => NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_448_511_21_23_n_0,
      DOB => RAM_reg_448_511_21_23_n_1,
      DOC => RAM_reg_448_511_21_23_n_2,
      DOD => NLW_RAM_reg_448_511_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_448_511_24_26_n_0,
      DOB => RAM_reg_448_511_24_26_n_1,
      DOC => RAM_reg_448_511_24_26_n_2,
      DOD => NLW_RAM_reg_448_511_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_448_511_27_29_n_0,
      DOB => RAM_reg_448_511_27_29_n_1,
      DOC => RAM_reg_448_511_27_29_n_2,
      DOD => NLW_RAM_reg_448_511_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_448_511_30_32_n_0,
      DOB => RAM_reg_448_511_30_32_n_1,
      DOC => RAM_reg_448_511_30_32_n_2,
      DOD => NLW_RAM_reg_448_511_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_448_511_33_35_n_0,
      DOB => RAM_reg_448_511_33_35_n_1,
      DOC => RAM_reg_448_511_33_35_n_2,
      DOD => NLW_RAM_reg_448_511_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_448_511_36_38_n_0,
      DOB => RAM_reg_448_511_36_38_n_1,
      DOC => RAM_reg_448_511_36_38_n_2,
      DOD => NLW_RAM_reg_448_511_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_448_511_39_41_n_0,
      DOB => RAM_reg_448_511_39_41_n_1,
      DOC => RAM_reg_448_511_39_41_n_2,
      DOD => NLW_RAM_reg_448_511_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_448_511_3_5_n_0,
      DOB => RAM_reg_448_511_3_5_n_1,
      DOC => RAM_reg_448_511_3_5_n_2,
      DOD => NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_448_511_42_44_n_0,
      DOB => RAM_reg_448_511_42_44_n_1,
      DOC => RAM_reg_448_511_42_44_n_2,
      DOD => NLW_RAM_reg_448_511_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_448_511_45_47_n_0,
      DOB => RAM_reg_448_511_45_47_n_1,
      DOC => RAM_reg_448_511_45_47_n_2,
      DOD => NLW_RAM_reg_448_511_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_448_511_48_50_n_0,
      DOB => RAM_reg_448_511_48_50_n_1,
      DOC => RAM_reg_448_511_48_50_n_2,
      DOD => NLW_RAM_reg_448_511_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_448_511_51_53_n_0,
      DOB => RAM_reg_448_511_51_53_n_1,
      DOC => RAM_reg_448_511_51_53_n_2,
      DOD => NLW_RAM_reg_448_511_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_448_511_54_56_n_0,
      DOB => RAM_reg_448_511_54_56_n_1,
      DOC => RAM_reg_448_511_54_56_n_2,
      DOD => NLW_RAM_reg_448_511_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_448_511_57_59_n_0,
      DOB => RAM_reg_448_511_57_59_n_1,
      DOC => RAM_reg_448_511_57_59_n_2,
      DOD => NLW_RAM_reg_448_511_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_448_511_60_62_n_0,
      DOB => RAM_reg_448_511_60_62_n_1,
      DOC => RAM_reg_448_511_60_62_n_2,
      DOD => NLW_RAM_reg_448_511_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_448_511_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_448_511_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_448_511_6_8_n_0,
      DOB => RAM_reg_448_511_6_8_n_1,
      DOC => RAM_reg_448_511_6_8_n_2,
      DOD => NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_448_511_9_11_n_0,
      DOB => RAM_reg_448_511_9_11_n_1,
      DOC => RAM_reg_448_511_9_11_n_2,
      DOD => NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_1\
    );
RAM_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_512_575_0_2_n_0,
      DOB => RAM_reg_512_575_0_2_n_1,
      DOC => RAM_reg_512_575_0_2_n_2,
      DOD => NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_512_575_12_14_n_0,
      DOB => RAM_reg_512_575_12_14_n_1,
      DOC => RAM_reg_512_575_12_14_n_2,
      DOD => NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_512_575_15_17_n_0,
      DOB => RAM_reg_512_575_15_17_n_1,
      DOC => RAM_reg_512_575_15_17_n_2,
      DOD => NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_512_575_18_20_n_0,
      DOB => RAM_reg_512_575_18_20_n_1,
      DOC => RAM_reg_512_575_18_20_n_2,
      DOD => NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_512_575_21_23_n_0,
      DOB => RAM_reg_512_575_21_23_n_1,
      DOC => RAM_reg_512_575_21_23_n_2,
      DOD => NLW_RAM_reg_512_575_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_512_575_24_26_n_0,
      DOB => RAM_reg_512_575_24_26_n_1,
      DOC => RAM_reg_512_575_24_26_n_2,
      DOD => NLW_RAM_reg_512_575_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_512_575_27_29_n_0,
      DOB => RAM_reg_512_575_27_29_n_1,
      DOC => RAM_reg_512_575_27_29_n_2,
      DOD => NLW_RAM_reg_512_575_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_512_575_30_32_n_0,
      DOB => RAM_reg_512_575_30_32_n_1,
      DOC => RAM_reg_512_575_30_32_n_2,
      DOD => NLW_RAM_reg_512_575_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_512_575_33_35_n_0,
      DOB => RAM_reg_512_575_33_35_n_1,
      DOC => RAM_reg_512_575_33_35_n_2,
      DOD => NLW_RAM_reg_512_575_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_512_575_36_38_n_0,
      DOB => RAM_reg_512_575_36_38_n_1,
      DOC => RAM_reg_512_575_36_38_n_2,
      DOD => NLW_RAM_reg_512_575_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_512_575_39_41_n_0,
      DOB => RAM_reg_512_575_39_41_n_1,
      DOC => RAM_reg_512_575_39_41_n_2,
      DOD => NLW_RAM_reg_512_575_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_512_575_3_5_n_0,
      DOB => RAM_reg_512_575_3_5_n_1,
      DOC => RAM_reg_512_575_3_5_n_2,
      DOD => NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_512_575_42_44_n_0,
      DOB => RAM_reg_512_575_42_44_n_1,
      DOC => RAM_reg_512_575_42_44_n_2,
      DOD => NLW_RAM_reg_512_575_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_512_575_45_47_n_0,
      DOB => RAM_reg_512_575_45_47_n_1,
      DOC => RAM_reg_512_575_45_47_n_2,
      DOD => NLW_RAM_reg_512_575_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_512_575_48_50_n_0,
      DOB => RAM_reg_512_575_48_50_n_1,
      DOC => RAM_reg_512_575_48_50_n_2,
      DOD => NLW_RAM_reg_512_575_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_512_575_51_53_n_0,
      DOB => RAM_reg_512_575_51_53_n_1,
      DOC => RAM_reg_512_575_51_53_n_2,
      DOD => NLW_RAM_reg_512_575_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_512_575_54_56_n_0,
      DOB => RAM_reg_512_575_54_56_n_1,
      DOC => RAM_reg_512_575_54_56_n_2,
      DOD => NLW_RAM_reg_512_575_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_512_575_57_59_n_0,
      DOB => RAM_reg_512_575_57_59_n_1,
      DOC => RAM_reg_512_575_57_59_n_2,
      DOD => NLW_RAM_reg_512_575_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_512_575_60_62_n_0,
      DOB => RAM_reg_512_575_60_62_n_1,
      DOC => RAM_reg_512_575_60_62_n_2,
      DOD => NLW_RAM_reg_512_575_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_512_575_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_512_575_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_512_575_6_8_n_0,
      DOB => RAM_reg_512_575_6_8_n_1,
      DOC => RAM_reg_512_575_6_8_n_2,
      DOD => NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_512_575_9_11_n_0,
      DOB => RAM_reg_512_575_9_11_n_1,
      DOC => RAM_reg_512_575_9_11_n_2,
      DOD => NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_0\
    );
RAM_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_576_639_0_2_n_0,
      DOB => RAM_reg_576_639_0_2_n_1,
      DOC => RAM_reg_576_639_0_2_n_2,
      DOD => NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_576_639_12_14_n_0,
      DOB => RAM_reg_576_639_12_14_n_1,
      DOC => RAM_reg_576_639_12_14_n_2,
      DOD => NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_576_639_15_17_n_0,
      DOB => RAM_reg_576_639_15_17_n_1,
      DOC => RAM_reg_576_639_15_17_n_2,
      DOD => NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_576_639_18_20_n_0,
      DOB => RAM_reg_576_639_18_20_n_1,
      DOC => RAM_reg_576_639_18_20_n_2,
      DOD => NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_576_639_21_23_n_0,
      DOB => RAM_reg_576_639_21_23_n_1,
      DOC => RAM_reg_576_639_21_23_n_2,
      DOD => NLW_RAM_reg_576_639_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_576_639_24_26_n_0,
      DOB => RAM_reg_576_639_24_26_n_1,
      DOC => RAM_reg_576_639_24_26_n_2,
      DOD => NLW_RAM_reg_576_639_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_576_639_27_29_n_0,
      DOB => RAM_reg_576_639_27_29_n_1,
      DOC => RAM_reg_576_639_27_29_n_2,
      DOD => NLW_RAM_reg_576_639_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_576_639_30_32_n_0,
      DOB => RAM_reg_576_639_30_32_n_1,
      DOC => RAM_reg_576_639_30_32_n_2,
      DOD => NLW_RAM_reg_576_639_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_576_639_33_35_n_0,
      DOB => RAM_reg_576_639_33_35_n_1,
      DOC => RAM_reg_576_639_33_35_n_2,
      DOD => NLW_RAM_reg_576_639_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_576_639_36_38_n_0,
      DOB => RAM_reg_576_639_36_38_n_1,
      DOC => RAM_reg_576_639_36_38_n_2,
      DOD => NLW_RAM_reg_576_639_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_576_639_39_41_n_0,
      DOB => RAM_reg_576_639_39_41_n_1,
      DOC => RAM_reg_576_639_39_41_n_2,
      DOD => NLW_RAM_reg_576_639_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_576_639_3_5_n_0,
      DOB => RAM_reg_576_639_3_5_n_1,
      DOC => RAM_reg_576_639_3_5_n_2,
      DOD => NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_576_639_42_44_n_0,
      DOB => RAM_reg_576_639_42_44_n_1,
      DOC => RAM_reg_576_639_42_44_n_2,
      DOD => NLW_RAM_reg_576_639_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_576_639_45_47_n_0,
      DOB => RAM_reg_576_639_45_47_n_1,
      DOC => RAM_reg_576_639_45_47_n_2,
      DOD => NLW_RAM_reg_576_639_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_576_639_48_50_n_0,
      DOB => RAM_reg_576_639_48_50_n_1,
      DOC => RAM_reg_576_639_48_50_n_2,
      DOD => NLW_RAM_reg_576_639_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_576_639_51_53_n_0,
      DOB => RAM_reg_576_639_51_53_n_1,
      DOC => RAM_reg_576_639_51_53_n_2,
      DOD => NLW_RAM_reg_576_639_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_576_639_54_56_n_0,
      DOB => RAM_reg_576_639_54_56_n_1,
      DOC => RAM_reg_576_639_54_56_n_2,
      DOD => NLW_RAM_reg_576_639_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_576_639_57_59_n_0,
      DOB => RAM_reg_576_639_57_59_n_1,
      DOC => RAM_reg_576_639_57_59_n_2,
      DOD => NLW_RAM_reg_576_639_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_576_639_60_62_n_0,
      DOB => RAM_reg_576_639_60_62_n_1,
      DOC => RAM_reg_576_639_60_62_n_2,
      DOD => NLW_RAM_reg_576_639_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_576_639_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_576_639_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_576_639_6_8_n_0,
      DOB => RAM_reg_576_639_6_8_n_1,
      DOC => RAM_reg_576_639_6_8_n_2,
      DOD => NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_576_639_9_11_n_0,
      DOB => RAM_reg_576_639_9_11_n_1,
      DOC => RAM_reg_576_639_9_11_n_2,
      DOD => NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_2\
    );
RAM_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_640_703_0_2_n_0,
      DOB => RAM_reg_640_703_0_2_n_1,
      DOC => RAM_reg_640_703_0_2_n_2,
      DOD => NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_640_703_12_14_n_0,
      DOB => RAM_reg_640_703_12_14_n_1,
      DOC => RAM_reg_640_703_12_14_n_2,
      DOD => NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_640_703_15_17_n_0,
      DOB => RAM_reg_640_703_15_17_n_1,
      DOC => RAM_reg_640_703_15_17_n_2,
      DOD => NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_640_703_18_20_n_0,
      DOB => RAM_reg_640_703_18_20_n_1,
      DOC => RAM_reg_640_703_18_20_n_2,
      DOD => NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_640_703_21_23_n_0,
      DOB => RAM_reg_640_703_21_23_n_1,
      DOC => RAM_reg_640_703_21_23_n_2,
      DOD => NLW_RAM_reg_640_703_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_640_703_24_26_n_0,
      DOB => RAM_reg_640_703_24_26_n_1,
      DOC => RAM_reg_640_703_24_26_n_2,
      DOD => NLW_RAM_reg_640_703_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_640_703_27_29_n_0,
      DOB => RAM_reg_640_703_27_29_n_1,
      DOC => RAM_reg_640_703_27_29_n_2,
      DOD => NLW_RAM_reg_640_703_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_640_703_30_32_n_0,
      DOB => RAM_reg_640_703_30_32_n_1,
      DOC => RAM_reg_640_703_30_32_n_2,
      DOD => NLW_RAM_reg_640_703_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_640_703_33_35_n_0,
      DOB => RAM_reg_640_703_33_35_n_1,
      DOC => RAM_reg_640_703_33_35_n_2,
      DOD => NLW_RAM_reg_640_703_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_640_703_36_38_n_0,
      DOB => RAM_reg_640_703_36_38_n_1,
      DOC => RAM_reg_640_703_36_38_n_2,
      DOD => NLW_RAM_reg_640_703_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_640_703_39_41_n_0,
      DOB => RAM_reg_640_703_39_41_n_1,
      DOC => RAM_reg_640_703_39_41_n_2,
      DOD => NLW_RAM_reg_640_703_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_640_703_3_5_n_0,
      DOB => RAM_reg_640_703_3_5_n_1,
      DOC => RAM_reg_640_703_3_5_n_2,
      DOD => NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_640_703_42_44_n_0,
      DOB => RAM_reg_640_703_42_44_n_1,
      DOC => RAM_reg_640_703_42_44_n_2,
      DOD => NLW_RAM_reg_640_703_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_640_703_45_47_n_0,
      DOB => RAM_reg_640_703_45_47_n_1,
      DOC => RAM_reg_640_703_45_47_n_2,
      DOD => NLW_RAM_reg_640_703_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_640_703_48_50_n_0,
      DOB => RAM_reg_640_703_48_50_n_1,
      DOC => RAM_reg_640_703_48_50_n_2,
      DOD => NLW_RAM_reg_640_703_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_640_703_51_53_n_0,
      DOB => RAM_reg_640_703_51_53_n_1,
      DOC => RAM_reg_640_703_51_53_n_2,
      DOD => NLW_RAM_reg_640_703_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_640_703_54_56_n_0,
      DOB => RAM_reg_640_703_54_56_n_1,
      DOC => RAM_reg_640_703_54_56_n_2,
      DOD => NLW_RAM_reg_640_703_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_640_703_57_59_n_0,
      DOB => RAM_reg_640_703_57_59_n_1,
      DOC => RAM_reg_640_703_57_59_n_2,
      DOD => NLW_RAM_reg_640_703_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_640_703_60_62_n_0,
      DOB => RAM_reg_640_703_60_62_n_1,
      DOC => RAM_reg_640_703_60_62_n_2,
      DOD => NLW_RAM_reg_640_703_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_640_703_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_640_703_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_640_703_6_8_n_0,
      DOB => RAM_reg_640_703_6_8_n_1,
      DOC => RAM_reg_640_703_6_8_n_2,
      DOD => NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_640_703_9_11_n_0,
      DOB => RAM_reg_640_703_9_11_n_1,
      DOC => RAM_reg_640_703_9_11_n_2,
      DOD => NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_64_127_15_17_n_0,
      DOB => RAM_reg_64_127_15_17_n_1,
      DOC => RAM_reg_64_127_15_17_n_2,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_64_127_18_20_n_0,
      DOB => RAM_reg_64_127_18_20_n_1,
      DOC => RAM_reg_64_127_18_20_n_2,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_64_127_21_23_n_0,
      DOB => RAM_reg_64_127_21_23_n_1,
      DOC => RAM_reg_64_127_21_23_n_2,
      DOD => NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_64_127_24_26_n_0,
      DOB => RAM_reg_64_127_24_26_n_1,
      DOC => RAM_reg_64_127_24_26_n_2,
      DOD => NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_64_127_27_29_n_0,
      DOB => RAM_reg_64_127_27_29_n_1,
      DOC => RAM_reg_64_127_27_29_n_2,
      DOD => NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_64_127_30_32_n_0,
      DOB => RAM_reg_64_127_30_32_n_1,
      DOC => RAM_reg_64_127_30_32_n_2,
      DOD => NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_64_127_33_35_n_0,
      DOB => RAM_reg_64_127_33_35_n_1,
      DOC => RAM_reg_64_127_33_35_n_2,
      DOD => NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_64_127_36_38_n_0,
      DOB => RAM_reg_64_127_36_38_n_1,
      DOC => RAM_reg_64_127_36_38_n_2,
      DOD => NLW_RAM_reg_64_127_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_64_127_39_41_n_0,
      DOB => RAM_reg_64_127_39_41_n_1,
      DOC => RAM_reg_64_127_39_41_n_2,
      DOD => NLW_RAM_reg_64_127_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_64_127_42_44_n_0,
      DOB => RAM_reg_64_127_42_44_n_1,
      DOC => RAM_reg_64_127_42_44_n_2,
      DOD => NLW_RAM_reg_64_127_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_64_127_45_47_n_0,
      DOB => RAM_reg_64_127_45_47_n_1,
      DOC => RAM_reg_64_127_45_47_n_2,
      DOD => NLW_RAM_reg_64_127_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_64_127_48_50_n_0,
      DOB => RAM_reg_64_127_48_50_n_1,
      DOC => RAM_reg_64_127_48_50_n_2,
      DOD => NLW_RAM_reg_64_127_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_64_127_51_53_n_0,
      DOB => RAM_reg_64_127_51_53_n_1,
      DOC => RAM_reg_64_127_51_53_n_2,
      DOD => NLW_RAM_reg_64_127_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_64_127_54_56_n_0,
      DOB => RAM_reg_64_127_54_56_n_1,
      DOC => RAM_reg_64_127_54_56_n_2,
      DOD => NLW_RAM_reg_64_127_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_64_127_57_59_n_0,
      DOB => RAM_reg_64_127_57_59_n_1,
      DOC => RAM_reg_64_127_57_59_n_2,
      DOD => NLW_RAM_reg_64_127_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_64_127_60_62_n_0,
      DOB => RAM_reg_64_127_60_62_n_1,
      DOC => RAM_reg_64_127_60_62_n_2,
      DOD => NLW_RAM_reg_64_127_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_64_127_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_64_127_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_704_767_0_2_n_0,
      DOB => RAM_reg_704_767_0_2_n_1,
      DOC => RAM_reg_704_767_0_2_n_2,
      DOD => NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_704_767_12_14_n_0,
      DOB => RAM_reg_704_767_12_14_n_1,
      DOC => RAM_reg_704_767_12_14_n_2,
      DOD => NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_704_767_15_17_n_0,
      DOB => RAM_reg_704_767_15_17_n_1,
      DOC => RAM_reg_704_767_15_17_n_2,
      DOD => NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_704_767_18_20_n_0,
      DOB => RAM_reg_704_767_18_20_n_1,
      DOC => RAM_reg_704_767_18_20_n_2,
      DOD => NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_704_767_21_23_n_0,
      DOB => RAM_reg_704_767_21_23_n_1,
      DOC => RAM_reg_704_767_21_23_n_2,
      DOD => NLW_RAM_reg_704_767_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_704_767_24_26_n_0,
      DOB => RAM_reg_704_767_24_26_n_1,
      DOC => RAM_reg_704_767_24_26_n_2,
      DOD => NLW_RAM_reg_704_767_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_704_767_27_29_n_0,
      DOB => RAM_reg_704_767_27_29_n_1,
      DOC => RAM_reg_704_767_27_29_n_2,
      DOD => NLW_RAM_reg_704_767_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_704_767_30_32_n_0,
      DOB => RAM_reg_704_767_30_32_n_1,
      DOC => RAM_reg_704_767_30_32_n_2,
      DOD => NLW_RAM_reg_704_767_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_704_767_33_35_n_0,
      DOB => RAM_reg_704_767_33_35_n_1,
      DOC => RAM_reg_704_767_33_35_n_2,
      DOD => NLW_RAM_reg_704_767_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_704_767_36_38_n_0,
      DOB => RAM_reg_704_767_36_38_n_1,
      DOC => RAM_reg_704_767_36_38_n_2,
      DOD => NLW_RAM_reg_704_767_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_704_767_39_41_n_0,
      DOB => RAM_reg_704_767_39_41_n_1,
      DOC => RAM_reg_704_767_39_41_n_2,
      DOD => NLW_RAM_reg_704_767_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_704_767_3_5_n_0,
      DOB => RAM_reg_704_767_3_5_n_1,
      DOC => RAM_reg_704_767_3_5_n_2,
      DOD => NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_704_767_42_44_n_0,
      DOB => RAM_reg_704_767_42_44_n_1,
      DOC => RAM_reg_704_767_42_44_n_2,
      DOD => NLW_RAM_reg_704_767_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_704_767_45_47_n_0,
      DOB => RAM_reg_704_767_45_47_n_1,
      DOC => RAM_reg_704_767_45_47_n_2,
      DOD => NLW_RAM_reg_704_767_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_704_767_48_50_n_0,
      DOB => RAM_reg_704_767_48_50_n_1,
      DOC => RAM_reg_704_767_48_50_n_2,
      DOD => NLW_RAM_reg_704_767_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_704_767_51_53_n_0,
      DOB => RAM_reg_704_767_51_53_n_1,
      DOC => RAM_reg_704_767_51_53_n_2,
      DOD => NLW_RAM_reg_704_767_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_704_767_54_56_n_0,
      DOB => RAM_reg_704_767_54_56_n_1,
      DOC => RAM_reg_704_767_54_56_n_2,
      DOD => NLW_RAM_reg_704_767_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_704_767_57_59_n_0,
      DOB => RAM_reg_704_767_57_59_n_1,
      DOC => RAM_reg_704_767_57_59_n_2,
      DOD => NLW_RAM_reg_704_767_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_704_767_60_62_n_0,
      DOB => RAM_reg_704_767_60_62_n_1,
      DOC => RAM_reg_704_767_60_62_n_2,
      DOD => NLW_RAM_reg_704_767_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_704_767_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_704_767_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_704_767_6_8_n_0,
      DOB => RAM_reg_704_767_6_8_n_1,
      DOC => RAM_reg_704_767_6_8_n_2,
      DOD => NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_704_767_9_11_n_0,
      DOB => RAM_reg_704_767_9_11_n_1,
      DOC => RAM_reg_704_767_9_11_n_2,
      DOD => NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_3\
    );
RAM_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_768_831_0_2_n_0,
      DOB => RAM_reg_768_831_0_2_n_1,
      DOC => RAM_reg_768_831_0_2_n_2,
      DOD => NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_768_831_12_14_n_0,
      DOB => RAM_reg_768_831_12_14_n_1,
      DOC => RAM_reg_768_831_12_14_n_2,
      DOD => NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_768_831_15_17_n_0,
      DOB => RAM_reg_768_831_15_17_n_1,
      DOC => RAM_reg_768_831_15_17_n_2,
      DOD => NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_768_831_18_20_n_0,
      DOB => RAM_reg_768_831_18_20_n_1,
      DOC => RAM_reg_768_831_18_20_n_2,
      DOD => NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_768_831_21_23_n_0,
      DOB => RAM_reg_768_831_21_23_n_1,
      DOC => RAM_reg_768_831_21_23_n_2,
      DOD => NLW_RAM_reg_768_831_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_768_831_24_26_n_0,
      DOB => RAM_reg_768_831_24_26_n_1,
      DOC => RAM_reg_768_831_24_26_n_2,
      DOD => NLW_RAM_reg_768_831_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_768_831_27_29_n_0,
      DOB => RAM_reg_768_831_27_29_n_1,
      DOC => RAM_reg_768_831_27_29_n_2,
      DOD => NLW_RAM_reg_768_831_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_768_831_30_32_n_0,
      DOB => RAM_reg_768_831_30_32_n_1,
      DOC => RAM_reg_768_831_30_32_n_2,
      DOD => NLW_RAM_reg_768_831_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_768_831_33_35_n_0,
      DOB => RAM_reg_768_831_33_35_n_1,
      DOC => RAM_reg_768_831_33_35_n_2,
      DOD => NLW_RAM_reg_768_831_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_768_831_36_38_n_0,
      DOB => RAM_reg_768_831_36_38_n_1,
      DOC => RAM_reg_768_831_36_38_n_2,
      DOD => NLW_RAM_reg_768_831_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_768_831_39_41_n_0,
      DOB => RAM_reg_768_831_39_41_n_1,
      DOC => RAM_reg_768_831_39_41_n_2,
      DOD => NLW_RAM_reg_768_831_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_768_831_3_5_n_0,
      DOB => RAM_reg_768_831_3_5_n_1,
      DOC => RAM_reg_768_831_3_5_n_2,
      DOD => NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_768_831_42_44_n_0,
      DOB => RAM_reg_768_831_42_44_n_1,
      DOC => RAM_reg_768_831_42_44_n_2,
      DOD => NLW_RAM_reg_768_831_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_768_831_45_47_n_0,
      DOB => RAM_reg_768_831_45_47_n_1,
      DOC => RAM_reg_768_831_45_47_n_2,
      DOD => NLW_RAM_reg_768_831_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_768_831_48_50_n_0,
      DOB => RAM_reg_768_831_48_50_n_1,
      DOC => RAM_reg_768_831_48_50_n_2,
      DOD => NLW_RAM_reg_768_831_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_768_831_51_53_n_0,
      DOB => RAM_reg_768_831_51_53_n_1,
      DOC => RAM_reg_768_831_51_53_n_2,
      DOD => NLW_RAM_reg_768_831_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_768_831_54_56_n_0,
      DOB => RAM_reg_768_831_54_56_n_1,
      DOC => RAM_reg_768_831_54_56_n_2,
      DOD => NLW_RAM_reg_768_831_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_768_831_57_59_n_0,
      DOB => RAM_reg_768_831_57_59_n_1,
      DOC => RAM_reg_768_831_57_59_n_2,
      DOD => NLW_RAM_reg_768_831_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_768_831_60_62_n_0,
      DOB => RAM_reg_768_831_60_62_n_1,
      DOC => RAM_reg_768_831_60_62_n_2,
      DOD => NLW_RAM_reg_768_831_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_768_831_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_768_831_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_768_831_6_8_n_0,
      DOB => RAM_reg_768_831_6_8_n_1,
      DOC => RAM_reg_768_831_6_8_n_2,
      DOD => NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_768_831_9_11_n_0,
      DOB => RAM_reg_768_831_9_11_n_1,
      DOC => RAM_reg_768_831_9_11_n_2,
      DOD => NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_2\
    );
RAM_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_832_895_0_2_n_0,
      DOB => RAM_reg_832_895_0_2_n_1,
      DOC => RAM_reg_832_895_0_2_n_2,
      DOD => NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_832_895_12_14_n_0,
      DOB => RAM_reg_832_895_12_14_n_1,
      DOC => RAM_reg_832_895_12_14_n_2,
      DOD => NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_832_895_15_17_n_0,
      DOB => RAM_reg_832_895_15_17_n_1,
      DOC => RAM_reg_832_895_15_17_n_2,
      DOD => NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_832_895_18_20_n_0,
      DOB => RAM_reg_832_895_18_20_n_1,
      DOC => RAM_reg_832_895_18_20_n_2,
      DOD => NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_832_895_21_23_n_0,
      DOB => RAM_reg_832_895_21_23_n_1,
      DOC => RAM_reg_832_895_21_23_n_2,
      DOD => NLW_RAM_reg_832_895_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_832_895_24_26_n_0,
      DOB => RAM_reg_832_895_24_26_n_1,
      DOC => RAM_reg_832_895_24_26_n_2,
      DOD => NLW_RAM_reg_832_895_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_832_895_27_29_n_0,
      DOB => RAM_reg_832_895_27_29_n_1,
      DOC => RAM_reg_832_895_27_29_n_2,
      DOD => NLW_RAM_reg_832_895_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_832_895_30_32_n_0,
      DOB => RAM_reg_832_895_30_32_n_1,
      DOC => RAM_reg_832_895_30_32_n_2,
      DOD => NLW_RAM_reg_832_895_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_832_895_33_35_n_0,
      DOB => RAM_reg_832_895_33_35_n_1,
      DOC => RAM_reg_832_895_33_35_n_2,
      DOD => NLW_RAM_reg_832_895_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_832_895_36_38_n_0,
      DOB => RAM_reg_832_895_36_38_n_1,
      DOC => RAM_reg_832_895_36_38_n_2,
      DOD => NLW_RAM_reg_832_895_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_832_895_39_41_n_0,
      DOB => RAM_reg_832_895_39_41_n_1,
      DOC => RAM_reg_832_895_39_41_n_2,
      DOD => NLW_RAM_reg_832_895_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_832_895_3_5_n_0,
      DOB => RAM_reg_832_895_3_5_n_1,
      DOC => RAM_reg_832_895_3_5_n_2,
      DOD => NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_832_895_42_44_n_0,
      DOB => RAM_reg_832_895_42_44_n_1,
      DOC => RAM_reg_832_895_42_44_n_2,
      DOD => NLW_RAM_reg_832_895_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_832_895_45_47_n_0,
      DOB => RAM_reg_832_895_45_47_n_1,
      DOC => RAM_reg_832_895_45_47_n_2,
      DOD => NLW_RAM_reg_832_895_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_832_895_48_50_n_0,
      DOB => RAM_reg_832_895_48_50_n_1,
      DOC => RAM_reg_832_895_48_50_n_2,
      DOD => NLW_RAM_reg_832_895_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_832_895_51_53_n_0,
      DOB => RAM_reg_832_895_51_53_n_1,
      DOC => RAM_reg_832_895_51_53_n_2,
      DOD => NLW_RAM_reg_832_895_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_832_895_54_56_n_0,
      DOB => RAM_reg_832_895_54_56_n_1,
      DOC => RAM_reg_832_895_54_56_n_2,
      DOD => NLW_RAM_reg_832_895_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_832_895_57_59_n_0,
      DOB => RAM_reg_832_895_57_59_n_1,
      DOC => RAM_reg_832_895_57_59_n_2,
      DOD => NLW_RAM_reg_832_895_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_832_895_60_62_n_0,
      DOB => RAM_reg_832_895_60_62_n_1,
      DOC => RAM_reg_832_895_60_62_n_2,
      DOD => NLW_RAM_reg_832_895_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_832_895_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_832_895_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_832_895_6_8_n_0,
      DOB => RAM_reg_832_895_6_8_n_1,
      DOC => RAM_reg_832_895_6_8_n_2,
      DOD => NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_832_895_9_11_n_0,
      DOB => RAM_reg_832_895_9_11_n_1,
      DOC => RAM_reg_832_895_9_11_n_2,
      DOD => NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_4\
    );
RAM_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_896_959_0_2_n_0,
      DOB => RAM_reg_896_959_0_2_n_1,
      DOC => RAM_reg_896_959_0_2_n_2,
      DOD => NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_896_959_12_14_n_0,
      DOB => RAM_reg_896_959_12_14_n_1,
      DOC => RAM_reg_896_959_12_14_n_2,
      DOD => NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_896_959_15_17_n_0,
      DOB => RAM_reg_896_959_15_17_n_1,
      DOC => RAM_reg_896_959_15_17_n_2,
      DOD => NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_896_959_18_20_n_0,
      DOB => RAM_reg_896_959_18_20_n_1,
      DOC => RAM_reg_896_959_18_20_n_2,
      DOD => NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_896_959_21_23_n_0,
      DOB => RAM_reg_896_959_21_23_n_1,
      DOC => RAM_reg_896_959_21_23_n_2,
      DOD => NLW_RAM_reg_896_959_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_896_959_24_26_n_0,
      DOB => RAM_reg_896_959_24_26_n_1,
      DOC => RAM_reg_896_959_24_26_n_2,
      DOD => NLW_RAM_reg_896_959_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_896_959_27_29_n_0,
      DOB => RAM_reg_896_959_27_29_n_1,
      DOC => RAM_reg_896_959_27_29_n_2,
      DOD => NLW_RAM_reg_896_959_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_896_959_30_32_n_0,
      DOB => RAM_reg_896_959_30_32_n_1,
      DOC => RAM_reg_896_959_30_32_n_2,
      DOD => NLW_RAM_reg_896_959_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_896_959_33_35_n_0,
      DOB => RAM_reg_896_959_33_35_n_1,
      DOC => RAM_reg_896_959_33_35_n_2,
      DOD => NLW_RAM_reg_896_959_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_896_959_36_38_n_0,
      DOB => RAM_reg_896_959_36_38_n_1,
      DOC => RAM_reg_896_959_36_38_n_2,
      DOD => NLW_RAM_reg_896_959_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_896_959_39_41_n_0,
      DOB => RAM_reg_896_959_39_41_n_1,
      DOC => RAM_reg_896_959_39_41_n_2,
      DOD => NLW_RAM_reg_896_959_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_896_959_3_5_n_0,
      DOB => RAM_reg_896_959_3_5_n_1,
      DOC => RAM_reg_896_959_3_5_n_2,
      DOD => NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_896_959_42_44_n_0,
      DOB => RAM_reg_896_959_42_44_n_1,
      DOC => RAM_reg_896_959_42_44_n_2,
      DOD => NLW_RAM_reg_896_959_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_896_959_45_47_n_0,
      DOB => RAM_reg_896_959_45_47_n_1,
      DOC => RAM_reg_896_959_45_47_n_2,
      DOD => NLW_RAM_reg_896_959_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_896_959_48_50_n_0,
      DOB => RAM_reg_896_959_48_50_n_1,
      DOC => RAM_reg_896_959_48_50_n_2,
      DOD => NLW_RAM_reg_896_959_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_896_959_51_53_n_0,
      DOB => RAM_reg_896_959_51_53_n_1,
      DOC => RAM_reg_896_959_51_53_n_2,
      DOD => NLW_RAM_reg_896_959_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_896_959_54_56_n_0,
      DOB => RAM_reg_896_959_54_56_n_1,
      DOC => RAM_reg_896_959_54_56_n_2,
      DOD => NLW_RAM_reg_896_959_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_896_959_57_59_n_0,
      DOB => RAM_reg_896_959_57_59_n_1,
      DOC => RAM_reg_896_959_57_59_n_2,
      DOD => NLW_RAM_reg_896_959_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_896_959_60_62_n_0,
      DOB => RAM_reg_896_959_60_62_n_1,
      DOC => RAM_reg_896_959_60_62_n_2,
      DOD => NLW_RAM_reg_896_959_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_896_959_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_896_959_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_896_959_6_8_n_0,
      DOB => RAM_reg_896_959_6_8_n_1,
      DOC => RAM_reg_896_959_6_8_n_2,
      DOD => NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_896_959_9_11_n_0,
      DOB => RAM_reg_896_959_9_11_n_1,
      DOC => RAM_reg_896_959_9_11_n_2,
      DOD => NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[8]_3\
    );
RAM_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_960_1023_0_2_n_0,
      DOB => RAM_reg_960_1023_0_2_n_1,
      DOC => RAM_reg_960_1023_0_2_n_2,
      DOD => NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_960_1023_12_14_n_0,
      DOB => RAM_reg_960_1023_12_14_n_1,
      DOC => RAM_reg_960_1023_12_14_n_2,
      DOD => NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(15),
      DIB => din(16),
      DIC => din(17),
      DID => '0',
      DOA => RAM_reg_960_1023_15_17_n_0,
      DOB => RAM_reg_960_1023_15_17_n_1,
      DOC => RAM_reg_960_1023_15_17_n_2,
      DOD => NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(18),
      DIB => din(19),
      DIC => din(20),
      DID => '0',
      DOA => RAM_reg_960_1023_18_20_n_0,
      DOB => RAM_reg_960_1023_18_20_n_1,
      DOC => RAM_reg_960_1023_18_20_n_2,
      DOD => NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(21),
      DIB => din(22),
      DIC => din(23),
      DID => '0',
      DOA => RAM_reg_960_1023_21_23_n_0,
      DOB => RAM_reg_960_1023_21_23_n_1,
      DOC => RAM_reg_960_1023_21_23_n_2,
      DOD => NLW_RAM_reg_960_1023_21_23_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(24),
      DIB => din(25),
      DIC => din(26),
      DID => '0',
      DOA => RAM_reg_960_1023_24_26_n_0,
      DOB => RAM_reg_960_1023_24_26_n_1,
      DOC => RAM_reg_960_1023_24_26_n_2,
      DOD => NLW_RAM_reg_960_1023_24_26_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(27),
      DIB => din(28),
      DIC => din(29),
      DID => '0',
      DOA => RAM_reg_960_1023_27_29_n_0,
      DOB => RAM_reg_960_1023_27_29_n_1,
      DOC => RAM_reg_960_1023_27_29_n_2,
      DOD => NLW_RAM_reg_960_1023_27_29_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_30_32: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(30),
      DIB => din(31),
      DIC => din(32),
      DID => '0',
      DOA => RAM_reg_960_1023_30_32_n_0,
      DOB => RAM_reg_960_1023_30_32_n_1,
      DOC => RAM_reg_960_1023_30_32_n_2,
      DOD => NLW_RAM_reg_960_1023_30_32_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_33_35: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(33),
      DIB => din(34),
      DIC => din(35),
      DID => '0',
      DOA => RAM_reg_960_1023_33_35_n_0,
      DOB => RAM_reg_960_1023_33_35_n_1,
      DOC => RAM_reg_960_1023_33_35_n_2,
      DOD => NLW_RAM_reg_960_1023_33_35_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_36_38: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(36),
      DIB => din(37),
      DIC => din(38),
      DID => '0',
      DOA => RAM_reg_960_1023_36_38_n_0,
      DOB => RAM_reg_960_1023_36_38_n_1,
      DOC => RAM_reg_960_1023_36_38_n_2,
      DOD => NLW_RAM_reg_960_1023_36_38_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_39_41: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(39),
      DIB => din(40),
      DIC => din(41),
      DID => '0',
      DOA => RAM_reg_960_1023_39_41_n_0,
      DOB => RAM_reg_960_1023_39_41_n_1,
      DOC => RAM_reg_960_1023_39_41_n_2,
      DOD => NLW_RAM_reg_960_1023_39_41_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_960_1023_3_5_n_0,
      DOB => RAM_reg_960_1023_3_5_n_1,
      DOC => RAM_reg_960_1023_3_5_n_2,
      DOD => NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_42_44: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(42),
      DIB => din(43),
      DIC => din(44),
      DID => '0',
      DOA => RAM_reg_960_1023_42_44_n_0,
      DOB => RAM_reg_960_1023_42_44_n_1,
      DOC => RAM_reg_960_1023_42_44_n_2,
      DOD => NLW_RAM_reg_960_1023_42_44_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_45_47: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(45),
      DIB => din(46),
      DIC => din(47),
      DID => '0',
      DOA => RAM_reg_960_1023_45_47_n_0,
      DOB => RAM_reg_960_1023_45_47_n_1,
      DOC => RAM_reg_960_1023_45_47_n_2,
      DOD => NLW_RAM_reg_960_1023_45_47_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_48_50: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(48),
      DIB => din(49),
      DIC => din(50),
      DID => '0',
      DOA => RAM_reg_960_1023_48_50_n_0,
      DOB => RAM_reg_960_1023_48_50_n_1,
      DOC => RAM_reg_960_1023_48_50_n_2,
      DOD => NLW_RAM_reg_960_1023_48_50_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_51_53: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(51),
      DIB => din(52),
      DIC => din(53),
      DID => '0',
      DOA => RAM_reg_960_1023_51_53_n_0,
      DOB => RAM_reg_960_1023_51_53_n_1,
      DOC => RAM_reg_960_1023_51_53_n_2,
      DOD => NLW_RAM_reg_960_1023_51_53_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_54_56: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(54),
      DIB => din(55),
      DIC => din(56),
      DID => '0',
      DOA => RAM_reg_960_1023_54_56_n_0,
      DOB => RAM_reg_960_1023_54_56_n_1,
      DOC => RAM_reg_960_1023_54_56_n_2,
      DOD => NLW_RAM_reg_960_1023_54_56_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_57_59: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(57),
      DIB => din(58),
      DIC => din(59),
      DID => '0',
      DOA => RAM_reg_960_1023_57_59_n_0,
      DOB => RAM_reg_960_1023_57_59_n_1,
      DOC => RAM_reg_960_1023_57_59_n_2,
      DOD => NLW_RAM_reg_960_1023_57_59_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_60_62: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(60),
      DIB => din(61),
      DIC => din(62),
      DID => '0',
      DOA => RAM_reg_960_1023_60_62_n_0,
      DOB => RAM_reg_960_1023_60_62_n_1,
      DOC => RAM_reg_960_1023_60_62_n_2,
      DOD => NLW_RAM_reg_960_1023_60_62_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_63_63: unisim.vcomponents.RAM64X1D
     port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(63),
      DPO => RAM_reg_960_1023_63_63_n_0,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      DPRA5 => RD_PNTR(5),
      SPO => NLW_RAM_reg_960_1023_63_63_SPO_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_960_1023_6_8_n_0,
      DOB => RAM_reg_960_1023_6_8_n_1,
      DOC => RAM_reg_960_1023_6_8_n_2,
      DOD => NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
RAM_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_960_1023_9_11_n_0,
      DOB => RAM_reg_960_1023_9_11_n_1,
      DOC => RAM_reg_960_1023_9_11_n_2,
      DOD => NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gic0.gc0.count_d2_reg[7]_5\
    );
\gpr1.dout_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_4_n_0\
    );
\gpr1.dout_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_5_n_0\
    );
\gpr1.dout_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_0,
      I1 => RAM_reg_640_703_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_0,
      O => \gpr1.dout_i[0]_i_6_n_0\
    );
\gpr1.dout_i[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_0,
      I1 => RAM_reg_896_959_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_0,
      O => \gpr1.dout_i[0]_i_7_n_0\
    );
\gpr1.dout_i[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_1,
      I1 => RAM_reg_128_191_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_1,
      O => \gpr1.dout_i[10]_i_4_n_0\
    );
\gpr1.dout_i[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_1,
      I1 => RAM_reg_384_447_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_1,
      O => \gpr1.dout_i[10]_i_5_n_0\
    );
\gpr1.dout_i[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_1,
      I1 => RAM_reg_640_703_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_1,
      O => \gpr1.dout_i[10]_i_6_n_0\
    );
\gpr1.dout_i[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_1,
      I1 => RAM_reg_896_959_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_1,
      O => \gpr1.dout_i[10]_i_7_n_0\
    );
\gpr1.dout_i[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_2,
      I1 => RAM_reg_128_191_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_2,
      O => \gpr1.dout_i[11]_i_4_n_0\
    );
\gpr1.dout_i[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_2,
      I1 => RAM_reg_384_447_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_2,
      O => \gpr1.dout_i[11]_i_5_n_0\
    );
\gpr1.dout_i[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_2,
      I1 => RAM_reg_640_703_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_2,
      O => \gpr1.dout_i[11]_i_6_n_0\
    );
\gpr1.dout_i[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_2,
      I1 => RAM_reg_896_959_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_2,
      O => \gpr1.dout_i[11]_i_7_n_0\
    );
\gpr1.dout_i[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_0,
      I1 => RAM_reg_128_191_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_0,
      O => \gpr1.dout_i[12]_i_4_n_0\
    );
\gpr1.dout_i[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_0,
      I1 => RAM_reg_384_447_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_0,
      O => \gpr1.dout_i[12]_i_5_n_0\
    );
\gpr1.dout_i[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_0,
      I1 => RAM_reg_640_703_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_0,
      O => \gpr1.dout_i[12]_i_6_n_0\
    );
\gpr1.dout_i[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_0,
      I1 => RAM_reg_896_959_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_0,
      O => \gpr1.dout_i[12]_i_7_n_0\
    );
\gpr1.dout_i[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_1,
      I1 => RAM_reg_128_191_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_1,
      O => \gpr1.dout_i[13]_i_4_n_0\
    );
\gpr1.dout_i[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_1,
      I1 => RAM_reg_384_447_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_1,
      O => \gpr1.dout_i[13]_i_5_n_0\
    );
\gpr1.dout_i[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_1,
      I1 => RAM_reg_640_703_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_1,
      O => \gpr1.dout_i[13]_i_6_n_0\
    );
\gpr1.dout_i[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_1,
      I1 => RAM_reg_896_959_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_1,
      O => \gpr1.dout_i[13]_i_7_n_0\
    );
\gpr1.dout_i[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_2,
      I1 => RAM_reg_128_191_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_2,
      O => \gpr1.dout_i[14]_i_4_n_0\
    );
\gpr1.dout_i[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_2,
      I1 => RAM_reg_384_447_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_2,
      O => \gpr1.dout_i[14]_i_5_n_0\
    );
\gpr1.dout_i[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_2,
      I1 => RAM_reg_640_703_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_2,
      O => \gpr1.dout_i[14]_i_6_n_0\
    );
\gpr1.dout_i[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_2,
      I1 => RAM_reg_896_959_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_2,
      O => \gpr1.dout_i[14]_i_7_n_0\
    );
\gpr1.dout_i[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_0,
      I1 => RAM_reg_128_191_15_17_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_0,
      O => \gpr1.dout_i[15]_i_4_n_0\
    );
\gpr1.dout_i[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_0,
      I1 => RAM_reg_384_447_15_17_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_0,
      O => \gpr1.dout_i[15]_i_5_n_0\
    );
\gpr1.dout_i[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_0,
      I1 => RAM_reg_640_703_15_17_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_0,
      O => \gpr1.dout_i[15]_i_6_n_0\
    );
\gpr1.dout_i[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_0,
      I1 => RAM_reg_896_959_15_17_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_0,
      O => \gpr1.dout_i[15]_i_7_n_0\
    );
\gpr1.dout_i[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_1,
      I1 => RAM_reg_128_191_15_17_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_1,
      O => \gpr1.dout_i[16]_i_4_n_0\
    );
\gpr1.dout_i[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_1,
      I1 => RAM_reg_384_447_15_17_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_1,
      O => \gpr1.dout_i[16]_i_5_n_0\
    );
\gpr1.dout_i[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_1,
      I1 => RAM_reg_640_703_15_17_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_1,
      O => \gpr1.dout_i[16]_i_6_n_0\
    );
\gpr1.dout_i[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_1,
      I1 => RAM_reg_896_959_15_17_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_1,
      O => \gpr1.dout_i[16]_i_7_n_0\
    );
\gpr1.dout_i[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_2,
      I1 => RAM_reg_128_191_15_17_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_15_17_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_15_17_n_2,
      O => \gpr1.dout_i[17]_i_4_n_0\
    );
\gpr1.dout_i[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_2,
      I1 => RAM_reg_384_447_15_17_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_15_17_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_15_17_n_2,
      O => \gpr1.dout_i[17]_i_5_n_0\
    );
\gpr1.dout_i[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_2,
      I1 => RAM_reg_640_703_15_17_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_15_17_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_15_17_n_2,
      O => \gpr1.dout_i[17]_i_6_n_0\
    );
\gpr1.dout_i[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_2,
      I1 => RAM_reg_896_959_15_17_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_15_17_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_15_17_n_2,
      O => \gpr1.dout_i[17]_i_7_n_0\
    );
\gpr1.dout_i[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_0,
      I1 => RAM_reg_128_191_18_20_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_0,
      O => \gpr1.dout_i[18]_i_4_n_0\
    );
\gpr1.dout_i[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_0,
      I1 => RAM_reg_384_447_18_20_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_0,
      O => \gpr1.dout_i[18]_i_5_n_0\
    );
\gpr1.dout_i[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_0,
      I1 => RAM_reg_640_703_18_20_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_0,
      O => \gpr1.dout_i[18]_i_6_n_0\
    );
\gpr1.dout_i[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_0,
      I1 => RAM_reg_896_959_18_20_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_0,
      O => \gpr1.dout_i[18]_i_7_n_0\
    );
\gpr1.dout_i[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_1,
      I1 => RAM_reg_128_191_18_20_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_1,
      O => \gpr1.dout_i[19]_i_4_n_0\
    );
\gpr1.dout_i[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_1,
      I1 => RAM_reg_384_447_18_20_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_1,
      O => \gpr1.dout_i[19]_i_5_n_0\
    );
\gpr1.dout_i[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_1,
      I1 => RAM_reg_640_703_18_20_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_1,
      O => \gpr1.dout_i[19]_i_6_n_0\
    );
\gpr1.dout_i[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_1,
      I1 => RAM_reg_896_959_18_20_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_1,
      O => \gpr1.dout_i[19]_i_7_n_0\
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_4_n_0\
    );
\gpr1.dout_i[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_5_n_0\
    );
\gpr1.dout_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_1,
      I1 => RAM_reg_640_703_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_1,
      O => \gpr1.dout_i[1]_i_6_n_0\
    );
\gpr1.dout_i[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_1,
      I1 => RAM_reg_896_959_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_1,
      O => \gpr1.dout_i[1]_i_7_n_0\
    );
\gpr1.dout_i[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_2,
      I1 => RAM_reg_128_191_18_20_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_18_20_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_18_20_n_2,
      O => \gpr1.dout_i[20]_i_4_n_0\
    );
\gpr1.dout_i[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_2,
      I1 => RAM_reg_384_447_18_20_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_18_20_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_18_20_n_2,
      O => \gpr1.dout_i[20]_i_5_n_0\
    );
\gpr1.dout_i[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_2,
      I1 => RAM_reg_640_703_18_20_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_18_20_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_18_20_n_2,
      O => \gpr1.dout_i[20]_i_6_n_0\
    );
\gpr1.dout_i[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_2,
      I1 => RAM_reg_896_959_18_20_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_18_20_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_18_20_n_2,
      O => \gpr1.dout_i[20]_i_7_n_0\
    );
\gpr1.dout_i[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_0,
      I1 => RAM_reg_128_191_21_23_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_21_23_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_21_23_n_0,
      O => \gpr1.dout_i[21]_i_4_n_0\
    );
\gpr1.dout_i[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_23_n_0,
      I1 => RAM_reg_384_447_21_23_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_21_23_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_21_23_n_0,
      O => \gpr1.dout_i[21]_i_5_n_0\
    );
\gpr1.dout_i[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_23_n_0,
      I1 => RAM_reg_640_703_21_23_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_21_23_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_21_23_n_0,
      O => \gpr1.dout_i[21]_i_6_n_0\
    );
\gpr1.dout_i[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_23_n_0,
      I1 => RAM_reg_896_959_21_23_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_21_23_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_21_23_n_0,
      O => \gpr1.dout_i[21]_i_7_n_0\
    );
\gpr1.dout_i[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_1,
      I1 => RAM_reg_128_191_21_23_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_21_23_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_21_23_n_1,
      O => \gpr1.dout_i[22]_i_4_n_0\
    );
\gpr1.dout_i[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_23_n_1,
      I1 => RAM_reg_384_447_21_23_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_21_23_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_21_23_n_1,
      O => \gpr1.dout_i[22]_i_5_n_0\
    );
\gpr1.dout_i[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_23_n_1,
      I1 => RAM_reg_640_703_21_23_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_21_23_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_21_23_n_1,
      O => \gpr1.dout_i[22]_i_6_n_0\
    );
\gpr1.dout_i[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_23_n_1,
      I1 => RAM_reg_896_959_21_23_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_21_23_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_21_23_n_1,
      O => \gpr1.dout_i[22]_i_7_n_0\
    );
\gpr1.dout_i[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_23_n_2,
      I1 => RAM_reg_128_191_21_23_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_21_23_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_21_23_n_2,
      O => \gpr1.dout_i[23]_i_4_n_0\
    );
\gpr1.dout_i[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_23_n_2,
      I1 => RAM_reg_384_447_21_23_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_21_23_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_21_23_n_2,
      O => \gpr1.dout_i[23]_i_5_n_0\
    );
\gpr1.dout_i[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_23_n_2,
      I1 => RAM_reg_640_703_21_23_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_21_23_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_21_23_n_2,
      O => \gpr1.dout_i[23]_i_6_n_0\
    );
\gpr1.dout_i[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_23_n_2,
      I1 => RAM_reg_896_959_21_23_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_21_23_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_21_23_n_2,
      O => \gpr1.dout_i[23]_i_7_n_0\
    );
\gpr1.dout_i[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_0,
      I1 => RAM_reg_128_191_24_26_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_24_26_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_24_26_n_0,
      O => \gpr1.dout_i[24]_i_4_n_0\
    );
\gpr1.dout_i[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_24_26_n_0,
      I1 => RAM_reg_384_447_24_26_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_24_26_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_24_26_n_0,
      O => \gpr1.dout_i[24]_i_5_n_0\
    );
\gpr1.dout_i[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_24_26_n_0,
      I1 => RAM_reg_640_703_24_26_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_24_26_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_24_26_n_0,
      O => \gpr1.dout_i[24]_i_6_n_0\
    );
\gpr1.dout_i[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_24_26_n_0,
      I1 => RAM_reg_896_959_24_26_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_24_26_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_24_26_n_0,
      O => \gpr1.dout_i[24]_i_7_n_0\
    );
\gpr1.dout_i[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_1,
      I1 => RAM_reg_128_191_24_26_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_24_26_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_24_26_n_1,
      O => \gpr1.dout_i[25]_i_4_n_0\
    );
\gpr1.dout_i[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_24_26_n_1,
      I1 => RAM_reg_384_447_24_26_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_24_26_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_24_26_n_1,
      O => \gpr1.dout_i[25]_i_5_n_0\
    );
\gpr1.dout_i[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_24_26_n_1,
      I1 => RAM_reg_640_703_24_26_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_24_26_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_24_26_n_1,
      O => \gpr1.dout_i[25]_i_6_n_0\
    );
\gpr1.dout_i[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_24_26_n_1,
      I1 => RAM_reg_896_959_24_26_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_24_26_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_24_26_n_1,
      O => \gpr1.dout_i[25]_i_7_n_0\
    );
\gpr1.dout_i[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_24_26_n_2,
      I1 => RAM_reg_128_191_24_26_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_24_26_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_24_26_n_2,
      O => \gpr1.dout_i[26]_i_4_n_0\
    );
\gpr1.dout_i[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_24_26_n_2,
      I1 => RAM_reg_384_447_24_26_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_24_26_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_24_26_n_2,
      O => \gpr1.dout_i[26]_i_5_n_0\
    );
\gpr1.dout_i[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_24_26_n_2,
      I1 => RAM_reg_640_703_24_26_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_24_26_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_24_26_n_2,
      O => \gpr1.dout_i[26]_i_6_n_0\
    );
\gpr1.dout_i[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_24_26_n_2,
      I1 => RAM_reg_896_959_24_26_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_24_26_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_24_26_n_2,
      O => \gpr1.dout_i[26]_i_7_n_0\
    );
\gpr1.dout_i[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_0,
      I1 => RAM_reg_128_191_27_29_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_27_29_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_27_29_n_0,
      O => \gpr1.dout_i[27]_i_4_n_0\
    );
\gpr1.dout_i[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_27_29_n_0,
      I1 => RAM_reg_384_447_27_29_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_27_29_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_27_29_n_0,
      O => \gpr1.dout_i[27]_i_5_n_0\
    );
\gpr1.dout_i[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_27_29_n_0,
      I1 => RAM_reg_640_703_27_29_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_27_29_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_27_29_n_0,
      O => \gpr1.dout_i[27]_i_6_n_0\
    );
\gpr1.dout_i[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_27_29_n_0,
      I1 => RAM_reg_896_959_27_29_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_27_29_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_27_29_n_0,
      O => \gpr1.dout_i[27]_i_7_n_0\
    );
\gpr1.dout_i[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_1,
      I1 => RAM_reg_128_191_27_29_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_27_29_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_27_29_n_1,
      O => \gpr1.dout_i[28]_i_4_n_0\
    );
\gpr1.dout_i[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_27_29_n_1,
      I1 => RAM_reg_384_447_27_29_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_27_29_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_27_29_n_1,
      O => \gpr1.dout_i[28]_i_5_n_0\
    );
\gpr1.dout_i[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_27_29_n_1,
      I1 => RAM_reg_640_703_27_29_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_27_29_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_27_29_n_1,
      O => \gpr1.dout_i[28]_i_6_n_0\
    );
\gpr1.dout_i[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_27_29_n_1,
      I1 => RAM_reg_896_959_27_29_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_27_29_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_27_29_n_1,
      O => \gpr1.dout_i[28]_i_7_n_0\
    );
\gpr1.dout_i[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_27_29_n_2,
      I1 => RAM_reg_128_191_27_29_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_27_29_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_27_29_n_2,
      O => \gpr1.dout_i[29]_i_4_n_0\
    );
\gpr1.dout_i[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_27_29_n_2,
      I1 => RAM_reg_384_447_27_29_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_27_29_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_27_29_n_2,
      O => \gpr1.dout_i[29]_i_5_n_0\
    );
\gpr1.dout_i[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_27_29_n_2,
      I1 => RAM_reg_640_703_27_29_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_27_29_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_27_29_n_2,
      O => \gpr1.dout_i[29]_i_6_n_0\
    );
\gpr1.dout_i[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_27_29_n_2,
      I1 => RAM_reg_896_959_27_29_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_27_29_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_27_29_n_2,
      O => \gpr1.dout_i[29]_i_7_n_0\
    );
\gpr1.dout_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_4_n_0\
    );
\gpr1.dout_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_2,
      I1 => RAM_reg_384_447_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_2,
      O => \gpr1.dout_i[2]_i_5_n_0\
    );
\gpr1.dout_i[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_2,
      I1 => RAM_reg_640_703_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_2,
      O => \gpr1.dout_i[2]_i_6_n_0\
    );
\gpr1.dout_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_2,
      I1 => RAM_reg_896_959_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_2,
      O => \gpr1.dout_i[2]_i_7_n_0\
    );
\gpr1.dout_i[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_30_32_n_0,
      I1 => RAM_reg_128_191_30_32_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_30_32_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_30_32_n_0,
      O => \gpr1.dout_i[30]_i_4_n_0\
    );
\gpr1.dout_i[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_30_32_n_0,
      I1 => RAM_reg_384_447_30_32_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_30_32_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_30_32_n_0,
      O => \gpr1.dout_i[30]_i_5_n_0\
    );
\gpr1.dout_i[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_30_32_n_0,
      I1 => RAM_reg_640_703_30_32_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_30_32_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_30_32_n_0,
      O => \gpr1.dout_i[30]_i_6_n_0\
    );
\gpr1.dout_i[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_30_32_n_0,
      I1 => RAM_reg_896_959_30_32_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_30_32_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_30_32_n_0,
      O => \gpr1.dout_i[30]_i_7_n_0\
    );
\gpr1.dout_i[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_30_32_n_1,
      I1 => RAM_reg_128_191_30_32_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_30_32_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_30_32_n_1,
      O => \gpr1.dout_i[31]_i_4_n_0\
    );
\gpr1.dout_i[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_30_32_n_1,
      I1 => RAM_reg_384_447_30_32_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_30_32_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_30_32_n_1,
      O => \gpr1.dout_i[31]_i_5_n_0\
    );
\gpr1.dout_i[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_30_32_n_1,
      I1 => RAM_reg_640_703_30_32_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_30_32_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_30_32_n_1,
      O => \gpr1.dout_i[31]_i_6_n_0\
    );
\gpr1.dout_i[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_30_32_n_1,
      I1 => RAM_reg_896_959_30_32_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_30_32_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_30_32_n_1,
      O => \gpr1.dout_i[31]_i_7_n_0\
    );
\gpr1.dout_i[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_30_32_n_2,
      I1 => RAM_reg_128_191_30_32_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_30_32_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_30_32_n_2,
      O => \gpr1.dout_i[32]_i_4_n_0\
    );
\gpr1.dout_i[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_30_32_n_2,
      I1 => RAM_reg_384_447_30_32_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_30_32_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_30_32_n_2,
      O => \gpr1.dout_i[32]_i_5_n_0\
    );
\gpr1.dout_i[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_30_32_n_2,
      I1 => RAM_reg_640_703_30_32_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_30_32_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_30_32_n_2,
      O => \gpr1.dout_i[32]_i_6_n_0\
    );
\gpr1.dout_i[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_30_32_n_2,
      I1 => RAM_reg_896_959_30_32_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_30_32_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_30_32_n_2,
      O => \gpr1.dout_i[32]_i_7_n_0\
    );
\gpr1.dout_i[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_33_35_n_0,
      I1 => RAM_reg_128_191_33_35_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_33_35_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_33_35_n_0,
      O => \gpr1.dout_i[33]_i_4_n_0\
    );
\gpr1.dout_i[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_33_35_n_0,
      I1 => RAM_reg_384_447_33_35_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_33_35_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_33_35_n_0,
      O => \gpr1.dout_i[33]_i_5_n_0\
    );
\gpr1.dout_i[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_33_35_n_0,
      I1 => RAM_reg_640_703_33_35_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_33_35_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_33_35_n_0,
      O => \gpr1.dout_i[33]_i_6_n_0\
    );
\gpr1.dout_i[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_33_35_n_0,
      I1 => RAM_reg_896_959_33_35_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_33_35_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_33_35_n_0,
      O => \gpr1.dout_i[33]_i_7_n_0\
    );
\gpr1.dout_i[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_33_35_n_1,
      I1 => RAM_reg_128_191_33_35_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_33_35_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_33_35_n_1,
      O => \gpr1.dout_i[34]_i_4_n_0\
    );
\gpr1.dout_i[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_33_35_n_1,
      I1 => RAM_reg_384_447_33_35_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_33_35_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_33_35_n_1,
      O => \gpr1.dout_i[34]_i_5_n_0\
    );
\gpr1.dout_i[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_33_35_n_1,
      I1 => RAM_reg_640_703_33_35_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_33_35_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_33_35_n_1,
      O => \gpr1.dout_i[34]_i_6_n_0\
    );
\gpr1.dout_i[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_33_35_n_1,
      I1 => RAM_reg_896_959_33_35_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_33_35_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_33_35_n_1,
      O => \gpr1.dout_i[34]_i_7_n_0\
    );
\gpr1.dout_i[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_33_35_n_2,
      I1 => RAM_reg_128_191_33_35_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_33_35_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_33_35_n_2,
      O => \gpr1.dout_i[35]_i_4_n_0\
    );
\gpr1.dout_i[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_33_35_n_2,
      I1 => RAM_reg_384_447_33_35_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_33_35_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_33_35_n_2,
      O => \gpr1.dout_i[35]_i_5_n_0\
    );
\gpr1.dout_i[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_33_35_n_2,
      I1 => RAM_reg_640_703_33_35_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_33_35_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_33_35_n_2,
      O => \gpr1.dout_i[35]_i_6_n_0\
    );
\gpr1.dout_i[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_33_35_n_2,
      I1 => RAM_reg_896_959_33_35_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_33_35_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_33_35_n_2,
      O => \gpr1.dout_i[35]_i_7_n_0\
    );
\gpr1.dout_i[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_36_38_n_0,
      I1 => RAM_reg_128_191_36_38_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_36_38_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_36_38_n_0,
      O => \gpr1.dout_i[36]_i_4_n_0\
    );
\gpr1.dout_i[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_36_38_n_0,
      I1 => RAM_reg_384_447_36_38_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_36_38_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_36_38_n_0,
      O => \gpr1.dout_i[36]_i_5_n_0\
    );
\gpr1.dout_i[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_36_38_n_0,
      I1 => RAM_reg_640_703_36_38_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_36_38_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_36_38_n_0,
      O => \gpr1.dout_i[36]_i_6_n_0\
    );
\gpr1.dout_i[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_36_38_n_0,
      I1 => RAM_reg_896_959_36_38_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_36_38_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_36_38_n_0,
      O => \gpr1.dout_i[36]_i_7_n_0\
    );
\gpr1.dout_i[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_36_38_n_1,
      I1 => RAM_reg_128_191_36_38_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_36_38_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_36_38_n_1,
      O => \gpr1.dout_i[37]_i_4_n_0\
    );
\gpr1.dout_i[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_36_38_n_1,
      I1 => RAM_reg_384_447_36_38_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_36_38_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_36_38_n_1,
      O => \gpr1.dout_i[37]_i_5_n_0\
    );
\gpr1.dout_i[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_36_38_n_1,
      I1 => RAM_reg_640_703_36_38_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_36_38_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_36_38_n_1,
      O => \gpr1.dout_i[37]_i_6_n_0\
    );
\gpr1.dout_i[37]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_36_38_n_1,
      I1 => RAM_reg_896_959_36_38_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_36_38_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_36_38_n_1,
      O => \gpr1.dout_i[37]_i_7_n_0\
    );
\gpr1.dout_i[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_36_38_n_2,
      I1 => RAM_reg_128_191_36_38_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_36_38_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_36_38_n_2,
      O => \gpr1.dout_i[38]_i_4_n_0\
    );
\gpr1.dout_i[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_36_38_n_2,
      I1 => RAM_reg_384_447_36_38_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_36_38_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_36_38_n_2,
      O => \gpr1.dout_i[38]_i_5_n_0\
    );
\gpr1.dout_i[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_36_38_n_2,
      I1 => RAM_reg_640_703_36_38_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_36_38_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_36_38_n_2,
      O => \gpr1.dout_i[38]_i_6_n_0\
    );
\gpr1.dout_i[38]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_36_38_n_2,
      I1 => RAM_reg_896_959_36_38_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_36_38_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_36_38_n_2,
      O => \gpr1.dout_i[38]_i_7_n_0\
    );
\gpr1.dout_i[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_39_41_n_0,
      I1 => RAM_reg_128_191_39_41_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_39_41_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_39_41_n_0,
      O => \gpr1.dout_i[39]_i_4_n_0\
    );
\gpr1.dout_i[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_39_41_n_0,
      I1 => RAM_reg_384_447_39_41_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_39_41_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_39_41_n_0,
      O => \gpr1.dout_i[39]_i_5_n_0\
    );
\gpr1.dout_i[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_39_41_n_0,
      I1 => RAM_reg_640_703_39_41_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_39_41_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_39_41_n_0,
      O => \gpr1.dout_i[39]_i_6_n_0\
    );
\gpr1.dout_i[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_39_41_n_0,
      I1 => RAM_reg_896_959_39_41_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_39_41_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_39_41_n_0,
      O => \gpr1.dout_i[39]_i_7_n_0\
    );
\gpr1.dout_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_4_n_0\
    );
\gpr1.dout_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_0,
      I1 => RAM_reg_384_447_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_0,
      O => \gpr1.dout_i[3]_i_5_n_0\
    );
\gpr1.dout_i[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_0,
      I1 => RAM_reg_640_703_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_0,
      O => \gpr1.dout_i[3]_i_6_n_0\
    );
\gpr1.dout_i[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_0,
      I1 => RAM_reg_896_959_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_0,
      O => \gpr1.dout_i[3]_i_7_n_0\
    );
\gpr1.dout_i[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_39_41_n_1,
      I1 => RAM_reg_128_191_39_41_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_39_41_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_39_41_n_1,
      O => \gpr1.dout_i[40]_i_4_n_0\
    );
\gpr1.dout_i[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_39_41_n_1,
      I1 => RAM_reg_384_447_39_41_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_39_41_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_39_41_n_1,
      O => \gpr1.dout_i[40]_i_5_n_0\
    );
\gpr1.dout_i[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_39_41_n_1,
      I1 => RAM_reg_640_703_39_41_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_39_41_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_39_41_n_1,
      O => \gpr1.dout_i[40]_i_6_n_0\
    );
\gpr1.dout_i[40]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_39_41_n_1,
      I1 => RAM_reg_896_959_39_41_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_39_41_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_39_41_n_1,
      O => \gpr1.dout_i[40]_i_7_n_0\
    );
\gpr1.dout_i[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_39_41_n_2,
      I1 => RAM_reg_128_191_39_41_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_39_41_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_39_41_n_2,
      O => \gpr1.dout_i[41]_i_4_n_0\
    );
\gpr1.dout_i[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_39_41_n_2,
      I1 => RAM_reg_384_447_39_41_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_39_41_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_39_41_n_2,
      O => \gpr1.dout_i[41]_i_5_n_0\
    );
\gpr1.dout_i[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_39_41_n_2,
      I1 => RAM_reg_640_703_39_41_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_39_41_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_39_41_n_2,
      O => \gpr1.dout_i[41]_i_6_n_0\
    );
\gpr1.dout_i[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_39_41_n_2,
      I1 => RAM_reg_896_959_39_41_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_39_41_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_39_41_n_2,
      O => \gpr1.dout_i[41]_i_7_n_0\
    );
\gpr1.dout_i[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_42_44_n_0,
      I1 => RAM_reg_128_191_42_44_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_42_44_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_42_44_n_0,
      O => \gpr1.dout_i[42]_i_4_n_0\
    );
\gpr1.dout_i[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_42_44_n_0,
      I1 => RAM_reg_384_447_42_44_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_42_44_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_42_44_n_0,
      O => \gpr1.dout_i[42]_i_5_n_0\
    );
\gpr1.dout_i[42]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_42_44_n_0,
      I1 => RAM_reg_640_703_42_44_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_42_44_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_42_44_n_0,
      O => \gpr1.dout_i[42]_i_6_n_0\
    );
\gpr1.dout_i[42]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_42_44_n_0,
      I1 => RAM_reg_896_959_42_44_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_42_44_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_42_44_n_0,
      O => \gpr1.dout_i[42]_i_7_n_0\
    );
\gpr1.dout_i[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_42_44_n_1,
      I1 => RAM_reg_128_191_42_44_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_42_44_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_42_44_n_1,
      O => \gpr1.dout_i[43]_i_4_n_0\
    );
\gpr1.dout_i[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_42_44_n_1,
      I1 => RAM_reg_384_447_42_44_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_42_44_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_42_44_n_1,
      O => \gpr1.dout_i[43]_i_5_n_0\
    );
\gpr1.dout_i[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_42_44_n_1,
      I1 => RAM_reg_640_703_42_44_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_42_44_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_42_44_n_1,
      O => \gpr1.dout_i[43]_i_6_n_0\
    );
\gpr1.dout_i[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_42_44_n_1,
      I1 => RAM_reg_896_959_42_44_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_42_44_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_42_44_n_1,
      O => \gpr1.dout_i[43]_i_7_n_0\
    );
\gpr1.dout_i[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_42_44_n_2,
      I1 => RAM_reg_128_191_42_44_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_42_44_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_42_44_n_2,
      O => \gpr1.dout_i[44]_i_4_n_0\
    );
\gpr1.dout_i[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_42_44_n_2,
      I1 => RAM_reg_384_447_42_44_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_42_44_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_42_44_n_2,
      O => \gpr1.dout_i[44]_i_5_n_0\
    );
\gpr1.dout_i[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_42_44_n_2,
      I1 => RAM_reg_640_703_42_44_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_42_44_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_42_44_n_2,
      O => \gpr1.dout_i[44]_i_6_n_0\
    );
\gpr1.dout_i[44]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_42_44_n_2,
      I1 => RAM_reg_896_959_42_44_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_42_44_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_42_44_n_2,
      O => \gpr1.dout_i[44]_i_7_n_0\
    );
\gpr1.dout_i[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_45_47_n_0,
      I1 => RAM_reg_128_191_45_47_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_45_47_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_45_47_n_0,
      O => \gpr1.dout_i[45]_i_4_n_0\
    );
\gpr1.dout_i[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_45_47_n_0,
      I1 => RAM_reg_384_447_45_47_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_45_47_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_45_47_n_0,
      O => \gpr1.dout_i[45]_i_5_n_0\
    );
\gpr1.dout_i[45]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_45_47_n_0,
      I1 => RAM_reg_640_703_45_47_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_45_47_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_45_47_n_0,
      O => \gpr1.dout_i[45]_i_6_n_0\
    );
\gpr1.dout_i[45]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_45_47_n_0,
      I1 => RAM_reg_896_959_45_47_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_45_47_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_45_47_n_0,
      O => \gpr1.dout_i[45]_i_7_n_0\
    );
\gpr1.dout_i[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_45_47_n_1,
      I1 => RAM_reg_128_191_45_47_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_45_47_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_45_47_n_1,
      O => \gpr1.dout_i[46]_i_4_n_0\
    );
\gpr1.dout_i[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_45_47_n_1,
      I1 => RAM_reg_384_447_45_47_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_45_47_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_45_47_n_1,
      O => \gpr1.dout_i[46]_i_5_n_0\
    );
\gpr1.dout_i[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_45_47_n_1,
      I1 => RAM_reg_640_703_45_47_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_45_47_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_45_47_n_1,
      O => \gpr1.dout_i[46]_i_6_n_0\
    );
\gpr1.dout_i[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_45_47_n_1,
      I1 => RAM_reg_896_959_45_47_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_45_47_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_45_47_n_1,
      O => \gpr1.dout_i[46]_i_7_n_0\
    );
\gpr1.dout_i[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_45_47_n_2,
      I1 => RAM_reg_128_191_45_47_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_45_47_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_45_47_n_2,
      O => \gpr1.dout_i[47]_i_4_n_0\
    );
\gpr1.dout_i[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_45_47_n_2,
      I1 => RAM_reg_384_447_45_47_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_45_47_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_45_47_n_2,
      O => \gpr1.dout_i[47]_i_5_n_0\
    );
\gpr1.dout_i[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_45_47_n_2,
      I1 => RAM_reg_640_703_45_47_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_45_47_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_45_47_n_2,
      O => \gpr1.dout_i[47]_i_6_n_0\
    );
\gpr1.dout_i[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_45_47_n_2,
      I1 => RAM_reg_896_959_45_47_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_45_47_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_45_47_n_2,
      O => \gpr1.dout_i[47]_i_7_n_0\
    );
\gpr1.dout_i[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_48_50_n_0,
      I1 => RAM_reg_128_191_48_50_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_48_50_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_48_50_n_0,
      O => \gpr1.dout_i[48]_i_4_n_0\
    );
\gpr1.dout_i[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_48_50_n_0,
      I1 => RAM_reg_384_447_48_50_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_48_50_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_48_50_n_0,
      O => \gpr1.dout_i[48]_i_5_n_0\
    );
\gpr1.dout_i[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_48_50_n_0,
      I1 => RAM_reg_640_703_48_50_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_48_50_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_48_50_n_0,
      O => \gpr1.dout_i[48]_i_6_n_0\
    );
\gpr1.dout_i[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_48_50_n_0,
      I1 => RAM_reg_896_959_48_50_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_48_50_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_48_50_n_0,
      O => \gpr1.dout_i[48]_i_7_n_0\
    );
\gpr1.dout_i[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_48_50_n_1,
      I1 => RAM_reg_128_191_48_50_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_48_50_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_48_50_n_1,
      O => \gpr1.dout_i[49]_i_4_n_0\
    );
\gpr1.dout_i[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_48_50_n_1,
      I1 => RAM_reg_384_447_48_50_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_48_50_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_48_50_n_1,
      O => \gpr1.dout_i[49]_i_5_n_0\
    );
\gpr1.dout_i[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_48_50_n_1,
      I1 => RAM_reg_640_703_48_50_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_48_50_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_48_50_n_1,
      O => \gpr1.dout_i[49]_i_6_n_0\
    );
\gpr1.dout_i[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_48_50_n_1,
      I1 => RAM_reg_896_959_48_50_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_48_50_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_48_50_n_1,
      O => \gpr1.dout_i[49]_i_7_n_0\
    );
\gpr1.dout_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_4_n_0\
    );
\gpr1.dout_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_1,
      I1 => RAM_reg_384_447_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_1,
      O => \gpr1.dout_i[4]_i_5_n_0\
    );
\gpr1.dout_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_1,
      I1 => RAM_reg_640_703_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_1,
      O => \gpr1.dout_i[4]_i_6_n_0\
    );
\gpr1.dout_i[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_1,
      I1 => RAM_reg_896_959_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_1,
      O => \gpr1.dout_i[4]_i_7_n_0\
    );
\gpr1.dout_i[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_48_50_n_2,
      I1 => RAM_reg_128_191_48_50_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_48_50_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_48_50_n_2,
      O => \gpr1.dout_i[50]_i_4_n_0\
    );
\gpr1.dout_i[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_48_50_n_2,
      I1 => RAM_reg_384_447_48_50_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_48_50_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_48_50_n_2,
      O => \gpr1.dout_i[50]_i_5_n_0\
    );
\gpr1.dout_i[50]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_48_50_n_2,
      I1 => RAM_reg_640_703_48_50_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_48_50_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_48_50_n_2,
      O => \gpr1.dout_i[50]_i_6_n_0\
    );
\gpr1.dout_i[50]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_48_50_n_2,
      I1 => RAM_reg_896_959_48_50_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_48_50_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_48_50_n_2,
      O => \gpr1.dout_i[50]_i_7_n_0\
    );
\gpr1.dout_i[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_51_53_n_0,
      I1 => RAM_reg_128_191_51_53_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_51_53_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_51_53_n_0,
      O => \gpr1.dout_i[51]_i_4_n_0\
    );
\gpr1.dout_i[51]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_51_53_n_0,
      I1 => RAM_reg_384_447_51_53_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_51_53_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_51_53_n_0,
      O => \gpr1.dout_i[51]_i_5_n_0\
    );
\gpr1.dout_i[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_51_53_n_0,
      I1 => RAM_reg_640_703_51_53_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_51_53_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_51_53_n_0,
      O => \gpr1.dout_i[51]_i_6_n_0\
    );
\gpr1.dout_i[51]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_51_53_n_0,
      I1 => RAM_reg_896_959_51_53_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_51_53_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_51_53_n_0,
      O => \gpr1.dout_i[51]_i_7_n_0\
    );
\gpr1.dout_i[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_51_53_n_1,
      I1 => RAM_reg_128_191_51_53_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_51_53_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_51_53_n_1,
      O => \gpr1.dout_i[52]_i_4_n_0\
    );
\gpr1.dout_i[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_51_53_n_1,
      I1 => RAM_reg_384_447_51_53_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_51_53_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_51_53_n_1,
      O => \gpr1.dout_i[52]_i_5_n_0\
    );
\gpr1.dout_i[52]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_51_53_n_1,
      I1 => RAM_reg_640_703_51_53_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_51_53_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_51_53_n_1,
      O => \gpr1.dout_i[52]_i_6_n_0\
    );
\gpr1.dout_i[52]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_51_53_n_1,
      I1 => RAM_reg_896_959_51_53_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_51_53_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_51_53_n_1,
      O => \gpr1.dout_i[52]_i_7_n_0\
    );
\gpr1.dout_i[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_51_53_n_2,
      I1 => RAM_reg_128_191_51_53_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_51_53_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_51_53_n_2,
      O => \gpr1.dout_i[53]_i_4_n_0\
    );
\gpr1.dout_i[53]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_51_53_n_2,
      I1 => RAM_reg_384_447_51_53_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_51_53_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_51_53_n_2,
      O => \gpr1.dout_i[53]_i_5_n_0\
    );
\gpr1.dout_i[53]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_51_53_n_2,
      I1 => RAM_reg_640_703_51_53_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_51_53_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_51_53_n_2,
      O => \gpr1.dout_i[53]_i_6_n_0\
    );
\gpr1.dout_i[53]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_51_53_n_2,
      I1 => RAM_reg_896_959_51_53_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_51_53_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_51_53_n_2,
      O => \gpr1.dout_i[53]_i_7_n_0\
    );
\gpr1.dout_i[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_54_56_n_0,
      I1 => RAM_reg_128_191_54_56_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_54_56_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_54_56_n_0,
      O => \gpr1.dout_i[54]_i_4_n_0\
    );
\gpr1.dout_i[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_54_56_n_0,
      I1 => RAM_reg_384_447_54_56_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_54_56_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_54_56_n_0,
      O => \gpr1.dout_i[54]_i_5_n_0\
    );
\gpr1.dout_i[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_54_56_n_0,
      I1 => RAM_reg_640_703_54_56_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_54_56_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_54_56_n_0,
      O => \gpr1.dout_i[54]_i_6_n_0\
    );
\gpr1.dout_i[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_54_56_n_0,
      I1 => RAM_reg_896_959_54_56_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_54_56_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_54_56_n_0,
      O => \gpr1.dout_i[54]_i_7_n_0\
    );
\gpr1.dout_i[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_54_56_n_1,
      I1 => RAM_reg_128_191_54_56_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_54_56_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_54_56_n_1,
      O => \gpr1.dout_i[55]_i_4_n_0\
    );
\gpr1.dout_i[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_54_56_n_1,
      I1 => RAM_reg_384_447_54_56_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_54_56_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_54_56_n_1,
      O => \gpr1.dout_i[55]_i_5_n_0\
    );
\gpr1.dout_i[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_54_56_n_1,
      I1 => RAM_reg_640_703_54_56_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_54_56_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_54_56_n_1,
      O => \gpr1.dout_i[55]_i_6_n_0\
    );
\gpr1.dout_i[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_54_56_n_1,
      I1 => RAM_reg_896_959_54_56_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_54_56_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_54_56_n_1,
      O => \gpr1.dout_i[55]_i_7_n_0\
    );
\gpr1.dout_i[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_54_56_n_2,
      I1 => RAM_reg_128_191_54_56_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_54_56_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_54_56_n_2,
      O => \gpr1.dout_i[56]_i_4_n_0\
    );
\gpr1.dout_i[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_54_56_n_2,
      I1 => RAM_reg_384_447_54_56_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_54_56_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_54_56_n_2,
      O => \gpr1.dout_i[56]_i_5_n_0\
    );
\gpr1.dout_i[56]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_54_56_n_2,
      I1 => RAM_reg_640_703_54_56_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_54_56_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_54_56_n_2,
      O => \gpr1.dout_i[56]_i_6_n_0\
    );
\gpr1.dout_i[56]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_54_56_n_2,
      I1 => RAM_reg_896_959_54_56_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_54_56_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_54_56_n_2,
      O => \gpr1.dout_i[56]_i_7_n_0\
    );
\gpr1.dout_i[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_57_59_n_0,
      I1 => RAM_reg_128_191_57_59_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_57_59_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_57_59_n_0,
      O => \gpr1.dout_i[57]_i_4_n_0\
    );
\gpr1.dout_i[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_57_59_n_0,
      I1 => RAM_reg_384_447_57_59_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_57_59_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_57_59_n_0,
      O => \gpr1.dout_i[57]_i_5_n_0\
    );
\gpr1.dout_i[57]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_57_59_n_0,
      I1 => RAM_reg_640_703_57_59_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_57_59_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_57_59_n_0,
      O => \gpr1.dout_i[57]_i_6_n_0\
    );
\gpr1.dout_i[57]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_57_59_n_0,
      I1 => RAM_reg_896_959_57_59_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_57_59_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_57_59_n_0,
      O => \gpr1.dout_i[57]_i_7_n_0\
    );
\gpr1.dout_i[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_57_59_n_1,
      I1 => RAM_reg_128_191_57_59_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_57_59_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_57_59_n_1,
      O => \gpr1.dout_i[58]_i_4_n_0\
    );
\gpr1.dout_i[58]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_57_59_n_1,
      I1 => RAM_reg_384_447_57_59_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_57_59_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_57_59_n_1,
      O => \gpr1.dout_i[58]_i_5_n_0\
    );
\gpr1.dout_i[58]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_57_59_n_1,
      I1 => RAM_reg_640_703_57_59_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_57_59_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_57_59_n_1,
      O => \gpr1.dout_i[58]_i_6_n_0\
    );
\gpr1.dout_i[58]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_57_59_n_1,
      I1 => RAM_reg_896_959_57_59_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_57_59_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_57_59_n_1,
      O => \gpr1.dout_i[58]_i_7_n_0\
    );
\gpr1.dout_i[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_57_59_n_2,
      I1 => RAM_reg_128_191_57_59_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_57_59_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_57_59_n_2,
      O => \gpr1.dout_i[59]_i_4_n_0\
    );
\gpr1.dout_i[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_57_59_n_2,
      I1 => RAM_reg_384_447_57_59_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_57_59_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_57_59_n_2,
      O => \gpr1.dout_i[59]_i_5_n_0\
    );
\gpr1.dout_i[59]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_57_59_n_2,
      I1 => RAM_reg_640_703_57_59_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_57_59_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_57_59_n_2,
      O => \gpr1.dout_i[59]_i_6_n_0\
    );
\gpr1.dout_i[59]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_57_59_n_2,
      I1 => RAM_reg_896_959_57_59_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_57_59_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_57_59_n_2,
      O => \gpr1.dout_i[59]_i_7_n_0\
    );
\gpr1.dout_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_4_n_0\
    );
\gpr1.dout_i[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_2,
      I1 => RAM_reg_384_447_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_2,
      O => \gpr1.dout_i[5]_i_5_n_0\
    );
\gpr1.dout_i[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_2,
      I1 => RAM_reg_640_703_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_2,
      O => \gpr1.dout_i[5]_i_6_n_0\
    );
\gpr1.dout_i[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_2,
      I1 => RAM_reg_896_959_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_2,
      O => \gpr1.dout_i[5]_i_7_n_0\
    );
\gpr1.dout_i[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_60_62_n_0,
      I1 => RAM_reg_128_191_60_62_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_60_62_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_60_62_n_0,
      O => \gpr1.dout_i[60]_i_4_n_0\
    );
\gpr1.dout_i[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_60_62_n_0,
      I1 => RAM_reg_384_447_60_62_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_60_62_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_60_62_n_0,
      O => \gpr1.dout_i[60]_i_5_n_0\
    );
\gpr1.dout_i[60]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_60_62_n_0,
      I1 => RAM_reg_640_703_60_62_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_60_62_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_60_62_n_0,
      O => \gpr1.dout_i[60]_i_6_n_0\
    );
\gpr1.dout_i[60]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_60_62_n_0,
      I1 => RAM_reg_896_959_60_62_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_60_62_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_60_62_n_0,
      O => \gpr1.dout_i[60]_i_7_n_0\
    );
\gpr1.dout_i[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_60_62_n_1,
      I1 => RAM_reg_128_191_60_62_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_60_62_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_60_62_n_1,
      O => \gpr1.dout_i[61]_i_4_n_0\
    );
\gpr1.dout_i[61]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_60_62_n_1,
      I1 => RAM_reg_384_447_60_62_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_60_62_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_60_62_n_1,
      O => \gpr1.dout_i[61]_i_5_n_0\
    );
\gpr1.dout_i[61]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_60_62_n_1,
      I1 => RAM_reg_640_703_60_62_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_60_62_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_60_62_n_1,
      O => \gpr1.dout_i[61]_i_6_n_0\
    );
\gpr1.dout_i[61]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_60_62_n_1,
      I1 => RAM_reg_896_959_60_62_n_1,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_60_62_n_1,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_60_62_n_1,
      O => \gpr1.dout_i[61]_i_7_n_0\
    );
\gpr1.dout_i[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_60_62_n_2,
      I1 => RAM_reg_128_191_60_62_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_60_62_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_60_62_n_2,
      O => \gpr1.dout_i[62]_i_4_n_0\
    );
\gpr1.dout_i[62]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_60_62_n_2,
      I1 => RAM_reg_384_447_60_62_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_60_62_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_60_62_n_2,
      O => \gpr1.dout_i[62]_i_5_n_0\
    );
\gpr1.dout_i[62]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_60_62_n_2,
      I1 => RAM_reg_640_703_60_62_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_60_62_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_60_62_n_2,
      O => \gpr1.dout_i[62]_i_6_n_0\
    );
\gpr1.dout_i[62]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_60_62_n_2,
      I1 => RAM_reg_896_959_60_62_n_2,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_60_62_n_2,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_60_62_n_2,
      O => \gpr1.dout_i[62]_i_7_n_0\
    );
\gpr1.dout_i[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_63_63_n_0,
      I1 => RAM_reg_128_191_63_63_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_64_127_63_63_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_0_63_63_63_n_0,
      O => \gpr1.dout_i[63]_i_5_n_0\
    );
\gpr1.dout_i[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_63_63_n_0,
      I1 => RAM_reg_384_447_63_63_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_320_383_63_63_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_256_319_63_63_n_0,
      O => \gpr1.dout_i[63]_i_6_n_0\
    );
\gpr1.dout_i[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_63_63_n_0,
      I1 => RAM_reg_640_703_63_63_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_576_639_63_63_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_512_575_63_63_n_0,
      O => \gpr1.dout_i[63]_i_7_n_0\
    );
\gpr1.dout_i[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_63_63_n_0,
      I1 => RAM_reg_896_959_63_63_n_0,
      I2 => \gc0.count_d1_reg[7]_rep\,
      I3 => RAM_reg_832_895_63_63_n_0,
      I4 => \gc0.count_d1_reg[6]_rep\,
      I5 => RAM_reg_768_831_63_63_n_0,
      O => \gpr1.dout_i[63]_i_8_n_0\
    );
\gpr1.dout_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_0,
      I1 => RAM_reg_128_191_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_0,
      O => \gpr1.dout_i[6]_i_4_n_0\
    );
\gpr1.dout_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_0,
      I1 => RAM_reg_384_447_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_0,
      O => \gpr1.dout_i[6]_i_5_n_0\
    );
\gpr1.dout_i[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_0,
      I1 => RAM_reg_640_703_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_0,
      O => \gpr1.dout_i[6]_i_6_n_0\
    );
\gpr1.dout_i[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_0,
      I1 => RAM_reg_896_959_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_0,
      O => \gpr1.dout_i[6]_i_7_n_0\
    );
\gpr1.dout_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_1,
      I1 => RAM_reg_128_191_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_1,
      O => \gpr1.dout_i[7]_i_4_n_0\
    );
\gpr1.dout_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_1,
      I1 => RAM_reg_384_447_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_1,
      O => \gpr1.dout_i[7]_i_5_n_0\
    );
\gpr1.dout_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_1,
      I1 => RAM_reg_640_703_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_1,
      O => \gpr1.dout_i[7]_i_6_n_0\
    );
\gpr1.dout_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_1,
      I1 => RAM_reg_896_959_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_1,
      O => \gpr1.dout_i[7]_i_7_n_0\
    );
\gpr1.dout_i[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_2,
      I1 => RAM_reg_128_191_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_2,
      O => \gpr1.dout_i[8]_i_4_n_0\
    );
\gpr1.dout_i[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_2,
      I1 => RAM_reg_384_447_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_2,
      O => \gpr1.dout_i[8]_i_5_n_0\
    );
\gpr1.dout_i[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_2,
      I1 => RAM_reg_640_703_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_2,
      O => \gpr1.dout_i[8]_i_6_n_0\
    );
\gpr1.dout_i[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_2,
      I1 => RAM_reg_896_959_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_2,
      O => \gpr1.dout_i[8]_i_7_n_0\
    );
\gpr1.dout_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_0,
      I1 => RAM_reg_128_191_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_0,
      O => \gpr1.dout_i[9]_i_4_n_0\
    );
\gpr1.dout_i[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_0,
      I1 => RAM_reg_384_447_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_0,
      O => \gpr1.dout_i[9]_i_5_n_0\
    );
\gpr1.dout_i[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_0,
      I1 => RAM_reg_640_703_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_0,
      O => \gpr1.dout_i[9]_i_6_n_0\
    );
\gpr1.dout_i[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_0,
      I1 => RAM_reg_896_959_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_0,
      O => \gpr1.dout_i[9]_i_7_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_3_n_0\,
      O => p_0_out(0),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_4_n_0\,
      I1 => \gpr1.dout_i[0]_i_5_n_0\,
      O => \gpr1.dout_i_reg[0]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_6_n_0\,
      I1 => \gpr1.dout_i[0]_i_7_n_0\,
      O => \gpr1.dout_i_reg[0]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_3_n_0\,
      O => p_0_out(10),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_4_n_0\,
      I1 => \gpr1.dout_i[10]_i_5_n_0\,
      O => \gpr1.dout_i_reg[10]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_6_n_0\,
      I1 => \gpr1.dout_i[10]_i_7_n_0\,
      O => \gpr1.dout_i_reg[10]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_3_n_0\,
      O => p_0_out(11),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_4_n_0\,
      I1 => \gpr1.dout_i[11]_i_5_n_0\,
      O => \gpr1.dout_i_reg[11]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_6_n_0\,
      I1 => \gpr1.dout_i[11]_i_7_n_0\,
      O => \gpr1.dout_i_reg[11]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_3_n_0\,
      O => p_0_out(12),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_4_n_0\,
      I1 => \gpr1.dout_i[12]_i_5_n_0\,
      O => \gpr1.dout_i_reg[12]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_6_n_0\,
      I1 => \gpr1.dout_i[12]_i_7_n_0\,
      O => \gpr1.dout_i_reg[12]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_3_n_0\,
      O => p_0_out(13),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_4_n_0\,
      I1 => \gpr1.dout_i[13]_i_5_n_0\,
      O => \gpr1.dout_i_reg[13]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_6_n_0\,
      I1 => \gpr1.dout_i[13]_i_7_n_0\,
      O => \gpr1.dout_i_reg[13]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_3_n_0\,
      O => p_0_out(14),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_4_n_0\,
      I1 => \gpr1.dout_i[14]_i_5_n_0\,
      O => \gpr1.dout_i_reg[14]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_6_n_0\,
      I1 => \gpr1.dout_i[14]_i_7_n_0\,
      O => \gpr1.dout_i_reg[14]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_3_n_0\,
      O => p_0_out(15),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_4_n_0\,
      I1 => \gpr1.dout_i[15]_i_5_n_0\,
      O => \gpr1.dout_i_reg[15]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_6_n_0\,
      I1 => \gpr1.dout_i[15]_i_7_n_0\,
      O => \gpr1.dout_i_reg[15]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_3_n_0\,
      O => p_0_out(16),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_4_n_0\,
      I1 => \gpr1.dout_i[16]_i_5_n_0\,
      O => \gpr1.dout_i_reg[16]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_6_n_0\,
      I1 => \gpr1.dout_i[16]_i_7_n_0\,
      O => \gpr1.dout_i_reg[16]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_3_n_0\,
      O => p_0_out(17),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_4_n_0\,
      I1 => \gpr1.dout_i[17]_i_5_n_0\,
      O => \gpr1.dout_i_reg[17]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_6_n_0\,
      I1 => \gpr1.dout_i[17]_i_7_n_0\,
      O => \gpr1.dout_i_reg[17]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_3_n_0\,
      O => p_0_out(18),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_4_n_0\,
      I1 => \gpr1.dout_i[18]_i_5_n_0\,
      O => \gpr1.dout_i_reg[18]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_6_n_0\,
      I1 => \gpr1.dout_i[18]_i_7_n_0\,
      O => \gpr1.dout_i_reg[18]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_3_n_0\,
      O => p_0_out(19),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_4_n_0\,
      I1 => \gpr1.dout_i[19]_i_5_n_0\,
      O => \gpr1.dout_i_reg[19]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_6_n_0\,
      I1 => \gpr1.dout_i[19]_i_7_n_0\,
      O => \gpr1.dout_i_reg[19]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_3_n_0\,
      O => p_0_out(1),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_4_n_0\,
      I1 => \gpr1.dout_i[1]_i_5_n_0\,
      O => \gpr1.dout_i_reg[1]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_6_n_0\,
      I1 => \gpr1.dout_i[1]_i_7_n_0\,
      O => \gpr1.dout_i_reg[1]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_3_n_0\,
      O => p_0_out(20),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_4_n_0\,
      I1 => \gpr1.dout_i[20]_i_5_n_0\,
      O => \gpr1.dout_i_reg[20]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_6_n_0\,
      I1 => \gpr1.dout_i[20]_i_7_n_0\,
      O => \gpr1.dout_i_reg[20]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_3_n_0\,
      O => p_0_out(21),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_4_n_0\,
      I1 => \gpr1.dout_i[21]_i_5_n_0\,
      O => \gpr1.dout_i_reg[21]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_6_n_0\,
      I1 => \gpr1.dout_i[21]_i_7_n_0\,
      O => \gpr1.dout_i_reg[21]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[22]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[22]_i_3_n_0\,
      O => p_0_out(22),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_4_n_0\,
      I1 => \gpr1.dout_i[22]_i_5_n_0\,
      O => \gpr1.dout_i_reg[22]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_6_n_0\,
      I1 => \gpr1.dout_i[22]_i_7_n_0\,
      O => \gpr1.dout_i_reg[22]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[23]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[23]_i_3_n_0\,
      O => p_0_out(23),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[23]_i_4_n_0\,
      I1 => \gpr1.dout_i[23]_i_5_n_0\,
      O => \gpr1.dout_i_reg[23]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[23]_i_6_n_0\,
      I1 => \gpr1.dout_i[23]_i_7_n_0\,
      O => \gpr1.dout_i_reg[23]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(24),
      Q => dout(24)
    );
\gpr1.dout_i_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[24]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[24]_i_3_n_0\,
      O => p_0_out(24),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[24]_i_4_n_0\,
      I1 => \gpr1.dout_i[24]_i_5_n_0\,
      O => \gpr1.dout_i_reg[24]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[24]_i_6_n_0\,
      I1 => \gpr1.dout_i[24]_i_7_n_0\,
      O => \gpr1.dout_i_reg[24]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(25),
      Q => dout(25)
    );
\gpr1.dout_i_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[25]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[25]_i_3_n_0\,
      O => p_0_out(25),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[25]_i_4_n_0\,
      I1 => \gpr1.dout_i[25]_i_5_n_0\,
      O => \gpr1.dout_i_reg[25]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[25]_i_6_n_0\,
      I1 => \gpr1.dout_i[25]_i_7_n_0\,
      O => \gpr1.dout_i_reg[25]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(26),
      Q => dout(26)
    );
\gpr1.dout_i_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[26]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[26]_i_3_n_0\,
      O => p_0_out(26),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[26]_i_4_n_0\,
      I1 => \gpr1.dout_i[26]_i_5_n_0\,
      O => \gpr1.dout_i_reg[26]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[26]_i_6_n_0\,
      I1 => \gpr1.dout_i[26]_i_7_n_0\,
      O => \gpr1.dout_i_reg[26]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(27),
      Q => dout(27)
    );
\gpr1.dout_i_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[27]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[27]_i_3_n_0\,
      O => p_0_out(27),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[27]_i_4_n_0\,
      I1 => \gpr1.dout_i[27]_i_5_n_0\,
      O => \gpr1.dout_i_reg[27]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[27]_i_6_n_0\,
      I1 => \gpr1.dout_i[27]_i_7_n_0\,
      O => \gpr1.dout_i_reg[27]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(28),
      Q => dout(28)
    );
\gpr1.dout_i_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[28]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[28]_i_3_n_0\,
      O => p_0_out(28),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[28]_i_4_n_0\,
      I1 => \gpr1.dout_i[28]_i_5_n_0\,
      O => \gpr1.dout_i_reg[28]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[28]_i_6_n_0\,
      I1 => \gpr1.dout_i[28]_i_7_n_0\,
      O => \gpr1.dout_i_reg[28]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(29),
      Q => dout(29)
    );
\gpr1.dout_i_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[29]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[29]_i_3_n_0\,
      O => p_0_out(29),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[29]_i_4_n_0\,
      I1 => \gpr1.dout_i[29]_i_5_n_0\,
      O => \gpr1.dout_i_reg[29]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[29]_i_6_n_0\,
      I1 => \gpr1.dout_i[29]_i_7_n_0\,
      O => \gpr1.dout_i_reg[29]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_3_n_0\,
      O => p_0_out(2),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_4_n_0\,
      I1 => \gpr1.dout_i[2]_i_5_n_0\,
      O => \gpr1.dout_i_reg[2]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_6_n_0\,
      I1 => \gpr1.dout_i[2]_i_7_n_0\,
      O => \gpr1.dout_i_reg[2]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(30),
      Q => dout(30)
    );
\gpr1.dout_i_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[30]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[30]_i_3_n_0\,
      O => p_0_out(30),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[30]_i_4_n_0\,
      I1 => \gpr1.dout_i[30]_i_5_n_0\,
      O => \gpr1.dout_i_reg[30]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[30]_i_6_n_0\,
      I1 => \gpr1.dout_i[30]_i_7_n_0\,
      O => \gpr1.dout_i_reg[30]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(31),
      Q => dout(31)
    );
\gpr1.dout_i_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[31]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[31]_i_3_n_0\,
      O => p_0_out(31),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[31]_i_4_n_0\,
      I1 => \gpr1.dout_i[31]_i_5_n_0\,
      O => \gpr1.dout_i_reg[31]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[31]_i_6_n_0\,
      I1 => \gpr1.dout_i[31]_i_7_n_0\,
      O => \gpr1.dout_i_reg[31]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(32),
      Q => dout(32)
    );
\gpr1.dout_i_reg[32]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[32]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[32]_i_3_n_0\,
      O => p_0_out(32),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[32]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[32]_i_4_n_0\,
      I1 => \gpr1.dout_i[32]_i_5_n_0\,
      O => \gpr1.dout_i_reg[32]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[32]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[32]_i_6_n_0\,
      I1 => \gpr1.dout_i[32]_i_7_n_0\,
      O => \gpr1.dout_i_reg[32]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(33),
      Q => dout(33)
    );
\gpr1.dout_i_reg[33]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[33]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[33]_i_3_n_0\,
      O => p_0_out(33),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[33]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[33]_i_4_n_0\,
      I1 => \gpr1.dout_i[33]_i_5_n_0\,
      O => \gpr1.dout_i_reg[33]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[33]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[33]_i_6_n_0\,
      I1 => \gpr1.dout_i[33]_i_7_n_0\,
      O => \gpr1.dout_i_reg[33]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(34),
      Q => dout(34)
    );
\gpr1.dout_i_reg[34]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[34]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[34]_i_3_n_0\,
      O => p_0_out(34),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[34]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[34]_i_4_n_0\,
      I1 => \gpr1.dout_i[34]_i_5_n_0\,
      O => \gpr1.dout_i_reg[34]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[34]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[34]_i_6_n_0\,
      I1 => \gpr1.dout_i[34]_i_7_n_0\,
      O => \gpr1.dout_i_reg[34]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(35),
      Q => dout(35)
    );
\gpr1.dout_i_reg[35]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[35]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[35]_i_3_n_0\,
      O => p_0_out(35),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[35]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[35]_i_4_n_0\,
      I1 => \gpr1.dout_i[35]_i_5_n_0\,
      O => \gpr1.dout_i_reg[35]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[35]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[35]_i_6_n_0\,
      I1 => \gpr1.dout_i[35]_i_7_n_0\,
      O => \gpr1.dout_i_reg[35]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(36),
      Q => dout(36)
    );
\gpr1.dout_i_reg[36]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[36]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[36]_i_3_n_0\,
      O => p_0_out(36),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[36]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[36]_i_4_n_0\,
      I1 => \gpr1.dout_i[36]_i_5_n_0\,
      O => \gpr1.dout_i_reg[36]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[36]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[36]_i_6_n_0\,
      I1 => \gpr1.dout_i[36]_i_7_n_0\,
      O => \gpr1.dout_i_reg[36]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(37),
      Q => dout(37)
    );
\gpr1.dout_i_reg[37]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[37]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[37]_i_3_n_0\,
      O => p_0_out(37),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[37]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[37]_i_4_n_0\,
      I1 => \gpr1.dout_i[37]_i_5_n_0\,
      O => \gpr1.dout_i_reg[37]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[37]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[37]_i_6_n_0\,
      I1 => \gpr1.dout_i[37]_i_7_n_0\,
      O => \gpr1.dout_i_reg[37]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(38),
      Q => dout(38)
    );
\gpr1.dout_i_reg[38]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[38]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[38]_i_3_n_0\,
      O => p_0_out(38),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[38]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[38]_i_4_n_0\,
      I1 => \gpr1.dout_i[38]_i_5_n_0\,
      O => \gpr1.dout_i_reg[38]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[38]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[38]_i_6_n_0\,
      I1 => \gpr1.dout_i[38]_i_7_n_0\,
      O => \gpr1.dout_i_reg[38]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(39),
      Q => dout(39)
    );
\gpr1.dout_i_reg[39]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[39]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[39]_i_3_n_0\,
      O => p_0_out(39),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[39]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[39]_i_4_n_0\,
      I1 => \gpr1.dout_i[39]_i_5_n_0\,
      O => \gpr1.dout_i_reg[39]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[39]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[39]_i_6_n_0\,
      I1 => \gpr1.dout_i[39]_i_7_n_0\,
      O => \gpr1.dout_i_reg[39]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_3_n_0\,
      O => p_0_out(3),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_4_n_0\,
      I1 => \gpr1.dout_i[3]_i_5_n_0\,
      O => \gpr1.dout_i_reg[3]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_6_n_0\,
      I1 => \gpr1.dout_i[3]_i_7_n_0\,
      O => \gpr1.dout_i_reg[3]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(40),
      Q => dout(40)
    );
\gpr1.dout_i_reg[40]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[40]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[40]_i_3_n_0\,
      O => p_0_out(40),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[40]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[40]_i_4_n_0\,
      I1 => \gpr1.dout_i[40]_i_5_n_0\,
      O => \gpr1.dout_i_reg[40]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[40]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[40]_i_6_n_0\,
      I1 => \gpr1.dout_i[40]_i_7_n_0\,
      O => \gpr1.dout_i_reg[40]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(41),
      Q => dout(41)
    );
\gpr1.dout_i_reg[41]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[41]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[41]_i_3_n_0\,
      O => p_0_out(41),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[41]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[41]_i_4_n_0\,
      I1 => \gpr1.dout_i[41]_i_5_n_0\,
      O => \gpr1.dout_i_reg[41]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[41]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[41]_i_6_n_0\,
      I1 => \gpr1.dout_i[41]_i_7_n_0\,
      O => \gpr1.dout_i_reg[41]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(42),
      Q => dout(42)
    );
\gpr1.dout_i_reg[42]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[42]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[42]_i_3_n_0\,
      O => p_0_out(42),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[42]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[42]_i_4_n_0\,
      I1 => \gpr1.dout_i[42]_i_5_n_0\,
      O => \gpr1.dout_i_reg[42]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[42]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[42]_i_6_n_0\,
      I1 => \gpr1.dout_i[42]_i_7_n_0\,
      O => \gpr1.dout_i_reg[42]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(43),
      Q => dout(43)
    );
\gpr1.dout_i_reg[43]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[43]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[43]_i_3_n_0\,
      O => p_0_out(43),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[43]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[43]_i_4_n_0\,
      I1 => \gpr1.dout_i[43]_i_5_n_0\,
      O => \gpr1.dout_i_reg[43]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[43]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[43]_i_6_n_0\,
      I1 => \gpr1.dout_i[43]_i_7_n_0\,
      O => \gpr1.dout_i_reg[43]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(44),
      Q => dout(44)
    );
\gpr1.dout_i_reg[44]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[44]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[44]_i_3_n_0\,
      O => p_0_out(44),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[44]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[44]_i_4_n_0\,
      I1 => \gpr1.dout_i[44]_i_5_n_0\,
      O => \gpr1.dout_i_reg[44]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[44]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[44]_i_6_n_0\,
      I1 => \gpr1.dout_i[44]_i_7_n_0\,
      O => \gpr1.dout_i_reg[44]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(45),
      Q => dout(45)
    );
\gpr1.dout_i_reg[45]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[45]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[45]_i_3_n_0\,
      O => p_0_out(45),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[45]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[45]_i_4_n_0\,
      I1 => \gpr1.dout_i[45]_i_5_n_0\,
      O => \gpr1.dout_i_reg[45]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[45]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[45]_i_6_n_0\,
      I1 => \gpr1.dout_i[45]_i_7_n_0\,
      O => \gpr1.dout_i_reg[45]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(46),
      Q => dout(46)
    );
\gpr1.dout_i_reg[46]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[46]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[46]_i_3_n_0\,
      O => p_0_out(46),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[46]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[46]_i_4_n_0\,
      I1 => \gpr1.dout_i[46]_i_5_n_0\,
      O => \gpr1.dout_i_reg[46]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[46]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[46]_i_6_n_0\,
      I1 => \gpr1.dout_i[46]_i_7_n_0\,
      O => \gpr1.dout_i_reg[46]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(47),
      Q => dout(47)
    );
\gpr1.dout_i_reg[47]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[47]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[47]_i_3_n_0\,
      O => p_0_out(47),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[47]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[47]_i_4_n_0\,
      I1 => \gpr1.dout_i[47]_i_5_n_0\,
      O => \gpr1.dout_i_reg[47]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[47]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[47]_i_6_n_0\,
      I1 => \gpr1.dout_i[47]_i_7_n_0\,
      O => \gpr1.dout_i_reg[47]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(48),
      Q => dout(48)
    );
\gpr1.dout_i_reg[48]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[48]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[48]_i_3_n_0\,
      O => p_0_out(48),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[48]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[48]_i_4_n_0\,
      I1 => \gpr1.dout_i[48]_i_5_n_0\,
      O => \gpr1.dout_i_reg[48]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[48]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[48]_i_6_n_0\,
      I1 => \gpr1.dout_i[48]_i_7_n_0\,
      O => \gpr1.dout_i_reg[48]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(49),
      Q => dout(49)
    );
\gpr1.dout_i_reg[49]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[49]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[49]_i_3_n_0\,
      O => p_0_out(49),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[49]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[49]_i_4_n_0\,
      I1 => \gpr1.dout_i[49]_i_5_n_0\,
      O => \gpr1.dout_i_reg[49]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[49]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[49]_i_6_n_0\,
      I1 => \gpr1.dout_i[49]_i_7_n_0\,
      O => \gpr1.dout_i_reg[49]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_3_n_0\,
      O => p_0_out(4),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_4_n_0\,
      I1 => \gpr1.dout_i[4]_i_5_n_0\,
      O => \gpr1.dout_i_reg[4]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_6_n_0\,
      I1 => \gpr1.dout_i[4]_i_7_n_0\,
      O => \gpr1.dout_i_reg[4]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(50),
      Q => dout(50)
    );
\gpr1.dout_i_reg[50]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[50]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[50]_i_3_n_0\,
      O => p_0_out(50),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[50]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[50]_i_4_n_0\,
      I1 => \gpr1.dout_i[50]_i_5_n_0\,
      O => \gpr1.dout_i_reg[50]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[50]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[50]_i_6_n_0\,
      I1 => \gpr1.dout_i[50]_i_7_n_0\,
      O => \gpr1.dout_i_reg[50]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(51),
      Q => dout(51)
    );
\gpr1.dout_i_reg[51]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[51]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[51]_i_3_n_0\,
      O => p_0_out(51),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[51]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[51]_i_4_n_0\,
      I1 => \gpr1.dout_i[51]_i_5_n_0\,
      O => \gpr1.dout_i_reg[51]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[51]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[51]_i_6_n_0\,
      I1 => \gpr1.dout_i[51]_i_7_n_0\,
      O => \gpr1.dout_i_reg[51]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(52),
      Q => dout(52)
    );
\gpr1.dout_i_reg[52]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[52]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[52]_i_3_n_0\,
      O => p_0_out(52),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[52]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[52]_i_4_n_0\,
      I1 => \gpr1.dout_i[52]_i_5_n_0\,
      O => \gpr1.dout_i_reg[52]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[52]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[52]_i_6_n_0\,
      I1 => \gpr1.dout_i[52]_i_7_n_0\,
      O => \gpr1.dout_i_reg[52]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(53),
      Q => dout(53)
    );
\gpr1.dout_i_reg[53]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[53]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[53]_i_3_n_0\,
      O => p_0_out(53),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[53]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[53]_i_4_n_0\,
      I1 => \gpr1.dout_i[53]_i_5_n_0\,
      O => \gpr1.dout_i_reg[53]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[53]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[53]_i_6_n_0\,
      I1 => \gpr1.dout_i[53]_i_7_n_0\,
      O => \gpr1.dout_i_reg[53]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(54),
      Q => dout(54)
    );
\gpr1.dout_i_reg[54]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[54]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[54]_i_3_n_0\,
      O => p_0_out(54),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[54]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[54]_i_4_n_0\,
      I1 => \gpr1.dout_i[54]_i_5_n_0\,
      O => \gpr1.dout_i_reg[54]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[54]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[54]_i_6_n_0\,
      I1 => \gpr1.dout_i[54]_i_7_n_0\,
      O => \gpr1.dout_i_reg[54]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(55),
      Q => dout(55)
    );
\gpr1.dout_i_reg[55]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[55]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[55]_i_3_n_0\,
      O => p_0_out(55),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[55]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[55]_i_4_n_0\,
      I1 => \gpr1.dout_i[55]_i_5_n_0\,
      O => \gpr1.dout_i_reg[55]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[55]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[55]_i_6_n_0\,
      I1 => \gpr1.dout_i[55]_i_7_n_0\,
      O => \gpr1.dout_i_reg[55]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(56),
      Q => dout(56)
    );
\gpr1.dout_i_reg[56]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[56]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[56]_i_3_n_0\,
      O => p_0_out(56),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[56]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[56]_i_4_n_0\,
      I1 => \gpr1.dout_i[56]_i_5_n_0\,
      O => \gpr1.dout_i_reg[56]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[56]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[56]_i_6_n_0\,
      I1 => \gpr1.dout_i[56]_i_7_n_0\,
      O => \gpr1.dout_i_reg[56]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(57),
      Q => dout(57)
    );
\gpr1.dout_i_reg[57]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[57]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[57]_i_3_n_0\,
      O => p_0_out(57),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[57]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[57]_i_4_n_0\,
      I1 => \gpr1.dout_i[57]_i_5_n_0\,
      O => \gpr1.dout_i_reg[57]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[57]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[57]_i_6_n_0\,
      I1 => \gpr1.dout_i[57]_i_7_n_0\,
      O => \gpr1.dout_i_reg[57]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(58),
      Q => dout(58)
    );
\gpr1.dout_i_reg[58]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[58]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[58]_i_3_n_0\,
      O => p_0_out(58),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[58]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[58]_i_4_n_0\,
      I1 => \gpr1.dout_i[58]_i_5_n_0\,
      O => \gpr1.dout_i_reg[58]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[58]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[58]_i_6_n_0\,
      I1 => \gpr1.dout_i[58]_i_7_n_0\,
      O => \gpr1.dout_i_reg[58]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(59),
      Q => dout(59)
    );
\gpr1.dout_i_reg[59]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[59]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[59]_i_3_n_0\,
      O => p_0_out(59),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[59]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[59]_i_4_n_0\,
      I1 => \gpr1.dout_i[59]_i_5_n_0\,
      O => \gpr1.dout_i_reg[59]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[59]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[59]_i_6_n_0\,
      I1 => \gpr1.dout_i[59]_i_7_n_0\,
      O => \gpr1.dout_i_reg[59]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_3_n_0\,
      O => p_0_out(5),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_4_n_0\,
      I1 => \gpr1.dout_i[5]_i_5_n_0\,
      O => \gpr1.dout_i_reg[5]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_6_n_0\,
      I1 => \gpr1.dout_i[5]_i_7_n_0\,
      O => \gpr1.dout_i_reg[5]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(60),
      Q => dout(60)
    );
\gpr1.dout_i_reg[60]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[60]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[60]_i_3_n_0\,
      O => p_0_out(60),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[60]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[60]_i_4_n_0\,
      I1 => \gpr1.dout_i[60]_i_5_n_0\,
      O => \gpr1.dout_i_reg[60]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[60]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[60]_i_6_n_0\,
      I1 => \gpr1.dout_i[60]_i_7_n_0\,
      O => \gpr1.dout_i_reg[60]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(61),
      Q => dout(61)
    );
\gpr1.dout_i_reg[61]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[61]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[61]_i_3_n_0\,
      O => p_0_out(61),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[61]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[61]_i_4_n_0\,
      I1 => \gpr1.dout_i[61]_i_5_n_0\,
      O => \gpr1.dout_i_reg[61]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[61]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[61]_i_6_n_0\,
      I1 => \gpr1.dout_i[61]_i_7_n_0\,
      O => \gpr1.dout_i_reg[61]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(62),
      Q => dout(62)
    );
\gpr1.dout_i_reg[62]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[62]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[62]_i_3_n_0\,
      O => p_0_out(62),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[62]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[62]_i_4_n_0\,
      I1 => \gpr1.dout_i[62]_i_5_n_0\,
      O => \gpr1.dout_i_reg[62]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[62]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[62]_i_6_n_0\,
      I1 => \gpr1.dout_i[62]_i_7_n_0\,
      O => \gpr1.dout_i_reg[62]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(63),
      Q => dout(63)
    );
\gpr1.dout_i_reg[63]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[63]_i_3_n_0\,
      I1 => \gpr1.dout_i_reg[63]_i_4_n_0\,
      O => p_0_out(63),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[63]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[63]_i_5_n_0\,
      I1 => \gpr1.dout_i[63]_i_6_n_0\,
      O => \gpr1.dout_i_reg[63]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[63]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[63]_i_7_n_0\,
      I1 => \gpr1.dout_i[63]_i_8_n_0\,
      O => \gpr1.dout_i_reg[63]_i_4_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_3_n_0\,
      O => p_0_out(6),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_4_n_0\,
      I1 => \gpr1.dout_i[6]_i_5_n_0\,
      O => \gpr1.dout_i_reg[6]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_6_n_0\,
      I1 => \gpr1.dout_i[6]_i_7_n_0\,
      O => \gpr1.dout_i_reg[6]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_3_n_0\,
      O => p_0_out(7),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_4_n_0\,
      I1 => \gpr1.dout_i[7]_i_5_n_0\,
      O => \gpr1.dout_i_reg[7]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_6_n_0\,
      I1 => \gpr1.dout_i[7]_i_7_n_0\,
      O => \gpr1.dout_i_reg[7]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_3_n_0\,
      O => p_0_out(8),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_4_n_0\,
      I1 => \gpr1.dout_i[8]_i_5_n_0\,
      O => \gpr1.dout_i_reg[8]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_6_n_0\,
      I1 => \gpr1.dout_i[8]_i_7_n_0\,
      O => \gpr1.dout_i_reg[8]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
\gpr1.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_3_n_0\,
      O => p_0_out(9),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_4_n_0\,
      I1 => \gpr1.dout_i[9]_i_5_n_0\,
      O => \gpr1.dout_i_reg[9]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_6_n_0\,
      I1 => \gpr1.dout_i[9]_i_7_n_0\,
      O => \gpr1.dout_i_reg[9]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \src_gray_ff_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[63]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_0\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[33]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[42]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[60]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair9";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__0\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__1\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__2\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__3\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__4\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__5\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__0\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__1\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__2\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__3\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__4\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__5\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__0\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__1\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__2\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__3\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__4\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__5\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__0\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__1\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__2\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__3\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__4\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__5\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__0\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__1\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__2\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__3\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__4\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__5\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__0\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__1\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__2\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__3\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__4\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__5\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]_rep\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]_rep\ : label is "gc0.count_d1_reg[7]";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__0\(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \plusOp__0\(9)
    );
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[9]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \src_gray_ff_reg[9]\(0)
    );
\gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => ADDRC(0)
    );
\gc0.count_d1_reg[0]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[24]\(0)
    );
\gc0.count_d1_reg[0]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[33]\(0)
    );
\gc0.count_d1_reg[0]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[42]\(0)
    );
\gc0.count_d1_reg[0]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[51]\(0)
    );
\gc0.count_d1_reg[0]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[60]\(0)
    );
\gc0.count_d1_reg[0]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => RD_PNTR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \src_gray_ff_reg[9]\(1)
    );
\gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => ADDRC(1)
    );
\gc0.count_d1_reg[1]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[24]\(1)
    );
\gc0.count_d1_reg[1]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[33]\(1)
    );
\gc0.count_d1_reg[1]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[42]\(1)
    );
\gc0.count_d1_reg[1]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[51]\(1)
    );
\gc0.count_d1_reg[1]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[60]\(1)
    );
\gc0.count_d1_reg[1]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => RD_PNTR(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \src_gray_ff_reg[9]\(2)
    );
\gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => ADDRC(2)
    );
\gc0.count_d1_reg[2]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[24]\(2)
    );
\gc0.count_d1_reg[2]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[33]\(2)
    );
\gc0.count_d1_reg[2]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[42]\(2)
    );
\gc0.count_d1_reg[2]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[51]\(2)
    );
\gc0.count_d1_reg[2]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[60]\(2)
    );
\gc0.count_d1_reg[2]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => RD_PNTR(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \src_gray_ff_reg[9]\(3)
    );
\gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => ADDRC(3)
    );
\gc0.count_d1_reg[3]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[24]\(3)
    );
\gc0.count_d1_reg[3]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[33]\(3)
    );
\gc0.count_d1_reg[3]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[42]\(3)
    );
\gc0.count_d1_reg[3]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[51]\(3)
    );
\gc0.count_d1_reg[3]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[60]\(3)
    );
\gc0.count_d1_reg[3]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => RD_PNTR(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \src_gray_ff_reg[9]\(4)
    );
\gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => ADDRC(4)
    );
\gc0.count_d1_reg[4]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[24]\(4)
    );
\gc0.count_d1_reg[4]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[33]\(4)
    );
\gc0.count_d1_reg[4]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[42]\(4)
    );
\gc0.count_d1_reg[4]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[51]\(4)
    );
\gc0.count_d1_reg[4]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[60]\(4)
    );
\gc0.count_d1_reg[4]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => RD_PNTR(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \src_gray_ff_reg[9]\(5)
    );
\gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => ADDRC(5)
    );
\gc0.count_d1_reg[5]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[24]\(5)
    );
\gc0.count_d1_reg[5]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[33]\(5)
    );
\gc0.count_d1_reg[5]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[42]\(5)
    );
\gc0.count_d1_reg[5]_rep__3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[51]\(5)
    );
\gc0.count_d1_reg[5]_rep__4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[60]\(5)
    );
\gc0.count_d1_reg[5]_rep__5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => RD_PNTR(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \src_gray_ff_reg[9]\(6)
    );
\gc0.count_d1_reg[6]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \gpr1.dout_i_reg[63]_0\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \src_gray_ff_reg[9]\(7)
    );
\gc0.count_d1_reg[7]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \gpr1.dout_i_reg[63]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \src_gray_ff_reg[9]\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(9),
      Q => \src_gray_ff_reg[9]\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(8),
      Q => \^q\(8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
  signal minusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 0) => \dest_out_bin_ff_reg[3]\(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => \dest_out_bin_ff_reg[7]\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => WR_PNTR_RD(8),
      O(3 downto 2) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => minusOp(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(0),
      Q => rd_data_count(0)
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(1),
      Q => rd_data_count(1)
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(2),
      Q => rd_data_count(2)
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(3),
      Q => rd_data_count(3)
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(4),
      Q => rd_data_count(4)
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(5),
      Q => rd_data_count(5)
    );
\rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(6),
      Q => rd_data_count(6)
    );
\rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(7),
      Q => rd_data_count(7)
    );
\rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(8),
      Q => rd_data_count(8)
    );
\rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp(9),
      Q => rd_data_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_data_count_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[63]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_14\ : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gic0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gic0.gc0.count[9]_i_1\ : label is "soft_lutpair13";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => wr_en,
      I4 => \out\,
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[63]_6\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \out\,
      I4 => wr_en,
      I5 => \^q\(6),
      O => \gpr1.dout_i_reg[63]\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\,
      I2 => wr_en,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => \gpr1.dout_i_reg[63]_3\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => wr_en,
      I4 => \out\,
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[63]_7\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \out\,
      I4 => wr_en,
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[63]_9\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \out\,
      I4 => wr_en,
      I5 => \^q\(6),
      O => \gpr1.dout_i_reg[63]_10\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \out\,
      I4 => wr_en,
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[63]_12\
    );
RAM_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\,
      I2 => wr_en,
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \^q\(7),
      O => \gpr1.dout_i_reg[63]_0\
    );
RAM_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \out\,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[63]_4\
    );
RAM_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\,
      I2 => wr_en,
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \^q\(7),
      O => \gpr1.dout_i_reg[63]_1\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \out\,
      I4 => wr_en,
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[63]_2\
    );
RAM_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \out\,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[63]_5\
    );
RAM_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\,
      I2 => wr_en,
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \^q\(7),
      O => \gpr1.dout_i_reg[63]_13\
    );
RAM_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \out\,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[63]_8\
    );
RAM_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\,
      I2 => wr_en,
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \^q\(7),
      O => \gpr1.dout_i_reg[63]_14\
    );
RAM_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \out\,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[63]_11\
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => plusOp(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[9]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      O => plusOp(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[9]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => plusOp(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gic0.gc0.count[9]_i_2_n_0\,
      I2 => wr_pntr_plus2(7),
      I3 => wr_pntr_plus2(8),
      O => plusOp(8)
    );
\gic0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(7),
      I1 => \gic0.gc0.count[9]_i_2_n_0\,
      I2 => wr_pntr_plus2(6),
      I3 => wr_pntr_plus2(8),
      I4 => wr_pntr_plus2(9),
      O => plusOp(9)
    );
\gic0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \gic0.gc0.count[9]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => p_14_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => p_14_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => p_14_out(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => p_14_out(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => p_14_out(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(8),
      Q => p_14_out(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(9),
      Q => p_14_out(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(8),
      Q => \^q\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(9),
      Q => \^q\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(5),
      Q => wr_pntr_plus2(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(6),
      Q => wr_pntr_plus2(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(7),
      Q => wr_pntr_plus2(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(8),
      Q => wr_pntr_plus2(8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(9),
      Q => wr_pntr_plus2(9)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(0),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => RD_PNTR_WR(0),
      I2 => wr_pntr_plus2(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_14_out(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus2(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(4),
      I1 => RD_PNTR_WR(4),
      I2 => p_14_out(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => RD_PNTR_WR(4),
      I2 => wr_pntr_plus2(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(6),
      I1 => RD_PNTR_WR(6),
      I2 => p_14_out(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => RD_PNTR_WR(6),
      I2 => wr_pntr_plus2(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(8),
      I1 => RD_PNTR_WR(8),
      I2 => p_14_out(9),
      I3 => RD_PNTR_WR(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      I2 => wr_pntr_plus2(9),
      I3 => RD_PNTR_WR(9),
      O => v1_reg_0(4)
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \wr_data_count_i_reg[7]\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \wr_data_count_i_reg[7]\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \wr_data_count_i_reg[7]\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \wr_data_count_i_reg[7]\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => RD_PNTR_WR(9),
      O => \wr_data_count_i_reg[9]\(1)
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \wr_data_count_i_reg[9]\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \gic0.gc0.count_d2_reg[7]\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 2) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gic0.gc0.count_d2_reg[9]\(1 downto 0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp_carry_n_7,
      Q => wr_data_count(0)
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp_carry_n_6,
      Q => wr_data_count(1)
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp_carry_n_5,
      Q => wr_data_count(2)
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => minusOp_carry_n_4,
      Q => wr_data_count(3)
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__0_n_7\,
      Q => wr_data_count(4)
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__0_n_6\,
      Q => wr_data_count(5)
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__0_n_5\,
      Q => wr_data_count(6)
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__0_n_4\,
      Q => wr_data_count(7)
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__1_n_7\,
      Q => wr_data_count(8)
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \minusOp_carry__1_n_6\,
      Q => wr_data_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_dc_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 9 to 9 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 10;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(8 downto 0) <= \^wr_pntr_rd\(8 downto 0);
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => RD_PNTR(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => RD_PNTR(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => \gc0.count_reg[9]\(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => \gc0.count_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => RD_PNTR(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => RD_PNTR(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => \gc0.count_reg[9]\(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => \gc0.count_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => RD_PNTR(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => RD_PNTR(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => \gc0.count_reg[9]\(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => \gc0.count_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(1),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => \gc0.count_reg[9]\(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => \gc0.count_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(2),
      I2 => p_24_out(9),
      I3 => Q(3),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => \gc0.count_reg[9]\(8),
      I2 => p_24_out(9),
      I3 => \gc0.count_reg[9]\(9),
      O => v1_reg_0(4)
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(1),
      O => \rd_dc_i_reg[7]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(0),
      O => \rd_dc_i_reg[7]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => RD_PNTR(5),
      O => \rd_dc_i_reg[7]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => RD_PNTR(4),
      O => \rd_dc_i_reg[7]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_24_out(9),
      I1 => Q(3),
      O => S(1)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(2),
      O => S(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => RD_PNTR(3),
      O => \rd_dc_i_reg[3]\(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => RD_PNTR(2),
      O => \rd_dc_i_reg[3]\(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => RD_PNTR(1),
      O => \rd_dc_i_reg[3]\(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => RD_PNTR(0),
      O => \rd_dc_i_reg[3]\(0)
    );
rd_pntr_cdc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => RD_PNTR_WR(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 6) => Q(3 downto 0),
      src_in_bin(5 downto 0) => RD_PNTR(5 downto 0)
    );
wr_pntr_cdc_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9) => p_24_out(9),
      dest_out_bin(8 downto 0) => \^wr_pntr_rd\(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => \gic0.gc0.count_d2_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[9]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_1\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_2\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_1\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_3\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_2\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_4\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_3\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]_5\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[7]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      AR(0) => AR(0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      RD_PNTR(5 downto 0) => RD_PNTR(5 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[5]_rep__0\(5 downto 0) => \gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__1\(5 downto 0) => \gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__2\(5 downto 0) => \gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__3\(5 downto 0) => \gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      \gc0.count_d1_reg[5]_rep__4\(5 downto 0) => \gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      \gc0.count_d1_reg[6]_rep\ => \gc0.count_d1_reg[6]_rep\,
      \gc0.count_d1_reg[7]_rep\ => \gc0.count_d1_reg[7]_rep\,
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[6]_0\ => \gic0.gc0.count_d2_reg[6]_0\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gic0.gc0.count_d2_reg[7]_0\ => \gic0.gc0.count_d2_reg[7]_0\,
      \gic0.gc0.count_d2_reg[7]_1\ => \gic0.gc0.count_d2_reg[7]_1\,
      \gic0.gc0.count_d2_reg[7]_2\ => \gic0.gc0.count_d2_reg[7]_2\,
      \gic0.gc0.count_d2_reg[7]_3\ => \gic0.gc0.count_d2_reg[7]_3\,
      \gic0.gc0.count_d2_reg[7]_4\ => \gic0.gc0.count_d2_reg[7]_4\,
      \gic0.gc0.count_d2_reg[7]_5\ => \gic0.gc0.count_d2_reg[7]_5\,
      \gic0.gc0.count_d2_reg[8]\ => \gic0.gc0.count_d2_reg[8]\,
      \gic0.gc0.count_d2_reg[8]_0\ => \gic0.gc0.count_d2_reg[8]_0\,
      \gic0.gc0.count_d2_reg[8]_1\ => \gic0.gc0.count_d2_reg[8]_1\,
      \gic0.gc0.count_d2_reg[8]_2\ => \gic0.gc0.count_d2_reg[8]_2\,
      \gic0.gc0.count_d2_reg[8]_3\ => \gic0.gc0.count_d2_reg[8]_3\,
      \gic0.gc0.count_d2_reg[9]\ => \gic0.gc0.count_d2_reg[9]\,
      \gic0.gc0.count_d2_reg[9]_0\ => \gic0.gc0.count_d2_reg[9]_0\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1
     port map (
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      rd_en => rd_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2
     port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
\gpr1.dout_i[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \out\ <= rst_d2;
  ram_full_fb_i_reg <= rst_d3;
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^wr_rst_busy\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
     port map (
      comp1 => comp1,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0
     port map (
      comp1 => comp1,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      wr_en => wr_en
    );
\gic0.gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => c2_n_0,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    empty : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep__5\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \src_gray_ff_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[63]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_0\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[33]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[42]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[60]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^gc0.count_d1_reg[0]_rep__5\ : STD_LOGIC;
begin
  \gc0.count_d1_reg[0]_rep__5\ <= \^gc0.count_d1_reg[0]_rep__5\;
\gras.grdc1.rdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as
     port map (
      AR(0) => AR(0),
      S(1 downto 0) => S(1 downto 0),
      WR_PNTR_RD(8 downto 0) => WR_PNTR_RD(8 downto 0),
      \dest_out_bin_ff_reg[3]\(3 downto 0) => \dest_out_bin_ff_reg[3]\(3 downto 0),
      \dest_out_bin_ff_reg[7]\(3 downto 0) => \dest_out_bin_ff_reg[7]\(3 downto 0),
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_d1_reg[0]_rep__5\,
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      AR(0) => AR(0),
      E(0) => \^gc0.count_d1_reg[0]_rep__5\,
      Q(9 downto 0) => Q(9 downto 0),
      RD_PNTR(5 downto 0) => RD_PNTR(5 downto 0),
      \gpr1.dout_i_reg[24]\(5 downto 0) => \gpr1.dout_i_reg[24]\(5 downto 0),
      \gpr1.dout_i_reg[33]\(5 downto 0) => \gpr1.dout_i_reg[33]\(5 downto 0),
      \gpr1.dout_i_reg[42]\(5 downto 0) => \gpr1.dout_i_reg[42]\(5 downto 0),
      \gpr1.dout_i_reg[51]\(5 downto 0) => \gpr1.dout_i_reg[51]\(5 downto 0),
      \gpr1.dout_i_reg[60]\(5 downto 0) => \gpr1.dout_i_reg[60]\(5 downto 0),
      \gpr1.dout_i_reg[63]\ => \gpr1.dout_i_reg[63]\,
      \gpr1.dout_i_reg[63]_0\ => \gpr1.dout_i_reg[63]_0\,
      rd_clk => rd_clk,
      \src_gray_ff_reg[9]\(9 downto 0) => \src_gray_ff_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[63]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[63]_14\ : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_18 : STD_LOGIC;
  signal wpntr_n_19 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gwas.gwdc0.wdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as
     port map (
      AR(0) => AR(0),
      Q(8 downto 0) => \^q\(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gic0.gc0.count_d2_reg[7]\(3) => wpntr_n_14,
      \gic0.gc0.count_d2_reg[7]\(2) => wpntr_n_15,
      \gic0.gc0.count_d2_reg[7]\(1) => wpntr_n_16,
      \gic0.gc0.count_d2_reg[7]\(0) => wpntr_n_17,
      \gic0.gc0.count_d2_reg[9]\(1) => wpntr_n_18,
      \gic0.gc0.count_d2_reg[9]\(0) => wpntr_n_19,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0)
    );
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
     port map (
      E(0) => \gwas.wsts_n_2\,
      full => full,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \out\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \gwas.wsts_n_1\,
      v1_reg(4 downto 0) => \c1/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c2/v1_reg\(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \gwas.wsts_n_2\,
      Q(9 downto 0) => \^q\(9 downto 0),
      RD_PNTR_WR(9 downto 0) => RD_PNTR_WR(9 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gpr1.dout_i_reg[63]\ => \gpr1.dout_i_reg[63]\,
      \gpr1.dout_i_reg[63]_0\ => \gpr1.dout_i_reg[63]_0\,
      \gpr1.dout_i_reg[63]_1\ => \gpr1.dout_i_reg[63]_1\,
      \gpr1.dout_i_reg[63]_10\ => \gpr1.dout_i_reg[63]_10\,
      \gpr1.dout_i_reg[63]_11\ => \gpr1.dout_i_reg[63]_11\,
      \gpr1.dout_i_reg[63]_12\ => \gpr1.dout_i_reg[63]_12\,
      \gpr1.dout_i_reg[63]_13\ => \gpr1.dout_i_reg[63]_13\,
      \gpr1.dout_i_reg[63]_14\ => \gpr1.dout_i_reg[63]_14\,
      \gpr1.dout_i_reg[63]_2\ => \gpr1.dout_i_reg[63]_2\,
      \gpr1.dout_i_reg[63]_3\ => \gpr1.dout_i_reg[63]_3\,
      \gpr1.dout_i_reg[63]_4\ => \gpr1.dout_i_reg[63]_4\,
      \gpr1.dout_i_reg[63]_5\ => \gpr1.dout_i_reg[63]_5\,
      \gpr1.dout_i_reg[63]_6\ => \gpr1.dout_i_reg[63]_6\,
      \gpr1.dout_i_reg[63]_7\ => \gpr1.dout_i_reg[63]_7\,
      \gpr1.dout_i_reg[63]_8\ => \gpr1.dout_i_reg[63]_8\,
      \gpr1.dout_i_reg[63]_9\ => \gpr1.dout_i_reg[63]_9\,
      \out\ => \gwas.wsts_n_1\,
      v1_reg(4 downto 0) => \c1/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c2/v1_reg\(4 downto 0),
      wr_clk => wr_clk,
      \wr_data_count_i_reg[7]\(3) => wpntr_n_14,
      \wr_data_count_i_reg[7]\(2) => wpntr_n_15,
      \wr_data_count_i_reg[7]\(1) => wpntr_n_16,
      \wr_data_count_i_reg[7]\(0) => wpntr_n_17,
      \wr_data_count_i_reg[9]\(1) => wpntr_n_18,
      \wr_data_count_i_reg[9]\(0) => wpntr_n_19,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    wr_rst_busy : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_44\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_54\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_55\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_56\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_57\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_58\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_59\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_60\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_61\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_62\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_63\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_64\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_65\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
     port map (
      Q(3 downto 0) => p_0_out_0(9 downto 6),
      RD_PNTR(5) => \gntv_or_sync_fifo.gl0.rd_n_60\,
      RD_PNTR(4) => \gntv_or_sync_fifo.gl0.rd_n_61\,
      RD_PNTR(3) => \gntv_or_sync_fifo.gl0.rd_n_62\,
      RD_PNTR(2) => \gntv_or_sync_fifo.gl0.rd_n_63\,
      RD_PNTR(1) => \gntv_or_sync_fifo.gl0.rd_n_64\,
      RD_PNTR(0) => \gntv_or_sync_fifo.gl0.rd_n_65\,
      RD_PNTR_WR(9 downto 0) => p_25_out(9 downto 0),
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      WR_PNTR_RD(8 downto 0) => p_24_out(8 downto 0),
      \gc0.count_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gic0.gc0.count_d2_reg[9]\(9 downto 0) => p_13_out(9 downto 0),
      rd_clk => rd_clk,
      \rd_dc_i_reg[3]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \rd_dc_i_reg[3]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \rd_dc_i_reg[3]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \rd_dc_i_reg[3]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      v1_reg(4 downto 0) => \gras.rsts/c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gras.rsts/c1/v1_reg\(4 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_25\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_26\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      AR(0) => \^syncstages_ff_reg[0]\,
      Q(9 downto 0) => rd_pntr_plus1(9 downto 0),
      RD_PNTR(5) => \gntv_or_sync_fifo.gl0.rd_n_60\,
      RD_PNTR(4) => \gntv_or_sync_fifo.gl0.rd_n_61\,
      RD_PNTR(3) => \gntv_or_sync_fifo.gl0.rd_n_62\,
      RD_PNTR(2) => \gntv_or_sync_fifo.gl0.rd_n_63\,
      RD_PNTR(1) => \gntv_or_sync_fifo.gl0.rd_n_64\,
      RD_PNTR(0) => \gntv_or_sync_fifo.gl0.rd_n_65\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      WR_PNTR_RD(8 downto 0) => p_24_out(8 downto 0),
      \dest_out_bin_ff_reg[3]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \dest_out_bin_ff_reg[3]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[3]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \dest_out_bin_ff_reg[3]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      empty => empty,
      \gc0.count_d1_reg[0]_rep__5\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpr1.dout_i_reg[24]\(5) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      \gpr1.dout_i_reg[24]\(4) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gpr1.dout_i_reg[24]\(3) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gpr1.dout_i_reg[24]\(2) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gpr1.dout_i_reg[24]\(1) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gpr1.dout_i_reg[24]\(0) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gpr1.dout_i_reg[33]\(5) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gpr1.dout_i_reg[33]\(4) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gpr1.dout_i_reg[33]\(3) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gpr1.dout_i_reg[33]\(2) => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gpr1.dout_i_reg[33]\(1) => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gpr1.dout_i_reg[33]\(0) => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gpr1.dout_i_reg[42]\(5) => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gpr1.dout_i_reg[42]\(4) => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gpr1.dout_i_reg[42]\(3) => \gntv_or_sync_fifo.gl0.rd_n_44\,
      \gpr1.dout_i_reg[42]\(2) => \gntv_or_sync_fifo.gl0.rd_n_45\,
      \gpr1.dout_i_reg[42]\(1) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \gpr1.dout_i_reg[42]\(0) => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gpr1.dout_i_reg[51]\(5) => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gpr1.dout_i_reg[51]\(4) => \gntv_or_sync_fifo.gl0.rd_n_49\,
      \gpr1.dout_i_reg[51]\(3) => \gntv_or_sync_fifo.gl0.rd_n_50\,
      \gpr1.dout_i_reg[51]\(2) => \gntv_or_sync_fifo.gl0.rd_n_51\,
      \gpr1.dout_i_reg[51]\(1) => \gntv_or_sync_fifo.gl0.rd_n_52\,
      \gpr1.dout_i_reg[51]\(0) => \gntv_or_sync_fifo.gl0.rd_n_53\,
      \gpr1.dout_i_reg[60]\(5) => \gntv_or_sync_fifo.gl0.rd_n_54\,
      \gpr1.dout_i_reg[60]\(4) => \gntv_or_sync_fifo.gl0.rd_n_55\,
      \gpr1.dout_i_reg[60]\(3) => \gntv_or_sync_fifo.gl0.rd_n_56\,
      \gpr1.dout_i_reg[60]\(2) => \gntv_or_sync_fifo.gl0.rd_n_57\,
      \gpr1.dout_i_reg[60]\(1) => \gntv_or_sync_fifo.gl0.rd_n_58\,
      \gpr1.dout_i_reg[60]\(0) => \gntv_or_sync_fifo.gl0.rd_n_59\,
      \gpr1.dout_i_reg[63]\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gpr1.dout_i_reg[63]_0\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      \src_gray_ff_reg[9]\(9 downto 0) => p_0_out_0(9 downto 0),
      v1_reg(4 downto 0) => \gras.rsts/c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gras.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      AR(0) => rstblk_n_0,
      Q(9 downto 0) => p_13_out(9 downto 0),
      RD_PNTR_WR(9 downto 0) => p_25_out(9 downto 0),
      full => full,
      \gpr1.dout_i_reg[63]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gpr1.dout_i_reg[63]_0\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gpr1.dout_i_reg[63]_1\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i_reg[63]_10\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpr1.dout_i_reg[63]_11\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gpr1.dout_i_reg[63]_12\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gpr1.dout_i_reg[63]_13\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gpr1.dout_i_reg[63]_14\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gpr1.dout_i_reg[63]_2\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i_reg[63]_3\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i_reg[63]_4\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gpr1.dout_i_reg[63]_5\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i_reg[63]_6\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gpr1.dout_i_reg[63]_7\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i_reg[63]_8\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gpr1.dout_i_reg[63]_9\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_25\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_26\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      AR(0) => \^syncstages_ff_reg[0]\,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(5 downto 0) => p_13_out(5 downto 0),
      RD_PNTR(5) => \gntv_or_sync_fifo.gl0.rd_n_60\,
      RD_PNTR(4) => \gntv_or_sync_fifo.gl0.rd_n_61\,
      RD_PNTR(3) => \gntv_or_sync_fifo.gl0.rd_n_62\,
      RD_PNTR(2) => \gntv_or_sync_fifo.gl0.rd_n_63\,
      RD_PNTR(1) => \gntv_or_sync_fifo.gl0.rd_n_64\,
      RD_PNTR(0) => \gntv_or_sync_fifo.gl0.rd_n_65\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[5]_rep__0\(5) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      \gc0.count_d1_reg[5]_rep__0\(4) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gc0.count_d1_reg[5]_rep__0\(3) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc0.count_d1_reg[5]_rep__0\(2) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc0.count_d1_reg[5]_rep__0\(1) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gc0.count_d1_reg[5]_rep__0\(0) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc0.count_d1_reg[5]_rep__1\(5) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc0.count_d1_reg[5]_rep__1\(4) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc0.count_d1_reg[5]_rep__1\(3) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc0.count_d1_reg[5]_rep__1\(2) => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gc0.count_d1_reg[5]_rep__1\(1) => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gc0.count_d1_reg[5]_rep__1\(0) => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gc0.count_d1_reg[5]_rep__2\(5) => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gc0.count_d1_reg[5]_rep__2\(4) => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gc0.count_d1_reg[5]_rep__2\(3) => \gntv_or_sync_fifo.gl0.rd_n_44\,
      \gc0.count_d1_reg[5]_rep__2\(2) => \gntv_or_sync_fifo.gl0.rd_n_45\,
      \gc0.count_d1_reg[5]_rep__2\(1) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \gc0.count_d1_reg[5]_rep__2\(0) => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gc0.count_d1_reg[5]_rep__3\(5) => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gc0.count_d1_reg[5]_rep__3\(4) => \gntv_or_sync_fifo.gl0.rd_n_49\,
      \gc0.count_d1_reg[5]_rep__3\(3) => \gntv_or_sync_fifo.gl0.rd_n_50\,
      \gc0.count_d1_reg[5]_rep__3\(2) => \gntv_or_sync_fifo.gl0.rd_n_51\,
      \gc0.count_d1_reg[5]_rep__3\(1) => \gntv_or_sync_fifo.gl0.rd_n_52\,
      \gc0.count_d1_reg[5]_rep__3\(0) => \gntv_or_sync_fifo.gl0.rd_n_53\,
      \gc0.count_d1_reg[5]_rep__4\(5) => \gntv_or_sync_fifo.gl0.rd_n_54\,
      \gc0.count_d1_reg[5]_rep__4\(4) => \gntv_or_sync_fifo.gl0.rd_n_55\,
      \gc0.count_d1_reg[5]_rep__4\(3) => \gntv_or_sync_fifo.gl0.rd_n_56\,
      \gc0.count_d1_reg[5]_rep__4\(2) => \gntv_or_sync_fifo.gl0.rd_n_57\,
      \gc0.count_d1_reg[5]_rep__4\(1) => \gntv_or_sync_fifo.gl0.rd_n_58\,
      \gc0.count_d1_reg[5]_rep__4\(0) => \gntv_or_sync_fifo.gl0.rd_n_59\,
      \gc0.count_d1_reg[6]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_d1_reg[7]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[9]\(9 downto 0) => p_0_out_0(9 downto 0),
      \gic0.gc0.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gic0.gc0.count_d2_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gic0.gc0.count_d2_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gic0.gc0.count_d2_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gic0.gc0.count_d2_reg[7]_1\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gic0.gc0.count_d2_reg[7]_2\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gic0.gc0.count_d2_reg[7]_3\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gic0.gc0.count_d2_reg[7]_4\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gic0.gc0.count_d2_reg[7]_5\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gic0.gc0.count_d2_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gic0.gc0.count_d2_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gic0.gc0.count_d2_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gic0.gc0.count_d2_reg[8]_2\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gic0.gc0.count_d2_reg[8]_3\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gic0.gc0.count_d2_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gic0.gc0.count_d2_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      \out\ => rst_full_ff_i,
      ram_full_fb_i_reg => rst_full_gen_i,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^syncstages_ff_reg[0]\,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => AR(0),
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth is
  port (
    wr_rst_busy : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      AR(0) => \syncstages_ff_reg[0]\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1021;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1020;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rd_rst_busy,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo : entity is "afifo,fifo_generator_v13_2_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo : entity is "fifo_generator_v13_2_1,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1020;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample is
  port (
    adc_clk : in STD_LOGIC;
    adc_rst_n : in STD_LOGIC;
    ad7606_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ad7606_busy : in STD_LOGIC;
    ad7606_first_data : in STD_LOGIC;
    ad7606_os : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ad7606_cs : out STD_LOGIC;
    ad7606_rd : out STD_LOGIC;
    ad7606_reset : out STD_LOGIC;
    ad7606_convstab : out STD_LOGIC;
    sample_len : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sample_start : in STD_LOGIC;
    st_clr : out STD_LOGIC;
    ch_sel : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gate : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DMA_AXIS_tdata : out STD_LOGIC_VECTOR ( 32 downto 0 );
    DMA_AXIS_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DMA_AXIS_tlast : out STD_LOGIC;
    DMA_AXIS_tready : in STD_LOGIC;
    DMA_AXIS_tvalid : out STD_LOGIC;
    DMA_RST_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    DMA_CLK : in STD_LOGIC
  );
  attribute S_IDLE : integer;
  attribute S_IDLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample : entity is 0;
  attribute S_SAMPLE : integer;
  attribute S_SAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample : entity is 1;
  attribute S_SAMP_WAIT : integer;
  attribute S_SAMP_WAIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample : entity is 2;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample is
  signal \^dma_axis_tlast\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of DMA_AXIS_tlast : signal is std.standard.true;
  signal DMA_AXIS_tlast_inferred_i_10_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_11_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_12_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_13_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_13_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_13_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_13_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_14_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_14_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_14_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_14_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_15_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_16_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_17_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_18_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_19_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_19_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_19_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_19_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_20_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_20_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_20_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_20_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_21_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_21_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_21_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_21_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_22_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_23_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_24_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_25_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_26_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_27_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_28_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_29_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_2_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_2_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_30_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_31_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_32_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_32_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_32_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_32_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_33_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_33_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_33_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_33_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_34_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_35_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_36_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_37_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_38_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_39_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_3_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_3_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_3_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_3_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_40_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_41_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_42_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_43_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_44_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_45_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_46_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_47_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_48_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_49_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_4_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_50_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_51_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_52_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_5_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_6_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_7_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_7_n_1 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_7_n_2 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_7_n_3 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_8_n_0 : STD_LOGIC;
  signal DMA_AXIS_tlast_inferred_i_9_n_0 : STD_LOGIC;
  signal \^dma_axis_tvalid\ : STD_LOGIC;
  attribute MARK_DEBUG of DMA_AXIS_tvalid : signal is std.standard.true;
  signal adc_buf_data : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute MARK_DEBUG of adc_buf_data : signal is std.standard.true;
  signal \adc_buf_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \adc_buf_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \adc_buf_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \adc_buf_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \adc_buf_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \adc_buf_data__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_buf_en : STD_LOGIC;
  attribute MARK_DEBUG of adc_buf_en : signal is std.standard.true;
  signal \adc_buf_en__0\ : STD_LOGIC;
  signal adc_buf_en_i_2_n_0 : STD_LOGIC;
  signal adc_buf_en_i_3_n_0 : STD_LOGIC;
  signal adc_buf_rd : STD_LOGIC;
  attribute MARK_DEBUG of adc_buf_rd : signal is std.standard.true;
  signal adc_buf_rd_d0 : STD_LOGIC;
  signal adc_buf_wr : STD_LOGIC;
  attribute MARK_DEBUG of adc_buf_wr : signal is std.standard.true;
  signal afifo_inst_i_1_n_0 : STD_LOGIC;
  signal ch_sel_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch_sel_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch_sel_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute MARK_DEBUG of ch_sel_d2 : signal is std.standard.true;
  signal data_buf_ch1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_buf_ch8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_valid_ch : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dma_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dma_cnt0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \dma_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[16]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[17]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[18]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[19]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[20]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[21]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[22]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[23]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[24]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[25]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[26]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[27]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[28]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[29]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[30]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal dma_len : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \dma_len[28]_i_2_n_0\ : STD_LOGIC;
  signal dma_len_d0 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal dma_len_d1 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal dma_len_d2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal empty : STD_LOGIC;
  attribute MARK_DEBUG of empty : signal is std.standard.true;
  signal in01 : STD_LOGIC;
  signal in02 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \p_0_in1_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_data_count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sample_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of sample_cnt : signal is std.standard.true;
  signal sample_cnt0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sample_cnt[31]_i_10_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_12_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_13_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_14_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_15_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_19_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_20_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_21_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_22_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_26_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_27_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_28_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_29_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_30_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_31_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_32_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_33_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_34_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_35_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_36_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_39_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_40_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_41_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_42_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_43_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_44_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_45_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_46_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_47_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_48_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_49_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_50_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_51_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_52_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_53_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_54_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_55_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_56_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_57_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_58_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_5_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_7_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_8_n_0\ : STD_LOGIC;
  signal \sample_cnt[31]_i_9_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_25_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_25_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_25_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_38_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_38_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_38_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sample_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sample_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sample_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sample_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal sample_len_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sample_len_d0[31]_i_1_n_0\ : STD_LOGIC;
  signal sample_len_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sample_len_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sample_start_d0 : STD_LOGIC;
  signal sample_start_d1 : STD_LOGIC;
  signal sample_start_d2 : STD_LOGIC;
  signal \^st_clr\ : STD_LOGIC;
  signal st_clr_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MARK_DEBUG of state : signal is std.standard.true;
  signal state1 : STD_LOGIC;
  signal state2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal tvalid_en : STD_LOGIC;
  signal tvalid_en_i_1_n_0 : STD_LOGIC;
  signal wait_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wait_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \wait_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \wait_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_DMA_AXIS_tlast_inferred_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_DMA_AXIS_tlast_inferred_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_DMA_AXIS_tlast_inferred_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DMA_AXIS_tlast_inferred_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DMA_AXIS_tlast_inferred_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DMA_AXIS_tlast_inferred_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_DMA_AXIS_tlast_inferred_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ad7606_if_m0_validflag_UNCONNECTED : STD_LOGIC;
  signal NLW_ad7606_if_m0_ad_ch1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch4_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch5_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch6_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch7_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ad7606_if_m0_ad_ch8_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_afifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_afifo_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal NLW_afifo_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_dma_cnt_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_cnt_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_cnt_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_cnt_reg[31]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sample_cnt_reg[31]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_cnt_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sample_cnt_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_cnt_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_cnt_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_cnt_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute AD_CONV : string;
  attribute AD_CONV of ad7606_if_m0 : label is "4'b0001";
  attribute IDLE : string;
  attribute IDLE of ad7606_if_m0 : label is "4'b0000";
  attribute READ_CH1 : string;
  attribute READ_CH1 of ad7606_if_m0 : label is "4'b0100";
  attribute READ_CH2 : string;
  attribute READ_CH2 of ad7606_if_m0 : label is "4'b0101";
  attribute READ_CH3 : string;
  attribute READ_CH3 of ad7606_if_m0 : label is "4'b0110";
  attribute READ_CH4 : string;
  attribute READ_CH4 of ad7606_if_m0 : label is "4'b0111";
  attribute READ_CH5 : string;
  attribute READ_CH5 of ad7606_if_m0 : label is "4'b1000";
  attribute READ_CH6 : string;
  attribute READ_CH6 of ad7606_if_m0 : label is "4'b1001";
  attribute READ_CH7 : string;
  attribute READ_CH7 of ad7606_if_m0 : label is "4'b1010";
  attribute READ_CH8 : string;
  attribute READ_CH8 of ad7606_if_m0 : label is "4'b1011";
  attribute READ_DONE : string;
  attribute READ_DONE of ad7606_if_m0 : label is "4'b1100";
  attribute Wait_1 : string;
  attribute Wait_1 of ad7606_if_m0 : label is "4'b0010";
  attribute Wait_busy : string;
  attribute Wait_busy of ad7606_if_m0 : label is "4'b0011";
  attribute cycle : integer;
  attribute cycle of ad7606_if_m0 : label is 443;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_buf_data[31]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \adc_buf_data[31]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \adc_buf_data[31]_i_8\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \adc_buf_data[31]_i_9\ : label is "soft_lutpair21";
  attribute KEEP : string;
  attribute KEEP of \adc_buf_data_reg[0]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[10]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[11]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[12]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[13]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[14]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[15]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[16]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[17]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[18]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[19]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[1]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[20]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[21]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[22]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[23]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[24]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[25]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[26]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[27]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[28]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[29]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[2]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[30]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[31]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[32]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[3]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[4]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[5]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[6]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[7]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[8]\ : label is "yes";
  attribute KEEP of \adc_buf_data_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of adc_buf_en_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of adc_buf_en_i_3 : label is "soft_lutpair22";
  attribute KEEP of adc_buf_en_reg : label is "yes";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of afifo_inst : label is "afifo,fifo_generator_v13_2_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of afifo_inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of afifo_inst : label is "fifo_generator_v13_2_1,Vivado 2017.4";
  attribute KEEP of \ch_sel_d2_reg[0]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[1]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[2]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[3]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[4]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[5]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[6]\ : label is "yes";
  attribute KEEP of \ch_sel_d2_reg[7]\ : label is "yes";
  attribute KEEP of \sample_cnt_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \sample_cnt_reg[0]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[10]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[10]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[11]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[11]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[12]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[12]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[13]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[13]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[14]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[14]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[15]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[15]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[16]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[16]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[17]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[17]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[18]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[18]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[19]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[19]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[1]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[1]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[20]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[20]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[21]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[21]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[22]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[22]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[23]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[23]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[24]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[24]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[25]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[25]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[26]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[26]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[27]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[27]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[28]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[28]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[29]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[29]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[2]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[2]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[30]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[30]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[31]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[31]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[3]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[3]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[4]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[4]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[5]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[5]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[6]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[6]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[7]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[7]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[8]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[8]\ : label is "true";
  attribute KEEP of \sample_cnt_reg[9]\ : label is "yes";
  attribute mark_debug_string of \sample_cnt_reg[9]\ : label is "true";
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute KEEP of \state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wait_cnt[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_cnt[7]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_cnt[7]_i_5\ : label is "soft_lutpair23";
  attribute mark_debug_string of DMA_AXIS_tlast : signal is "true";
  attribute mark_debug_string of DMA_AXIS_tready : signal is "true";
  attribute mark_debug_string of DMA_AXIS_tvalid : signal is "true";
  attribute mark_debug_string of DMA_CLK : signal is "true";
  attribute mark_debug_string of ad7606_busy : signal is "true";
  attribute mark_debug_string of ad7606_first_data : signal is "true";
  attribute mark_debug_string of ad7606_rd : signal is "true";
  attribute mark_debug_string of sample_start : signal is "true";
  attribute mark_debug_string of DMA_AXIS_tdata : signal is "true";
  attribute mark_debug_string of DMA_AXIS_tkeep : signal is "true";
  attribute mark_debug_string of DMA_RST_N : signal is "true";
  attribute mark_debug_string of ad7606_data : signal is "true";
  attribute mark_debug_string of gate : signal is "true";
  attribute mark_debug_string of sample_len : signal is "true";
begin
  DMA_AXIS_tlast <= \^dma_axis_tlast\;
  DMA_AXIS_tvalid <= \^dma_axis_tvalid\;
  st_clr <= \^st_clr\;
DMA_AXIS_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dma_axis_tvalid\,
      I1 => in01,
      O => \^dma_axis_tlast\
    );
DMA_AXIS_tlast_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(15),
      I1 => in02(15),
      I2 => in02(17),
      I3 => dma_cnt(17),
      I4 => in02(16),
      I5 => dma_cnt(16),
      O => DMA_AXIS_tlast_inferred_i_10_n_0
    );
DMA_AXIS_tlast_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(12),
      I1 => in02(12),
      I2 => in02(14),
      I3 => dma_cnt(14),
      I4 => in02(13),
      I5 => dma_cnt(13),
      O => DMA_AXIS_tlast_inferred_i_11_n_0
    );
DMA_AXIS_tlast_inferred_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_13_n_0,
      CO(3 downto 1) => NLW_DMA_AXIS_tlast_inferred_i_12_CO_UNCONNECTED(3 downto 1),
      CO(0) => DMA_AXIS_tlast_inferred_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => dma_len(27),
      O(3 downto 2) => NLW_DMA_AXIS_tlast_inferred_i_12_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => in02(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => DMA_AXIS_tlast_inferred_i_22_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_23_n_0
    );
DMA_AXIS_tlast_inferred_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_14_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_13_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_13_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_13_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(26 downto 23),
      O(3 downto 0) => in02(29 downto 26),
      S(3) => DMA_AXIS_tlast_inferred_i_24_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_25_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_26_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_27_n_0
    );
DMA_AXIS_tlast_inferred_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_19_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_14_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_14_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_14_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(22 downto 19),
      O(3 downto 0) => in02(25 downto 22),
      S(3) => DMA_AXIS_tlast_inferred_i_28_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_29_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_30_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_31_n_0
    );
DMA_AXIS_tlast_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(9),
      I1 => in02(9),
      I2 => in02(11),
      I3 => dma_cnt(11),
      I4 => in02(10),
      I5 => dma_cnt(10),
      O => DMA_AXIS_tlast_inferred_i_15_n_0
    );
DMA_AXIS_tlast_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(6),
      I1 => in02(6),
      I2 => in02(8),
      I3 => dma_cnt(8),
      I4 => in02(7),
      I5 => dma_cnt(7),
      O => DMA_AXIS_tlast_inferred_i_16_n_0
    );
DMA_AXIS_tlast_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(3),
      I1 => in02(3),
      I2 => in02(5),
      I3 => dma_cnt(5),
      I4 => in02(4),
      I5 => dma_cnt(4),
      O => DMA_AXIS_tlast_inferred_i_17_n_0
    );
DMA_AXIS_tlast_inferred_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dma_cnt(0),
      I1 => dma_cnt(2),
      I2 => dma_cnt(1),
      O => DMA_AXIS_tlast_inferred_i_18_n_0
    );
DMA_AXIS_tlast_inferred_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_20_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_19_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_19_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_19_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(18 downto 15),
      O(3 downto 0) => in02(21 downto 18),
      S(3) => DMA_AXIS_tlast_inferred_i_34_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_35_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_36_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_37_n_0
    );
DMA_AXIS_tlast_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_3_n_0,
      CO(3) => NLW_DMA_AXIS_tlast_inferred_i_2_CO_UNCONNECTED(3),
      CO(2) => in01,
      CO(1) => DMA_AXIS_tlast_inferred_i_2_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DMA_AXIS_tlast_inferred_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => DMA_AXIS_tlast_inferred_i_4_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_5_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_6_n_0
    );
DMA_AXIS_tlast_inferred_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_21_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_20_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_20_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_20_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(14 downto 11),
      O(3 downto 0) => in02(17 downto 14),
      S(3) => DMA_AXIS_tlast_inferred_i_38_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_39_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_40_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_41_n_0
    );
DMA_AXIS_tlast_inferred_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_32_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_21_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_21_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_21_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(10 downto 7),
      O(3 downto 0) => in02(13 downto 10),
      S(3) => DMA_AXIS_tlast_inferred_i_42_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_43_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_44_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_45_n_0
    );
DMA_AXIS_tlast_inferred_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(28),
      O => DMA_AXIS_tlast_inferred_i_22_n_0
    );
DMA_AXIS_tlast_inferred_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(27),
      O => DMA_AXIS_tlast_inferred_i_23_n_0
    );
DMA_AXIS_tlast_inferred_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(26),
      O => DMA_AXIS_tlast_inferred_i_24_n_0
    );
DMA_AXIS_tlast_inferred_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(25),
      O => DMA_AXIS_tlast_inferred_i_25_n_0
    );
DMA_AXIS_tlast_inferred_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(24),
      O => DMA_AXIS_tlast_inferred_i_26_n_0
    );
DMA_AXIS_tlast_inferred_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(23),
      O => DMA_AXIS_tlast_inferred_i_27_n_0
    );
DMA_AXIS_tlast_inferred_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(22),
      O => DMA_AXIS_tlast_inferred_i_28_n_0
    );
DMA_AXIS_tlast_inferred_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(21),
      O => DMA_AXIS_tlast_inferred_i_29_n_0
    );
DMA_AXIS_tlast_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_7_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_3_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_3_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_3_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DMA_AXIS_tlast_inferred_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => DMA_AXIS_tlast_inferred_i_8_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_9_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_10_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_11_n_0
    );
DMA_AXIS_tlast_inferred_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(20),
      O => DMA_AXIS_tlast_inferred_i_30_n_0
    );
DMA_AXIS_tlast_inferred_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(19),
      O => DMA_AXIS_tlast_inferred_i_31_n_0
    );
DMA_AXIS_tlast_inferred_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => DMA_AXIS_tlast_inferred_i_33_n_0,
      CO(3) => DMA_AXIS_tlast_inferred_i_32_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_32_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_32_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_32_n_3,
      CYINIT => '0',
      DI(3 downto 0) => dma_len(6 downto 3),
      O(3 downto 0) => in02(9 downto 6),
      S(3) => DMA_AXIS_tlast_inferred_i_46_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_47_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_48_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_49_n_0
    );
DMA_AXIS_tlast_inferred_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DMA_AXIS_tlast_inferred_i_33_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_33_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_33_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 1) => dma_len(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => in02(5 downto 3),
      O(0) => NLW_DMA_AXIS_tlast_inferred_i_33_O_UNCONNECTED(0),
      S(3) => DMA_AXIS_tlast_inferred_i_50_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_51_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_52_n_0,
      S(0) => '1'
    );
DMA_AXIS_tlast_inferred_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(18),
      O => DMA_AXIS_tlast_inferred_i_34_n_0
    );
DMA_AXIS_tlast_inferred_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(17),
      O => DMA_AXIS_tlast_inferred_i_35_n_0
    );
DMA_AXIS_tlast_inferred_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(16),
      O => DMA_AXIS_tlast_inferred_i_36_n_0
    );
DMA_AXIS_tlast_inferred_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(15),
      O => DMA_AXIS_tlast_inferred_i_37_n_0
    );
DMA_AXIS_tlast_inferred_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(14),
      O => DMA_AXIS_tlast_inferred_i_38_n_0
    );
DMA_AXIS_tlast_inferred_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(13),
      O => DMA_AXIS_tlast_inferred_i_39_n_0
    );
DMA_AXIS_tlast_inferred_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dma_cnt(30),
      I1 => in02(30),
      I2 => dma_cnt(31),
      I3 => in02(31),
      O => DMA_AXIS_tlast_inferred_i_4_n_0
    );
DMA_AXIS_tlast_inferred_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(12),
      O => DMA_AXIS_tlast_inferred_i_40_n_0
    );
DMA_AXIS_tlast_inferred_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(11),
      O => DMA_AXIS_tlast_inferred_i_41_n_0
    );
DMA_AXIS_tlast_inferred_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(10),
      O => DMA_AXIS_tlast_inferred_i_42_n_0
    );
DMA_AXIS_tlast_inferred_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(9),
      O => DMA_AXIS_tlast_inferred_i_43_n_0
    );
DMA_AXIS_tlast_inferred_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(8),
      O => DMA_AXIS_tlast_inferred_i_44_n_0
    );
DMA_AXIS_tlast_inferred_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(7),
      O => DMA_AXIS_tlast_inferred_i_45_n_0
    );
DMA_AXIS_tlast_inferred_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(6),
      O => DMA_AXIS_tlast_inferred_i_46_n_0
    );
DMA_AXIS_tlast_inferred_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(5),
      O => DMA_AXIS_tlast_inferred_i_47_n_0
    );
DMA_AXIS_tlast_inferred_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(4),
      O => DMA_AXIS_tlast_inferred_i_48_n_0
    );
DMA_AXIS_tlast_inferred_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(3),
      O => DMA_AXIS_tlast_inferred_i_49_n_0
    );
DMA_AXIS_tlast_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(27),
      I1 => in02(27),
      I2 => in02(29),
      I3 => dma_cnt(29),
      I4 => in02(28),
      I5 => dma_cnt(28),
      O => DMA_AXIS_tlast_inferred_i_5_n_0
    );
DMA_AXIS_tlast_inferred_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(2),
      O => DMA_AXIS_tlast_inferred_i_50_n_0
    );
DMA_AXIS_tlast_inferred_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(1),
      O => DMA_AXIS_tlast_inferred_i_51_n_0
    );
DMA_AXIS_tlast_inferred_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dma_len(0),
      O => DMA_AXIS_tlast_inferred_i_52_n_0
    );
DMA_AXIS_tlast_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(24),
      I1 => in02(24),
      I2 => in02(26),
      I3 => dma_cnt(26),
      I4 => in02(25),
      I5 => dma_cnt(25),
      O => DMA_AXIS_tlast_inferred_i_6_n_0
    );
DMA_AXIS_tlast_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DMA_AXIS_tlast_inferred_i_7_n_0,
      CO(2) => DMA_AXIS_tlast_inferred_i_7_n_1,
      CO(1) => DMA_AXIS_tlast_inferred_i_7_n_2,
      CO(0) => DMA_AXIS_tlast_inferred_i_7_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DMA_AXIS_tlast_inferred_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => DMA_AXIS_tlast_inferred_i_15_n_0,
      S(2) => DMA_AXIS_tlast_inferred_i_16_n_0,
      S(1) => DMA_AXIS_tlast_inferred_i_17_n_0,
      S(0) => DMA_AXIS_tlast_inferred_i_18_n_0
    );
DMA_AXIS_tlast_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(21),
      I1 => in02(21),
      I2 => in02(23),
      I3 => dma_cnt(23),
      I4 => in02(22),
      I5 => dma_cnt(22),
      O => DMA_AXIS_tlast_inferred_i_8_n_0
    );
DMA_AXIS_tlast_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dma_cnt(18),
      I1 => in02(18),
      I2 => in02(20),
      I3 => dma_cnt(20),
      I4 => in02(19),
      I5 => dma_cnt(19),
      O => DMA_AXIS_tlast_inferred_i_9_n_0
    );
DMA_AXIS_tvalid_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => DMA_AXIS_tready,
      I1 => adc_buf_rd_d0,
      I2 => tvalid_en,
      O => \^dma_axis_tvalid\
    );
ad7606_if_m0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if
     port map (
      ad_busy => ad7606_busy,
      ad_ch1(15 downto 0) => NLW_ad7606_if_m0_ad_ch1_UNCONNECTED(15 downto 0),
      ad_ch2(15 downto 0) => NLW_ad7606_if_m0_ad_ch2_UNCONNECTED(15 downto 0),
      ad_ch3(15 downto 0) => NLW_ad7606_if_m0_ad_ch3_UNCONNECTED(15 downto 0),
      ad_ch4(15 downto 0) => NLW_ad7606_if_m0_ad_ch4_UNCONNECTED(15 downto 0),
      ad_ch5(15 downto 0) => NLW_ad7606_if_m0_ad_ch5_UNCONNECTED(15 downto 0),
      ad_ch6(15 downto 0) => NLW_ad7606_if_m0_ad_ch6_UNCONNECTED(15 downto 0),
      ad_ch7(15 downto 0) => NLW_ad7606_if_m0_ad_ch7_UNCONNECTED(15 downto 0),
      ad_ch8(15 downto 0) => NLW_ad7606_if_m0_ad_ch8_UNCONNECTED(15 downto 0),
      ad_convstab => ad7606_convstab,
      ad_cs => ad7606_cs,
      ad_data(15 downto 0) => ad7606_data(15 downto 0),
      ad_os(2 downto 0) => ad7606_os(2 downto 0),
      ad_rd => ad7606_rd,
      ad_reset => ad7606_reset,
      clk => adc_clk,
      data_buf_ch1(31 downto 0) => data_buf_ch1(31 downto 0),
      data_buf_ch2(31 downto 0) => data_buf_ch2(31 downto 0),
      data_buf_ch3(31 downto 0) => data_buf_ch3(31 downto 0),
      data_buf_ch4(31 downto 0) => data_buf_ch4(31 downto 0),
      data_buf_ch5(31 downto 0) => data_buf_ch5(31 downto 0),
      data_buf_ch6(31 downto 0) => data_buf_ch6(31 downto 0),
      data_buf_ch7(31 downto 0) => data_buf_ch7(31 downto 0),
      data_buf_ch8(31 downto 0) => data_buf_ch8(31 downto 0),
      data_valid_ch(7 downto 0) => data_valid_ch(7 downto 0),
      first_data => ad7606_first_data,
      gate(15 downto 0) => gate(15 downto 0),
      rst_n => adc_rst_n,
      validflag => NLW_ad7606_if_m0_validflag_UNCONNECTED
    );
\adc_buf_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(0),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(0),
      I4 => \adc_buf_data[0]_i_2_n_0\,
      I5 => \adc_buf_data[0]_i_3_n_0\,
      O => \adc_buf_data__0\(0)
    );
\adc_buf_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(0),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(0),
      I4 => data_buf_ch7(0),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[0]_i_2_n_0\
    );
\adc_buf_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(0),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(0),
      I4 => data_buf_ch4(0),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[0]_i_3_n_0\
    );
\adc_buf_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(10),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(10),
      I4 => \adc_buf_data[10]_i_2_n_0\,
      I5 => \adc_buf_data[10]_i_3_n_0\,
      O => \adc_buf_data__0\(10)
    );
\adc_buf_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(10),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(10),
      I4 => data_buf_ch7(10),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[10]_i_2_n_0\
    );
\adc_buf_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(10),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(10),
      I4 => data_buf_ch4(10),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[10]_i_3_n_0\
    );
\adc_buf_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(11),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(11),
      I4 => \adc_buf_data[11]_i_2_n_0\,
      I5 => \adc_buf_data[11]_i_3_n_0\,
      O => \adc_buf_data__0\(11)
    );
\adc_buf_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(11),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(11),
      I4 => data_buf_ch7(11),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[11]_i_2_n_0\
    );
\adc_buf_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(11),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(11),
      I4 => data_buf_ch4(11),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[11]_i_3_n_0\
    );
\adc_buf_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(12),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(12),
      I4 => \adc_buf_data[12]_i_2_n_0\,
      I5 => \adc_buf_data[12]_i_3_n_0\,
      O => \adc_buf_data__0\(12)
    );
\adc_buf_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(12),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(12),
      I4 => data_buf_ch7(12),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[12]_i_2_n_0\
    );
\adc_buf_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(12),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(12),
      I4 => data_buf_ch4(12),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[12]_i_3_n_0\
    );
\adc_buf_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(13),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(13),
      I4 => \adc_buf_data[13]_i_2_n_0\,
      I5 => \adc_buf_data[13]_i_3_n_0\,
      O => \adc_buf_data__0\(13)
    );
\adc_buf_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(13),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(13),
      I4 => data_buf_ch7(13),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[13]_i_2_n_0\
    );
\adc_buf_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(13),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(13),
      I4 => data_buf_ch4(13),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[13]_i_3_n_0\
    );
\adc_buf_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(14),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(14),
      I4 => \adc_buf_data[14]_i_2_n_0\,
      I5 => \adc_buf_data[14]_i_3_n_0\,
      O => \adc_buf_data__0\(14)
    );
\adc_buf_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(14),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(14),
      I4 => data_buf_ch7(14),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[14]_i_2_n_0\
    );
\adc_buf_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(14),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(14),
      I4 => data_buf_ch4(14),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[14]_i_3_n_0\
    );
\adc_buf_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(15),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(15),
      I4 => \adc_buf_data[15]_i_2_n_0\,
      I5 => \adc_buf_data[15]_i_3_n_0\,
      O => \adc_buf_data__0\(15)
    );
\adc_buf_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(15),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(15),
      I4 => data_buf_ch7(15),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[15]_i_2_n_0\
    );
\adc_buf_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(15),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(15),
      I4 => data_buf_ch4(15),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[15]_i_3_n_0\
    );
\adc_buf_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(16),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(16),
      I4 => \adc_buf_data[16]_i_2_n_0\,
      I5 => \adc_buf_data[16]_i_3_n_0\,
      O => \adc_buf_data__0\(16)
    );
\adc_buf_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(16),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(16),
      I4 => data_buf_ch7(16),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[16]_i_2_n_0\
    );
\adc_buf_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(16),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(16),
      I4 => data_buf_ch4(16),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[16]_i_3_n_0\
    );
\adc_buf_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(17),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(17),
      I4 => \adc_buf_data[17]_i_2_n_0\,
      I5 => \adc_buf_data[17]_i_3_n_0\,
      O => \adc_buf_data__0\(17)
    );
\adc_buf_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(17),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(17),
      I4 => data_buf_ch7(17),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[17]_i_2_n_0\
    );
\adc_buf_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(17),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(17),
      I4 => data_buf_ch4(17),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[17]_i_3_n_0\
    );
\adc_buf_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(18),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(18),
      I4 => \adc_buf_data[18]_i_2_n_0\,
      I5 => \adc_buf_data[18]_i_3_n_0\,
      O => \adc_buf_data__0\(18)
    );
\adc_buf_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(18),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(18),
      I4 => data_buf_ch7(18),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[18]_i_2_n_0\
    );
\adc_buf_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(18),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(18),
      I4 => data_buf_ch4(18),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[18]_i_3_n_0\
    );
\adc_buf_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(19),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(19),
      I4 => \adc_buf_data[19]_i_2_n_0\,
      I5 => \adc_buf_data[19]_i_3_n_0\,
      O => \adc_buf_data__0\(19)
    );
\adc_buf_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(19),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(19),
      I4 => data_buf_ch7(19),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[19]_i_2_n_0\
    );
\adc_buf_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(19),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(19),
      I4 => data_buf_ch4(19),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[19]_i_3_n_0\
    );
\adc_buf_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(1),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(1),
      I4 => \adc_buf_data[1]_i_2_n_0\,
      I5 => \adc_buf_data[1]_i_3_n_0\,
      O => \adc_buf_data__0\(1)
    );
\adc_buf_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(1),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(1),
      I4 => data_buf_ch7(1),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[1]_i_2_n_0\
    );
\adc_buf_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(1),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(1),
      I4 => data_buf_ch4(1),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[1]_i_3_n_0\
    );
\adc_buf_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(20),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(20),
      I4 => \adc_buf_data[20]_i_2_n_0\,
      I5 => \adc_buf_data[20]_i_3_n_0\,
      O => \adc_buf_data__0\(20)
    );
\adc_buf_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(20),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(20),
      I4 => data_buf_ch7(20),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[20]_i_2_n_0\
    );
\adc_buf_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(20),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(20),
      I4 => data_buf_ch4(20),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[20]_i_3_n_0\
    );
\adc_buf_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(21),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(21),
      I4 => \adc_buf_data[21]_i_2_n_0\,
      I5 => \adc_buf_data[21]_i_3_n_0\,
      O => \adc_buf_data__0\(21)
    );
\adc_buf_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(21),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(21),
      I4 => data_buf_ch7(21),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[21]_i_2_n_0\
    );
\adc_buf_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(21),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(21),
      I4 => data_buf_ch4(21),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[21]_i_3_n_0\
    );
\adc_buf_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(22),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(22),
      I4 => \adc_buf_data[22]_i_2_n_0\,
      I5 => \adc_buf_data[22]_i_3_n_0\,
      O => \adc_buf_data__0\(22)
    );
\adc_buf_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(22),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(22),
      I4 => data_buf_ch7(22),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[22]_i_2_n_0\
    );
\adc_buf_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(22),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(22),
      I4 => data_buf_ch4(22),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[22]_i_3_n_0\
    );
\adc_buf_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(23),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(23),
      I4 => \adc_buf_data[23]_i_2_n_0\,
      I5 => \adc_buf_data[23]_i_3_n_0\,
      O => \adc_buf_data__0\(23)
    );
\adc_buf_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(23),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(23),
      I4 => data_buf_ch7(23),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[23]_i_2_n_0\
    );
\adc_buf_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(23),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(23),
      I4 => data_buf_ch4(23),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[23]_i_3_n_0\
    );
\adc_buf_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(24),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(24),
      I4 => \adc_buf_data[24]_i_2_n_0\,
      I5 => \adc_buf_data[24]_i_3_n_0\,
      O => \adc_buf_data__0\(24)
    );
\adc_buf_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(24),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(24),
      I4 => data_buf_ch7(24),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[24]_i_2_n_0\
    );
\adc_buf_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(24),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(24),
      I4 => data_buf_ch4(24),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[24]_i_3_n_0\
    );
\adc_buf_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(25),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(25),
      I4 => \adc_buf_data[25]_i_2_n_0\,
      I5 => \adc_buf_data[25]_i_3_n_0\,
      O => \adc_buf_data__0\(25)
    );
\adc_buf_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(25),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(25),
      I4 => data_buf_ch7(25),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[25]_i_2_n_0\
    );
\adc_buf_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(25),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(25),
      I4 => data_buf_ch4(25),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[25]_i_3_n_0\
    );
\adc_buf_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(26),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(26),
      I4 => \adc_buf_data[26]_i_2_n_0\,
      I5 => \adc_buf_data[26]_i_3_n_0\,
      O => \adc_buf_data__0\(26)
    );
\adc_buf_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(26),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(26),
      I4 => data_buf_ch7(26),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[26]_i_2_n_0\
    );
\adc_buf_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(26),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(26),
      I4 => data_buf_ch4(26),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[26]_i_3_n_0\
    );
\adc_buf_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(27),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(27),
      I4 => \adc_buf_data[27]_i_2_n_0\,
      I5 => \adc_buf_data[27]_i_3_n_0\,
      O => \adc_buf_data__0\(27)
    );
\adc_buf_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(27),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(27),
      I4 => data_buf_ch7(27),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[27]_i_2_n_0\
    );
\adc_buf_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(27),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(27),
      I4 => data_buf_ch4(27),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[27]_i_3_n_0\
    );
\adc_buf_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(28),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(28),
      I4 => \adc_buf_data[28]_i_2_n_0\,
      I5 => \adc_buf_data[28]_i_3_n_0\,
      O => \adc_buf_data__0\(28)
    );
\adc_buf_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(28),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(28),
      I4 => data_buf_ch7(28),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[28]_i_2_n_0\
    );
\adc_buf_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(28),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(28),
      I4 => data_buf_ch4(28),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[28]_i_3_n_0\
    );
\adc_buf_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(29),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(29),
      I4 => \adc_buf_data[29]_i_2_n_0\,
      I5 => \adc_buf_data[29]_i_3_n_0\,
      O => \adc_buf_data__0\(29)
    );
\adc_buf_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(29),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(29),
      I4 => data_buf_ch7(29),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[29]_i_2_n_0\
    );
\adc_buf_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(29),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(29),
      I4 => data_buf_ch4(29),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[29]_i_3_n_0\
    );
\adc_buf_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(2),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(2),
      I4 => \adc_buf_data[2]_i_2_n_0\,
      I5 => \adc_buf_data[2]_i_3_n_0\,
      O => \adc_buf_data__0\(2)
    );
\adc_buf_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(2),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(2),
      I4 => data_buf_ch7(2),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[2]_i_2_n_0\
    );
\adc_buf_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(2),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(2),
      I4 => data_buf_ch4(2),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[2]_i_3_n_0\
    );
\adc_buf_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(30),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(30),
      I4 => \adc_buf_data[30]_i_2_n_0\,
      I5 => \adc_buf_data[30]_i_3_n_0\,
      O => \adc_buf_data__0\(30)
    );
\adc_buf_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(30),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(30),
      I4 => data_buf_ch7(30),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[30]_i_2_n_0\
    );
\adc_buf_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(30),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(30),
      I4 => data_buf_ch4(30),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[30]_i_3_n_0\
    );
\adc_buf_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(31),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(31),
      I4 => \adc_buf_data[31]_i_4_n_0\,
      I5 => \adc_buf_data[31]_i_5_n_0\,
      O => \adc_buf_data__0\(31)
    );
\adc_buf_data[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(0),
      O => \adc_buf_data[31]_i_10_n_0\
    );
\adc_buf_data[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(7),
      O => \adc_buf_data[31]_i_11_n_0\
    );
\adc_buf_data[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(6),
      O => \adc_buf_data[31]_i_12_n_0\
    );
\adc_buf_data[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(5),
      O => \adc_buf_data[31]_i_13_n_0\
    );
\adc_buf_data[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(4),
      O => \adc_buf_data[31]_i_14_n_0\
    );
\adc_buf_data[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(3),
      O => \adc_buf_data[31]_i_15_n_0\
    );
\adc_buf_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(2),
      O => \adc_buf_data[31]_i_2_n_0\
    );
\adc_buf_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00120000"
    )
        port map (
      I0 => \adc_buf_data[31]_i_6_n_0\,
      I1 => \adc_buf_data[31]_i_7_n_0\,
      I2 => \adc_buf_data[31]_i_8_n_0\,
      I3 => \adc_buf_data[31]_i_9_n_0\,
      I4 => data_valid_ch(1),
      O => \adc_buf_data[31]_i_3_n_0\
    );
\adc_buf_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(31),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(31),
      I4 => data_buf_ch7(31),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[31]_i_4_n_0\
    );
\adc_buf_data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(31),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(31),
      I4 => data_buf_ch4(31),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[31]_i_5_n_0\
    );
\adc_buf_data[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => data_valid_ch(0),
      I1 => data_valid_ch(1),
      I2 => data_valid_ch(2),
      I3 => data_valid_ch(3),
      O => \adc_buf_data[31]_i_6_n_0\
    );
\adc_buf_data[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => data_valid_ch(0),
      I1 => data_valid_ch(1),
      I2 => data_valid_ch(2),
      I3 => data_valid_ch(3),
      O => \adc_buf_data[31]_i_7_n_0\
    );
\adc_buf_data[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => data_valid_ch(4),
      I1 => data_valid_ch(5),
      I2 => data_valid_ch(6),
      I3 => data_valid_ch(7),
      O => \adc_buf_data[31]_i_8_n_0\
    );
\adc_buf_data[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => data_valid_ch(4),
      I1 => data_valid_ch(5),
      I2 => data_valid_ch(6),
      I3 => data_valid_ch(7),
      O => \adc_buf_data[31]_i_9_n_0\
    );
\adc_buf_data[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_rst_n,
      O => \adc_buf_data[32]_i_1_n_0\
    );
\adc_buf_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(3),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(3),
      I4 => \adc_buf_data[3]_i_2_n_0\,
      I5 => \adc_buf_data[3]_i_3_n_0\,
      O => \adc_buf_data__0\(3)
    );
\adc_buf_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(3),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(3),
      I4 => data_buf_ch7(3),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[3]_i_2_n_0\
    );
\adc_buf_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(3),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(3),
      I4 => data_buf_ch4(3),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[3]_i_3_n_0\
    );
\adc_buf_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(4),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(4),
      I4 => \adc_buf_data[4]_i_2_n_0\,
      I5 => \adc_buf_data[4]_i_3_n_0\,
      O => \adc_buf_data__0\(4)
    );
\adc_buf_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(4),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(4),
      I4 => data_buf_ch7(4),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[4]_i_2_n_0\
    );
\adc_buf_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(4),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(4),
      I4 => data_buf_ch4(4),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[4]_i_3_n_0\
    );
\adc_buf_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(5),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(5),
      I4 => \adc_buf_data[5]_i_2_n_0\,
      I5 => \adc_buf_data[5]_i_3_n_0\,
      O => \adc_buf_data__0\(5)
    );
\adc_buf_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(5),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(5),
      I4 => data_buf_ch7(5),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[5]_i_2_n_0\
    );
\adc_buf_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(5),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(5),
      I4 => data_buf_ch4(5),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[5]_i_3_n_0\
    );
\adc_buf_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(6),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(6),
      I4 => \adc_buf_data[6]_i_2_n_0\,
      I5 => \adc_buf_data[6]_i_3_n_0\,
      O => \adc_buf_data__0\(6)
    );
\adc_buf_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(6),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(6),
      I4 => data_buf_ch7(6),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[6]_i_2_n_0\
    );
\adc_buf_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(6),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(6),
      I4 => data_buf_ch4(6),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[6]_i_3_n_0\
    );
\adc_buf_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(7),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(7),
      I4 => \adc_buf_data[7]_i_2_n_0\,
      I5 => \adc_buf_data[7]_i_3_n_0\,
      O => \adc_buf_data__0\(7)
    );
\adc_buf_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(7),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(7),
      I4 => data_buf_ch7(7),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[7]_i_2_n_0\
    );
\adc_buf_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(7),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(7),
      I4 => data_buf_ch4(7),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[7]_i_3_n_0\
    );
\adc_buf_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(8),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(8),
      I4 => \adc_buf_data[8]_i_2_n_0\,
      I5 => \adc_buf_data[8]_i_3_n_0\,
      O => \adc_buf_data__0\(8)
    );
\adc_buf_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(8),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(8),
      I4 => data_buf_ch7(8),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[8]_i_2_n_0\
    );
\adc_buf_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(8),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(8),
      I4 => data_buf_ch4(8),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[8]_i_3_n_0\
    );
\adc_buf_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_2_n_0\,
      I1 => data_buf_ch3(9),
      I2 => \adc_buf_data[31]_i_3_n_0\,
      I3 => data_buf_ch2(9),
      I4 => \adc_buf_data[9]_i_2_n_0\,
      I5 => \adc_buf_data[9]_i_3_n_0\,
      O => \adc_buf_data__0\(9)
    );
\adc_buf_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_10_n_0\,
      I1 => data_buf_ch1(9),
      I2 => \adc_buf_data[31]_i_11_n_0\,
      I3 => data_buf_ch8(9),
      I4 => data_buf_ch7(9),
      I5 => \adc_buf_data[31]_i_12_n_0\,
      O => \adc_buf_data[9]_i_2_n_0\
    );
\adc_buf_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \adc_buf_data[31]_i_13_n_0\,
      I1 => data_buf_ch6(9),
      I2 => \adc_buf_data[31]_i_14_n_0\,
      I3 => data_buf_ch5(9),
      I4 => data_buf_ch4(9),
      I5 => \adc_buf_data[31]_i_15_n_0\,
      O => \adc_buf_data[9]_i_3_n_0\
    );
\adc_buf_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(0),
      Q => adc_buf_data(0)
    );
\adc_buf_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(10),
      Q => adc_buf_data(10)
    );
\adc_buf_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(11),
      Q => adc_buf_data(11)
    );
\adc_buf_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(12),
      Q => adc_buf_data(12)
    );
\adc_buf_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(13),
      Q => adc_buf_data(13)
    );
\adc_buf_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(14),
      Q => adc_buf_data(14)
    );
\adc_buf_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(15),
      Q => adc_buf_data(15)
    );
\adc_buf_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(16),
      Q => adc_buf_data(16)
    );
\adc_buf_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(17),
      Q => adc_buf_data(17)
    );
\adc_buf_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(18),
      Q => adc_buf_data(18)
    );
\adc_buf_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(19),
      Q => adc_buf_data(19)
    );
\adc_buf_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(1),
      Q => adc_buf_data(1)
    );
\adc_buf_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(20),
      Q => adc_buf_data(20)
    );
\adc_buf_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(21),
      Q => adc_buf_data(21)
    );
\adc_buf_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(22),
      Q => adc_buf_data(22)
    );
\adc_buf_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(23),
      Q => adc_buf_data(23)
    );
\adc_buf_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(24),
      Q => adc_buf_data(24)
    );
\adc_buf_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(25),
      Q => adc_buf_data(25)
    );
\adc_buf_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(26),
      Q => adc_buf_data(26)
    );
\adc_buf_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(27),
      Q => adc_buf_data(27)
    );
\adc_buf_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(28),
      Q => adc_buf_data(28)
    );
\adc_buf_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(29),
      Q => adc_buf_data(29)
    );
\adc_buf_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(2),
      Q => adc_buf_data(2)
    );
\adc_buf_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(30),
      Q => adc_buf_data(30)
    );
\adc_buf_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(31),
      Q => adc_buf_data(31)
    );
\adc_buf_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => '0',
      Q => adc_buf_data(32)
    );
\adc_buf_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(3),
      Q => adc_buf_data(3)
    );
\adc_buf_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(4),
      Q => adc_buf_data(4)
    );
\adc_buf_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(5),
      Q => adc_buf_data(5)
    );
\adc_buf_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(6),
      Q => adc_buf_data(6)
    );
\adc_buf_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(7),
      Q => adc_buf_data(7)
    );
\adc_buf_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(8),
      Q => adc_buf_data(8)
    );
\adc_buf_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_data__0\(9),
      Q => adc_buf_data(9)
    );
adc_buf_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAABABBA"
    )
        port map (
      I0 => adc_buf_en_i_2_n_0,
      I1 => adc_buf_en_i_3_n_0,
      I2 => data_valid_ch(7),
      I3 => data_valid_ch(6),
      I4 => data_valid_ch(5),
      I5 => data_valid_ch(4),
      O => \adc_buf_en__0\
    );
adc_buf_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010114"
    )
        port map (
      I0 => \sample_cnt[31]_i_10_n_0\,
      I1 => data_valid_ch(1),
      I2 => data_valid_ch(0),
      I3 => data_valid_ch(3),
      I4 => data_valid_ch(2),
      O => adc_buf_en_i_2_n_0
    );
adc_buf_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_valid_ch(1),
      I1 => data_valid_ch(0),
      I2 => data_valid_ch(3),
      I3 => data_valid_ch(2),
      O => adc_buf_en_i_3_n_0
    );
adc_buf_en_reg: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => \adc_buf_en__0\,
      Q => adc_buf_en
    );
adc_buf_rd_d0_reg: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => adc_buf_rd,
      Q => adc_buf_rd_d0
    );
adc_buf_rd_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DMA_AXIS_tready,
      I1 => empty,
      O => adc_buf_rd
    );
afifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo
     port map (
      din(63) => adc_buf_data(32),
      din(62) => adc_buf_data(32),
      din(61) => adc_buf_data(32),
      din(60) => adc_buf_data(32),
      din(59) => adc_buf_data(32),
      din(58) => adc_buf_data(32),
      din(57) => adc_buf_data(32),
      din(56) => adc_buf_data(32),
      din(55) => adc_buf_data(32),
      din(54) => adc_buf_data(32),
      din(53) => adc_buf_data(32),
      din(52) => adc_buf_data(32),
      din(51) => adc_buf_data(32),
      din(50) => adc_buf_data(32),
      din(49) => adc_buf_data(32),
      din(48) => adc_buf_data(32),
      din(47) => adc_buf_data(32),
      din(46) => adc_buf_data(32),
      din(45) => adc_buf_data(32),
      din(44) => adc_buf_data(32),
      din(43) => adc_buf_data(32),
      din(42) => adc_buf_data(32),
      din(41) => adc_buf_data(32),
      din(40) => adc_buf_data(32),
      din(39) => adc_buf_data(32),
      din(38) => adc_buf_data(32),
      din(37) => adc_buf_data(32),
      din(36) => adc_buf_data(32),
      din(35) => adc_buf_data(32),
      din(34) => adc_buf_data(32),
      din(33) => adc_buf_data(32),
      din(32 downto 0) => adc_buf_data(32 downto 0),
      dout(63 downto 33) => NLW_afifo_inst_dout_UNCONNECTED(63 downto 33),
      dout(32 downto 0) => DMA_AXIS_tdata(32 downto 0),
      empty => empty,
      full => NLW_afifo_inst_full_UNCONNECTED,
      rd_clk => DMA_CLK,
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => adc_buf_rd,
      rst => afifo_inst_i_1_n_0,
      wr_clk => adc_clk,
      wr_data_count(9 downto 0) => NLW_afifo_inst_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => adc_buf_en
    );
afifo_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DMA_RST_N(0),
      O => afifo_inst_i_1_n_0
    );
\ch_sel_d0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(0),
      Q => ch_sel_d0(0)
    );
\ch_sel_d0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(1),
      Q => ch_sel_d0(1)
    );
\ch_sel_d0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(2),
      Q => ch_sel_d0(2)
    );
\ch_sel_d0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(3),
      Q => ch_sel_d0(3)
    );
\ch_sel_d0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(4),
      Q => ch_sel_d0(4)
    );
\ch_sel_d0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(5),
      Q => ch_sel_d0(5)
    );
\ch_sel_d0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(6),
      Q => ch_sel_d0(6)
    );
\ch_sel_d0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel(7),
      Q => ch_sel_d0(7)
    );
\ch_sel_d1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(0),
      Q => ch_sel_d1(0)
    );
\ch_sel_d1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(1),
      Q => ch_sel_d1(1)
    );
\ch_sel_d1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(2),
      Q => ch_sel_d1(2)
    );
\ch_sel_d1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(3),
      Q => ch_sel_d1(3)
    );
\ch_sel_d1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(4),
      Q => ch_sel_d1(4)
    );
\ch_sel_d1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(5),
      Q => ch_sel_d1(5)
    );
\ch_sel_d1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(6),
      Q => ch_sel_d1(6)
    );
\ch_sel_d1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d0(7),
      Q => ch_sel_d1(7)
    );
\ch_sel_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(0),
      Q => ch_sel_d2(0)
    );
\ch_sel_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(1),
      Q => ch_sel_d2(1)
    );
\ch_sel_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(2),
      Q => ch_sel_d2(2)
    );
\ch_sel_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(3),
      Q => ch_sel_d2(3)
    );
\ch_sel_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(4),
      Q => ch_sel_d2(4)
    );
\ch_sel_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(5),
      Q => ch_sel_d2(5)
    );
\ch_sel_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(6),
      Q => ch_sel_d2(6)
    );
\ch_sel_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \adc_buf_data[32]_i_1_n_0\,
      D => ch_sel_d1(7),
      Q => ch_sel_d2(7)
    );
\dma_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt(0),
      O => p_3_in(0)
    );
\dma_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(10),
      O => \dma_cnt[10]_i_1_n_0\
    );
\dma_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(11),
      O => \dma_cnt[11]_i_1_n_0\
    );
\dma_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(12),
      O => \dma_cnt[12]_i_1_n_0\
    );
\dma_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(13),
      O => \dma_cnt[13]_i_1_n_0\
    );
\dma_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(14),
      O => \dma_cnt[14]_i_1_n_0\
    );
\dma_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(15),
      O => \dma_cnt[15]_i_1_n_0\
    );
\dma_cnt[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(16),
      O => \dma_cnt[16]_i_1_n_0\
    );
\dma_cnt[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(17),
      O => \dma_cnt[17]_i_1_n_0\
    );
\dma_cnt[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(18),
      O => \dma_cnt[18]_i_1_n_0\
    );
\dma_cnt[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(19),
      O => \dma_cnt[19]_i_1_n_0\
    );
\dma_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(1),
      O => \dma_cnt[1]_i_1_n_0\
    );
\dma_cnt[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(20),
      O => \dma_cnt[20]_i_1_n_0\
    );
\dma_cnt[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(21),
      O => \dma_cnt[21]_i_1_n_0\
    );
\dma_cnt[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(22),
      O => \dma_cnt[22]_i_1_n_0\
    );
\dma_cnt[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(23),
      O => \dma_cnt[23]_i_1_n_0\
    );
\dma_cnt[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(24),
      O => \dma_cnt[24]_i_1_n_0\
    );
\dma_cnt[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(25),
      O => \dma_cnt[25]_i_1_n_0\
    );
\dma_cnt[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(26),
      O => \dma_cnt[26]_i_1_n_0\
    );
\dma_cnt[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(27),
      O => \dma_cnt[27]_i_1_n_0\
    );
\dma_cnt[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(28),
      O => \dma_cnt[28]_i_1_n_0\
    );
\dma_cnt[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(29),
      O => \dma_cnt[29]_i_1_n_0\
    );
\dma_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(2),
      O => \dma_cnt[2]_i_1_n_0\
    );
\dma_cnt[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(30),
      O => \dma_cnt[30]_i_1_n_0\
    );
\dma_cnt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(31),
      O => \dma_cnt[31]_i_1_n_0\
    );
\dma_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(3),
      O => \dma_cnt[3]_i_1_n_0\
    );
\dma_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(4),
      O => \dma_cnt[4]_i_1_n_0\
    );
\dma_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(5),
      O => \dma_cnt[5]_i_1_n_0\
    );
\dma_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(6),
      O => \dma_cnt[6]_i_1_n_0\
    );
\dma_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(7),
      O => \dma_cnt[7]_i_1_n_0\
    );
\dma_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(8),
      O => \dma_cnt[8]_i_1_n_0\
    );
\dma_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dma_axis_tlast\,
      I1 => dma_cnt0(9),
      O => \dma_cnt[9]_i_1_n_0\
    );
\dma_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => p_3_in(0),
      Q => dma_cnt(0)
    );
\dma_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[10]_i_1_n_0\,
      Q => dma_cnt(10)
    );
\dma_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[11]_i_1_n_0\,
      Q => dma_cnt(11)
    );
\dma_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[12]_i_1_n_0\,
      Q => dma_cnt(12)
    );
\dma_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[8]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[12]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[12]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[12]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(12 downto 9),
      S(3 downto 0) => dma_cnt(12 downto 9)
    );
\dma_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[13]_i_1_n_0\,
      Q => dma_cnt(13)
    );
\dma_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[14]_i_1_n_0\,
      Q => dma_cnt(14)
    );
\dma_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[15]_i_1_n_0\,
      Q => dma_cnt(15)
    );
\dma_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[16]_i_1_n_0\,
      Q => dma_cnt(16)
    );
\dma_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[12]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[16]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[16]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[16]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(16 downto 13),
      S(3 downto 0) => dma_cnt(16 downto 13)
    );
\dma_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[17]_i_1_n_0\,
      Q => dma_cnt(17)
    );
\dma_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[18]_i_1_n_0\,
      Q => dma_cnt(18)
    );
\dma_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[19]_i_1_n_0\,
      Q => dma_cnt(19)
    );
\dma_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[1]_i_1_n_0\,
      Q => dma_cnt(1)
    );
\dma_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[20]_i_1_n_0\,
      Q => dma_cnt(20)
    );
\dma_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[16]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[20]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[20]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[20]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(20 downto 17),
      S(3 downto 0) => dma_cnt(20 downto 17)
    );
\dma_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[21]_i_1_n_0\,
      Q => dma_cnt(21)
    );
\dma_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[22]_i_1_n_0\,
      Q => dma_cnt(22)
    );
\dma_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[23]_i_1_n_0\,
      Q => dma_cnt(23)
    );
\dma_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[24]_i_1_n_0\,
      Q => dma_cnt(24)
    );
\dma_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[20]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[24]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[24]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[24]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(24 downto 21),
      S(3 downto 0) => dma_cnt(24 downto 21)
    );
\dma_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[25]_i_1_n_0\,
      Q => dma_cnt(25)
    );
\dma_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[26]_i_1_n_0\,
      Q => dma_cnt(26)
    );
\dma_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[27]_i_1_n_0\,
      Q => dma_cnt(27)
    );
\dma_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[28]_i_1_n_0\,
      Q => dma_cnt(28)
    );
\dma_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[24]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[28]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[28]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[28]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(28 downto 25),
      S(3 downto 0) => dma_cnt(28 downto 25)
    );
\dma_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[29]_i_1_n_0\,
      Q => dma_cnt(29)
    );
\dma_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[2]_i_1_n_0\,
      Q => dma_cnt(2)
    );
\dma_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[30]_i_1_n_0\,
      Q => dma_cnt(30)
    );
\dma_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[31]_i_1_n_0\,
      Q => dma_cnt(31)
    );
\dma_cnt_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_dma_cnt_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_cnt_reg[31]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_cnt_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => dma_cnt0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => dma_cnt(31 downto 29)
    );
\dma_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[3]_i_1_n_0\,
      Q => dma_cnt(3)
    );
\dma_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[4]_i_1_n_0\,
      Q => dma_cnt(4)
    );
\dma_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[4]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[4]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[4]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[4]_i_2_n_3\,
      CYINIT => dma_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(4 downto 1),
      S(3 downto 0) => dma_cnt(4 downto 1)
    );
\dma_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[5]_i_1_n_0\,
      Q => dma_cnt(5)
    );
\dma_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[6]_i_1_n_0\,
      Q => dma_cnt(6)
    );
\dma_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[7]_i_1_n_0\,
      Q => dma_cnt(7)
    );
\dma_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[8]_i_1_n_0\,
      Q => dma_cnt(8)
    );
\dma_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[4]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[8]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[8]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[8]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dma_cnt0(8 downto 5),
      S(3 downto 0) => dma_cnt(8 downto 5)
    );
\dma_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \^dma_axis_tvalid\,
      CLR => afifo_inst_i_1_n_0,
      D => \dma_cnt[9]_i_1_n_0\,
      Q => dma_cnt(9)
    );
\dma_len[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => rd_data_count(2),
      I1 => rd_data_count(1),
      I2 => rd_data_count(0),
      I3 => rd_data_count(3),
      I4 => rd_data_count(4),
      I5 => \dma_len[28]_i_2_n_0\,
      O => \p_0_in1_in__0\
    );
\dma_len[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rd_data_count(8),
      I1 => rd_data_count(9),
      I2 => rd_data_count(5),
      I3 => rd_data_count(6),
      I4 => rd_data_count(7),
      O => \dma_len[28]_i_2_n_0\
    );
\dma_len_d0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(0),
      Q => dma_len_d0(0)
    );
\dma_len_d0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(10),
      Q => dma_len_d0(10)
    );
\dma_len_d0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(11),
      Q => dma_len_d0(11)
    );
\dma_len_d0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(12),
      Q => dma_len_d0(12)
    );
\dma_len_d0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(13),
      Q => dma_len_d0(13)
    );
\dma_len_d0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(14),
      Q => dma_len_d0(14)
    );
\dma_len_d0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(15),
      Q => dma_len_d0(15)
    );
\dma_len_d0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(16),
      Q => dma_len_d0(16)
    );
\dma_len_d0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(17),
      Q => dma_len_d0(17)
    );
\dma_len_d0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(18),
      Q => dma_len_d0(18)
    );
\dma_len_d0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(19),
      Q => dma_len_d0(19)
    );
\dma_len_d0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(1),
      Q => dma_len_d0(1)
    );
\dma_len_d0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(20),
      Q => dma_len_d0(20)
    );
\dma_len_d0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(21),
      Q => dma_len_d0(21)
    );
\dma_len_d0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(22),
      Q => dma_len_d0(22)
    );
\dma_len_d0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(23),
      Q => dma_len_d0(23)
    );
\dma_len_d0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(24),
      Q => dma_len_d0(24)
    );
\dma_len_d0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(25),
      Q => dma_len_d0(25)
    );
\dma_len_d0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(26),
      Q => dma_len_d0(26)
    );
\dma_len_d0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(27),
      Q => dma_len_d0(27)
    );
\dma_len_d0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(28),
      Q => dma_len_d0(28)
    );
\dma_len_d0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(2),
      Q => dma_len_d0(2)
    );
\dma_len_d0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(3),
      Q => dma_len_d0(3)
    );
\dma_len_d0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(4),
      Q => dma_len_d0(4)
    );
\dma_len_d0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(5),
      Q => dma_len_d0(5)
    );
\dma_len_d0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(6),
      Q => dma_len_d0(6)
    );
\dma_len_d0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(7),
      Q => dma_len_d0(7)
    );
\dma_len_d0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(8),
      Q => dma_len_d0(8)
    );
\dma_len_d0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => sample_len(9),
      Q => dma_len_d0(9)
    );
\dma_len_d1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(0),
      Q => dma_len_d1(0)
    );
\dma_len_d1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(10),
      Q => dma_len_d1(10)
    );
\dma_len_d1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(11),
      Q => dma_len_d1(11)
    );
\dma_len_d1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(12),
      Q => dma_len_d1(12)
    );
\dma_len_d1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(13),
      Q => dma_len_d1(13)
    );
\dma_len_d1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(14),
      Q => dma_len_d1(14)
    );
\dma_len_d1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(15),
      Q => dma_len_d1(15)
    );
\dma_len_d1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(16),
      Q => dma_len_d1(16)
    );
\dma_len_d1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(17),
      Q => dma_len_d1(17)
    );
\dma_len_d1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(18),
      Q => dma_len_d1(18)
    );
\dma_len_d1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(19),
      Q => dma_len_d1(19)
    );
\dma_len_d1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(1),
      Q => dma_len_d1(1)
    );
\dma_len_d1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(20),
      Q => dma_len_d1(20)
    );
\dma_len_d1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(21),
      Q => dma_len_d1(21)
    );
\dma_len_d1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(22),
      Q => dma_len_d1(22)
    );
\dma_len_d1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(23),
      Q => dma_len_d1(23)
    );
\dma_len_d1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(24),
      Q => dma_len_d1(24)
    );
\dma_len_d1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(25),
      Q => dma_len_d1(25)
    );
\dma_len_d1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(26),
      Q => dma_len_d1(26)
    );
\dma_len_d1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(27),
      Q => dma_len_d1(27)
    );
\dma_len_d1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(28),
      Q => dma_len_d1(28)
    );
\dma_len_d1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(2),
      Q => dma_len_d1(2)
    );
\dma_len_d1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(3),
      Q => dma_len_d1(3)
    );
\dma_len_d1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(4),
      Q => dma_len_d1(4)
    );
\dma_len_d1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(5),
      Q => dma_len_d1(5)
    );
\dma_len_d1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(6),
      Q => dma_len_d1(6)
    );
\dma_len_d1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(7),
      Q => dma_len_d1(7)
    );
\dma_len_d1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(8),
      Q => dma_len_d1(8)
    );
\dma_len_d1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d0(9),
      Q => dma_len_d1(9)
    );
\dma_len_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(0),
      Q => dma_len_d2(0)
    );
\dma_len_d2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(10),
      Q => dma_len_d2(10)
    );
\dma_len_d2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(11),
      Q => dma_len_d2(11)
    );
\dma_len_d2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(12),
      Q => dma_len_d2(12)
    );
\dma_len_d2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(13),
      Q => dma_len_d2(13)
    );
\dma_len_d2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(14),
      Q => dma_len_d2(14)
    );
\dma_len_d2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(15),
      Q => dma_len_d2(15)
    );
\dma_len_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(16),
      Q => dma_len_d2(16)
    );
\dma_len_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(17),
      Q => dma_len_d2(17)
    );
\dma_len_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(18),
      Q => dma_len_d2(18)
    );
\dma_len_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(19),
      Q => dma_len_d2(19)
    );
\dma_len_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(1),
      Q => dma_len_d2(1)
    );
\dma_len_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(20),
      Q => dma_len_d2(20)
    );
\dma_len_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(21),
      Q => dma_len_d2(21)
    );
\dma_len_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(22),
      Q => dma_len_d2(22)
    );
\dma_len_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(23),
      Q => dma_len_d2(23)
    );
\dma_len_d2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(24),
      Q => dma_len_d2(24)
    );
\dma_len_d2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(25),
      Q => dma_len_d2(25)
    );
\dma_len_d2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(26),
      Q => dma_len_d2(26)
    );
\dma_len_d2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(27),
      Q => dma_len_d2(27)
    );
\dma_len_d2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(28),
      Q => dma_len_d2(28)
    );
\dma_len_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(2),
      Q => dma_len_d2(2)
    );
\dma_len_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(3),
      Q => dma_len_d2(3)
    );
\dma_len_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(4),
      Q => dma_len_d2(4)
    );
\dma_len_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(5),
      Q => dma_len_d2(5)
    );
\dma_len_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(6),
      Q => dma_len_d2(6)
    );
\dma_len_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(7),
      Q => dma_len_d2(7)
    );
\dma_len_d2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(8),
      Q => dma_len_d2(8)
    );
\dma_len_d2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d1(9),
      Q => dma_len_d2(9)
    );
\dma_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(0),
      Q => dma_len(0)
    );
\dma_len_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(10),
      Q => dma_len(10)
    );
\dma_len_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(11),
      Q => dma_len(11)
    );
\dma_len_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(12),
      Q => dma_len(12)
    );
\dma_len_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(13),
      Q => dma_len(13)
    );
\dma_len_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(14),
      Q => dma_len(14)
    );
\dma_len_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(15),
      Q => dma_len(15)
    );
\dma_len_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(16),
      Q => dma_len(16)
    );
\dma_len_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(17),
      Q => dma_len(17)
    );
\dma_len_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(18),
      Q => dma_len(18)
    );
\dma_len_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(19),
      Q => dma_len(19)
    );
\dma_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(1),
      Q => dma_len(1)
    );
\dma_len_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(20),
      Q => dma_len(20)
    );
\dma_len_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(21),
      Q => dma_len(21)
    );
\dma_len_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(22),
      Q => dma_len(22)
    );
\dma_len_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(23),
      Q => dma_len(23)
    );
\dma_len_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(24),
      Q => dma_len(24)
    );
\dma_len_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(25),
      Q => dma_len(25)
    );
\dma_len_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(26),
      Q => dma_len(26)
    );
\dma_len_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(27),
      Q => dma_len(27)
    );
\dma_len_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(28),
      Q => dma_len(28)
    );
\dma_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(2),
      Q => dma_len(2)
    );
\dma_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(3),
      Q => dma_len(3)
    );
\dma_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(4),
      Q => dma_len(4)
    );
\dma_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(5),
      Q => dma_len(5)
    );
\dma_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(6),
      Q => dma_len(6)
    );
\dma_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(7),
      Q => dma_len(7)
    );
\dma_len_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(8),
      Q => dma_len(8)
    );
\dma_len_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => \p_0_in1_in__0\,
      CLR => afifo_inst_i_1_n_0,
      D => dma_len_d2(9),
      Q => dma_len(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => DMA_AXIS_tkeep(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => DMA_AXIS_tkeep(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => DMA_AXIS_tkeep(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => DMA_AXIS_tkeep(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => adc_buf_wr
    );
\sample_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => sample_cnt(0),
      I1 => \sample_cnt[31]_i_5_n_0\,
      I2 => state1,
      O => p_1_in(0)
    );
\sample_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(10),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(10),
      O => p_1_in(10)
    );
\sample_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(11),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(11),
      O => p_1_in(11)
    );
\sample_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(12),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(12),
      O => p_1_in(12)
    );
\sample_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(13),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(13),
      O => p_1_in(13)
    );
\sample_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(14),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(14),
      O => p_1_in(14)
    );
\sample_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(15),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(15),
      O => p_1_in(15)
    );
\sample_cnt[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(16),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(16),
      O => p_1_in(16)
    );
\sample_cnt[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(17),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(17),
      O => p_1_in(17)
    );
\sample_cnt[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(18),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(18),
      O => p_1_in(18)
    );
\sample_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(19),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(19),
      O => p_1_in(19)
    );
\sample_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(1),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(1),
      O => p_1_in(1)
    );
\sample_cnt[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(20),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(20),
      O => p_1_in(20)
    );
\sample_cnt[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(21),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(21),
      O => p_1_in(21)
    );
\sample_cnt[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(22),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(22),
      O => p_1_in(22)
    );
\sample_cnt[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(23),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(23),
      O => p_1_in(23)
    );
\sample_cnt[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(24),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(24),
      O => p_1_in(24)
    );
\sample_cnt[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(25),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(25),
      O => p_1_in(25)
    );
\sample_cnt[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(26),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(26),
      O => p_1_in(26)
    );
\sample_cnt[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(27),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(27),
      O => p_1_in(27)
    );
\sample_cnt[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(28),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(28),
      O => p_1_in(28)
    );
\sample_cnt[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(29),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(29),
      O => p_1_in(29)
    );
\sample_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(2),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(2),
      O => p_1_in(2)
    );
\sample_cnt[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(30),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(30),
      O => p_1_in(30)
    );
\sample_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      O => \sample_cnt[31]_i_1_n_0\
    );
\sample_cnt[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_valid_ch(5),
      I1 => data_valid_ch(4),
      I2 => data_valid_ch(7),
      I3 => data_valid_ch(6),
      O => \sample_cnt[31]_i_10_n_0\
    );
\sample_cnt[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(23),
      I1 => sample_cnt(23),
      I2 => state2(22),
      I3 => sample_cnt(22),
      I4 => sample_cnt(21),
      I5 => state2(21),
      O => \sample_cnt[31]_i_12_n_0\
    );
\sample_cnt[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(20),
      I1 => sample_cnt(20),
      I2 => state2(19),
      I3 => sample_cnt(19),
      I4 => sample_cnt(18),
      I5 => state2(18),
      O => \sample_cnt[31]_i_13_n_0\
    );
\sample_cnt[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(17),
      I1 => sample_cnt(17),
      I2 => state2(16),
      I3 => sample_cnt(16),
      I4 => sample_cnt(15),
      I5 => state2(15),
      O => \sample_cnt[31]_i_14_n_0\
    );
\sample_cnt[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(14),
      I1 => sample_cnt(14),
      I2 => state2(13),
      I3 => sample_cnt(13),
      I4 => sample_cnt(12),
      I5 => state2(12),
      O => \sample_cnt[31]_i_15_n_0\
    );
\sample_cnt[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(11),
      I1 => sample_cnt(11),
      I2 => state2(10),
      I3 => sample_cnt(10),
      I4 => sample_cnt(9),
      I5 => state2(9),
      O => \sample_cnt[31]_i_19_n_0\
    );
\sample_cnt[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(31),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(31),
      O => p_1_in(31)
    );
\sample_cnt[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(8),
      I1 => sample_cnt(8),
      I2 => state2(7),
      I3 => sample_cnt(7),
      I4 => sample_cnt(6),
      I5 => state2(6),
      O => \sample_cnt[31]_i_20_n_0\
    );
\sample_cnt[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(5),
      I1 => sample_cnt(5),
      I2 => state2(4),
      I3 => sample_cnt(4),
      I4 => sample_cnt(3),
      I5 => state2(3),
      O => \sample_cnt[31]_i_21_n_0\
    );
\sample_cnt[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => state2(2),
      I1 => sample_cnt(2),
      I2 => state2(1),
      I3 => sample_cnt(1),
      I4 => sample_cnt(0),
      I5 => sample_len_d2(0),
      O => \sample_cnt[31]_i_22_n_0\
    );
\sample_cnt[31]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(31),
      O => \sample_cnt[31]_i_26_n_0\
    );
\sample_cnt[31]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(30),
      O => \sample_cnt[31]_i_27_n_0\
    );
\sample_cnt[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(29),
      O => \sample_cnt[31]_i_28_n_0\
    );
\sample_cnt[31]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(28),
      O => \sample_cnt[31]_i_29_n_0\
    );
\sample_cnt[31]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(27),
      O => \sample_cnt[31]_i_30_n_0\
    );
\sample_cnt[31]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(26),
      O => \sample_cnt[31]_i_31_n_0\
    );
\sample_cnt[31]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(25),
      O => \sample_cnt[31]_i_32_n_0\
    );
\sample_cnt[31]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(24),
      O => \sample_cnt[31]_i_33_n_0\
    );
\sample_cnt[31]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(23),
      O => \sample_cnt[31]_i_34_n_0\
    );
\sample_cnt[31]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(22),
      O => \sample_cnt[31]_i_35_n_0\
    );
\sample_cnt[31]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(21),
      O => \sample_cnt[31]_i_36_n_0\
    );
\sample_cnt[31]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(20),
      O => \sample_cnt[31]_i_39_n_0\
    );
\sample_cnt[31]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(19),
      O => \sample_cnt[31]_i_40_n_0\
    );
\sample_cnt[31]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(18),
      O => \sample_cnt[31]_i_41_n_0\
    );
\sample_cnt[31]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(17),
      O => \sample_cnt[31]_i_42_n_0\
    );
\sample_cnt[31]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(16),
      O => \sample_cnt[31]_i_43_n_0\
    );
\sample_cnt[31]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(15),
      O => \sample_cnt[31]_i_44_n_0\
    );
\sample_cnt[31]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(14),
      O => \sample_cnt[31]_i_45_n_0\
    );
\sample_cnt[31]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(13),
      O => \sample_cnt[31]_i_46_n_0\
    );
\sample_cnt[31]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(12),
      O => \sample_cnt[31]_i_47_n_0\
    );
\sample_cnt[31]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(11),
      O => \sample_cnt[31]_i_48_n_0\
    );
\sample_cnt[31]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(10),
      O => \sample_cnt[31]_i_49_n_0\
    );
\sample_cnt[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_valid_ch(2),
      I1 => data_valid_ch(3),
      I2 => data_valid_ch(0),
      I3 => data_valid_ch(1),
      I4 => \sample_cnt[31]_i_10_n_0\,
      O => \sample_cnt[31]_i_5_n_0\
    );
\sample_cnt[31]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(9),
      O => \sample_cnt[31]_i_50_n_0\
    );
\sample_cnt[31]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(8),
      O => \sample_cnt[31]_i_51_n_0\
    );
\sample_cnt[31]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(7),
      O => \sample_cnt[31]_i_52_n_0\
    );
\sample_cnt[31]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(6),
      O => \sample_cnt[31]_i_53_n_0\
    );
\sample_cnt[31]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(5),
      O => \sample_cnt[31]_i_54_n_0\
    );
\sample_cnt[31]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(4),
      O => \sample_cnt[31]_i_55_n_0\
    );
\sample_cnt[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(3),
      O => \sample_cnt[31]_i_56_n_0\
    );
\sample_cnt[31]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(2),
      O => \sample_cnt[31]_i_57_n_0\
    );
\sample_cnt[31]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_len_d2(1),
      O => \sample_cnt[31]_i_58_n_0\
    );
\sample_cnt[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_cnt(31),
      I1 => state2(31),
      I2 => sample_cnt(30),
      I3 => state2(30),
      O => \sample_cnt[31]_i_7_n_0\
    );
\sample_cnt[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(29),
      I1 => sample_cnt(29),
      I2 => state2(28),
      I3 => sample_cnt(28),
      I4 => sample_cnt(27),
      I5 => state2(27),
      O => \sample_cnt[31]_i_8_n_0\
    );
\sample_cnt[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state2(26),
      I1 => sample_cnt(26),
      I2 => state2(25),
      I3 => sample_cnt(25),
      I4 => sample_cnt(24),
      I5 => state2(24),
      O => \sample_cnt[31]_i_9_n_0\
    );
\sample_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(3),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(3),
      O => p_1_in(3)
    );
\sample_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(4),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(4),
      O => p_1_in(4)
    );
\sample_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(5),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(5),
      O => p_1_in(5)
    );
\sample_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(6),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(6),
      O => p_1_in(6)
    );
\sample_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(7),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(7),
      O => p_1_in(7)
    );
\sample_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(8),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(8),
      O => p_1_in(8)
    );
\sample_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sample_cnt0(9),
      I1 => state1,
      I2 => \sample_cnt[31]_i_5_n_0\,
      I3 => sample_cnt(9),
      O => p_1_in(9)
    );
\sample_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => sample_cnt(0)
    );
\sample_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => sample_cnt(10)
    );
\sample_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => sample_cnt(11)
    );
\sample_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => sample_cnt(12)
    );
\sample_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[8]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[12]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[12]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[12]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(12 downto 9),
      S(3 downto 0) => sample_cnt(12 downto 9)
    );
\sample_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => sample_cnt(13)
    );
\sample_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => sample_cnt(14)
    );
\sample_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => sample_cnt(15)
    );
\sample_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => sample_cnt(16)
    );
\sample_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[12]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[16]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[16]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[16]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(16 downto 13),
      S(3 downto 0) => sample_cnt(16 downto 13)
    );
\sample_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => sample_cnt(17)
    );
\sample_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => sample_cnt(18)
    );
\sample_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => sample_cnt(19)
    );
\sample_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => sample_cnt(1)
    );
\sample_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => sample_cnt(20)
    );
\sample_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[16]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[20]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[20]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[20]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(20 downto 17),
      S(3 downto 0) => sample_cnt(20 downto 17)
    );
\sample_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => sample_cnt(21)
    );
\sample_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => sample_cnt(22)
    );
\sample_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => sample_cnt(23)
    );
\sample_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => sample_cnt(24)
    );
\sample_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[20]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[24]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[24]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[24]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(24 downto 21),
      S(3 downto 0) => sample_cnt(24 downto 21)
    );
\sample_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => sample_cnt(25)
    );
\sample_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => sample_cnt(26)
    );
\sample_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => sample_cnt(27)
    );
\sample_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => sample_cnt(28)
    );
\sample_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[24]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[28]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[28]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[28]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(28 downto 25),
      S(3 downto 0) => sample_cnt(28 downto 25)
    );
\sample_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => sample_cnt(29)
    );
\sample_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => sample_cnt(2)
    );
\sample_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => sample_cnt(30)
    );
\sample_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => sample_cnt(31)
    );
\sample_cnt_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_cnt_reg[31]_i_11_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_11_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_11_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_cnt_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_cnt[31]_i_19_n_0\,
      S(2) => \sample_cnt[31]_i_20_n_0\,
      S(1) => \sample_cnt[31]_i_21_n_0\,
      S(0) => \sample_cnt[31]_i_22_n_0\
    );
\sample_cnt_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_17_n_0\,
      CO(3 downto 2) => \NLW_sample_cnt_reg[31]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sample_cnt_reg[31]_i_16_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sample_len_d2(30 downto 29),
      O(3) => \NLW_sample_cnt_reg[31]_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => state2(31 downto 29),
      S(3) => '0',
      S(2) => \sample_cnt[31]_i_26_n_0\,
      S(1) => \sample_cnt[31]_i_27_n_0\,
      S(0) => \sample_cnt[31]_i_28_n_0\
    );
\sample_cnt_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_18_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_17_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_17_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_17_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(28 downto 25),
      O(3 downto 0) => state2(28 downto 25),
      S(3) => \sample_cnt[31]_i_29_n_0\,
      S(2) => \sample_cnt[31]_i_30_n_0\,
      S(1) => \sample_cnt[31]_i_31_n_0\,
      S(0) => \sample_cnt[31]_i_32_n_0\
    );
\sample_cnt_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_23_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_18_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_18_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_18_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(24 downto 21),
      O(3 downto 0) => state2(24 downto 21),
      S(3) => \sample_cnt[31]_i_33_n_0\,
      S(2) => \sample_cnt[31]_i_34_n_0\,
      S(1) => \sample_cnt[31]_i_35_n_0\,
      S(0) => \sample_cnt[31]_i_36_n_0\
    );
\sample_cnt_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_24_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_23_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_23_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_23_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(20 downto 17),
      O(3 downto 0) => state2(20 downto 17),
      S(3) => \sample_cnt[31]_i_39_n_0\,
      S(2) => \sample_cnt[31]_i_40_n_0\,
      S(1) => \sample_cnt[31]_i_41_n_0\,
      S(0) => \sample_cnt[31]_i_42_n_0\
    );
\sample_cnt_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_25_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_24_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_24_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_24_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(16 downto 13),
      O(3 downto 0) => state2(16 downto 13),
      S(3) => \sample_cnt[31]_i_43_n_0\,
      S(2) => \sample_cnt[31]_i_44_n_0\,
      S(1) => \sample_cnt[31]_i_45_n_0\,
      S(0) => \sample_cnt[31]_i_46_n_0\
    );
\sample_cnt_reg[31]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_37_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_25_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_25_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_25_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(12 downto 9),
      O(3 downto 0) => state2(12 downto 9),
      S(3) => \sample_cnt[31]_i_47_n_0\,
      S(2) => \sample_cnt[31]_i_48_n_0\,
      S(1) => \sample_cnt[31]_i_49_n_0\,
      S(0) => \sample_cnt[31]_i_50_n_0\
    );
\sample_cnt_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sample_cnt_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sample_cnt_reg[31]_i_3_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sample_cnt_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sample_cnt0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => sample_cnt(31 downto 29)
    );
\sample_cnt_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_38_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_37_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_37_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_37_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_len_d2(8 downto 5),
      O(3 downto 0) => state2(8 downto 5),
      S(3) => \sample_cnt[31]_i_51_n_0\,
      S(2) => \sample_cnt[31]_i_52_n_0\,
      S(1) => \sample_cnt[31]_i_53_n_0\,
      S(0) => \sample_cnt[31]_i_54_n_0\
    );
\sample_cnt_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_cnt_reg[31]_i_38_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_38_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_38_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_38_n_3\,
      CYINIT => sample_len_d2(0),
      DI(3 downto 0) => sample_len_d2(4 downto 1),
      O(3 downto 0) => state2(4 downto 1),
      S(3) => \sample_cnt[31]_i_55_n_0\,
      S(2) => \sample_cnt[31]_i_56_n_0\,
      S(1) => \sample_cnt[31]_i_57_n_0\,
      S(0) => \sample_cnt[31]_i_58_n_0\
    );
\sample_cnt_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_6_n_0\,
      CO(3) => \NLW_sample_cnt_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => state1,
      CO(1) => \sample_cnt_reg[31]_i_4_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_cnt_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \sample_cnt[31]_i_7_n_0\,
      S(1) => \sample_cnt[31]_i_8_n_0\,
      S(0) => \sample_cnt[31]_i_9_n_0\
    );
\sample_cnt_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[31]_i_11_n_0\,
      CO(3) => \sample_cnt_reg[31]_i_6_n_0\,
      CO(2) => \sample_cnt_reg[31]_i_6_n_1\,
      CO(1) => \sample_cnt_reg[31]_i_6_n_2\,
      CO(0) => \sample_cnt_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_cnt_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_cnt[31]_i_12_n_0\,
      S(2) => \sample_cnt[31]_i_13_n_0\,
      S(1) => \sample_cnt[31]_i_14_n_0\,
      S(0) => \sample_cnt[31]_i_15_n_0\
    );
\sample_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => sample_cnt(3)
    );
\sample_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => sample_cnt(4)
    );
\sample_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_cnt_reg[4]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[4]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[4]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[4]_i_2_n_3\,
      CYINIT => sample_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(4 downto 1),
      S(3 downto 0) => sample_cnt(4 downto 1)
    );
\sample_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => sample_cnt(5)
    );
\sample_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => sample_cnt(6)
    );
\sample_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => sample_cnt(7)
    );
\sample_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => sample_cnt(8)
    );
\sample_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_cnt_reg[4]_i_2_n_0\,
      CO(3) => \sample_cnt_reg[8]_i_2_n_0\,
      CO(2) => \sample_cnt_reg[8]_i_2_n_1\,
      CO(1) => \sample_cnt_reg[8]_i_2_n_2\,
      CO(0) => \sample_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_cnt0(8 downto 5),
      S(3 downto 0) => sample_cnt(8 downto 5)
    );
\sample_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \sample_cnt[31]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => sample_cnt(9)
    );
\sample_len_d0[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc_rst_n,
      O => \sample_len_d0[31]_i_1_n_0\
    );
\sample_len_d0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(0),
      Q => sample_len_d0(0)
    );
\sample_len_d0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(10),
      Q => sample_len_d0(10)
    );
\sample_len_d0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(11),
      Q => sample_len_d0(11)
    );
\sample_len_d0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(12),
      Q => sample_len_d0(12)
    );
\sample_len_d0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(13),
      Q => sample_len_d0(13)
    );
\sample_len_d0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(14),
      Q => sample_len_d0(14)
    );
\sample_len_d0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(15),
      Q => sample_len_d0(15)
    );
\sample_len_d0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(16),
      Q => sample_len_d0(16)
    );
\sample_len_d0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(17),
      Q => sample_len_d0(17)
    );
\sample_len_d0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(18),
      Q => sample_len_d0(18)
    );
\sample_len_d0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(19),
      Q => sample_len_d0(19)
    );
\sample_len_d0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(1),
      Q => sample_len_d0(1)
    );
\sample_len_d0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(20),
      Q => sample_len_d0(20)
    );
\sample_len_d0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(21),
      Q => sample_len_d0(21)
    );
\sample_len_d0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(22),
      Q => sample_len_d0(22)
    );
\sample_len_d0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(23),
      Q => sample_len_d0(23)
    );
\sample_len_d0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(24),
      Q => sample_len_d0(24)
    );
\sample_len_d0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(25),
      Q => sample_len_d0(25)
    );
\sample_len_d0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(26),
      Q => sample_len_d0(26)
    );
\sample_len_d0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(27),
      Q => sample_len_d0(27)
    );
\sample_len_d0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(28),
      Q => sample_len_d0(28)
    );
\sample_len_d0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(29),
      Q => sample_len_d0(29)
    );
\sample_len_d0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(2),
      Q => sample_len_d0(2)
    );
\sample_len_d0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(30),
      Q => sample_len_d0(30)
    );
\sample_len_d0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(31),
      Q => sample_len_d0(31)
    );
\sample_len_d0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(3),
      Q => sample_len_d0(3)
    );
\sample_len_d0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(4),
      Q => sample_len_d0(4)
    );
\sample_len_d0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(5),
      Q => sample_len_d0(5)
    );
\sample_len_d0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(6),
      Q => sample_len_d0(6)
    );
\sample_len_d0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(7),
      Q => sample_len_d0(7)
    );
\sample_len_d0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(8),
      Q => sample_len_d0(8)
    );
\sample_len_d0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len(9),
      Q => sample_len_d0(9)
    );
\sample_len_d1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(0),
      Q => sample_len_d1(0)
    );
\sample_len_d1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(10),
      Q => sample_len_d1(10)
    );
\sample_len_d1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(11),
      Q => sample_len_d1(11)
    );
\sample_len_d1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(12),
      Q => sample_len_d1(12)
    );
\sample_len_d1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(13),
      Q => sample_len_d1(13)
    );
\sample_len_d1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(14),
      Q => sample_len_d1(14)
    );
\sample_len_d1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(15),
      Q => sample_len_d1(15)
    );
\sample_len_d1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(16),
      Q => sample_len_d1(16)
    );
\sample_len_d1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(17),
      Q => sample_len_d1(17)
    );
\sample_len_d1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(18),
      Q => sample_len_d1(18)
    );
\sample_len_d1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(19),
      Q => sample_len_d1(19)
    );
\sample_len_d1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(1),
      Q => sample_len_d1(1)
    );
\sample_len_d1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(20),
      Q => sample_len_d1(20)
    );
\sample_len_d1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(21),
      Q => sample_len_d1(21)
    );
\sample_len_d1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(22),
      Q => sample_len_d1(22)
    );
\sample_len_d1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(23),
      Q => sample_len_d1(23)
    );
\sample_len_d1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(24),
      Q => sample_len_d1(24)
    );
\sample_len_d1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(25),
      Q => sample_len_d1(25)
    );
\sample_len_d1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(26),
      Q => sample_len_d1(26)
    );
\sample_len_d1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(27),
      Q => sample_len_d1(27)
    );
\sample_len_d1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(28),
      Q => sample_len_d1(28)
    );
\sample_len_d1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(29),
      Q => sample_len_d1(29)
    );
\sample_len_d1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(2),
      Q => sample_len_d1(2)
    );
\sample_len_d1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(30),
      Q => sample_len_d1(30)
    );
\sample_len_d1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(31),
      Q => sample_len_d1(31)
    );
\sample_len_d1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(3),
      Q => sample_len_d1(3)
    );
\sample_len_d1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(4),
      Q => sample_len_d1(4)
    );
\sample_len_d1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(5),
      Q => sample_len_d1(5)
    );
\sample_len_d1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(6),
      Q => sample_len_d1(6)
    );
\sample_len_d1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(7),
      Q => sample_len_d1(7)
    );
\sample_len_d1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(8),
      Q => sample_len_d1(8)
    );
\sample_len_d1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d0(9),
      Q => sample_len_d1(9)
    );
\sample_len_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(0),
      Q => sample_len_d2(0)
    );
\sample_len_d2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(10),
      Q => sample_len_d2(10)
    );
\sample_len_d2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(11),
      Q => sample_len_d2(11)
    );
\sample_len_d2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(12),
      Q => sample_len_d2(12)
    );
\sample_len_d2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(13),
      Q => sample_len_d2(13)
    );
\sample_len_d2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(14),
      Q => sample_len_d2(14)
    );
\sample_len_d2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(15),
      Q => sample_len_d2(15)
    );
\sample_len_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(16),
      Q => sample_len_d2(16)
    );
\sample_len_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(17),
      Q => sample_len_d2(17)
    );
\sample_len_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(18),
      Q => sample_len_d2(18)
    );
\sample_len_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(19),
      Q => sample_len_d2(19)
    );
\sample_len_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(1),
      Q => sample_len_d2(1)
    );
\sample_len_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(20),
      Q => sample_len_d2(20)
    );
\sample_len_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(21),
      Q => sample_len_d2(21)
    );
\sample_len_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(22),
      Q => sample_len_d2(22)
    );
\sample_len_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(23),
      Q => sample_len_d2(23)
    );
\sample_len_d2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(24),
      Q => sample_len_d2(24)
    );
\sample_len_d2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(25),
      Q => sample_len_d2(25)
    );
\sample_len_d2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(26),
      Q => sample_len_d2(26)
    );
\sample_len_d2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(27),
      Q => sample_len_d2(27)
    );
\sample_len_d2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(28),
      Q => sample_len_d2(28)
    );
\sample_len_d2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(29),
      Q => sample_len_d2(29)
    );
\sample_len_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(2),
      Q => sample_len_d2(2)
    );
\sample_len_d2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(30),
      Q => sample_len_d2(30)
    );
\sample_len_d2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(31),
      Q => sample_len_d2(31)
    );
\sample_len_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(3),
      Q => sample_len_d2(3)
    );
\sample_len_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(4),
      Q => sample_len_d2(4)
    );
\sample_len_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(5),
      Q => sample_len_d2(5)
    );
\sample_len_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(6),
      Q => sample_len_d2(6)
    );
\sample_len_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(7),
      Q => sample_len_d2(7)
    );
\sample_len_d2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(8),
      Q => sample_len_d2(8)
    );
\sample_len_d2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_len_d1(9),
      Q => sample_len_d2(9)
    );
sample_start_d0_reg: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_start,
      Q => sample_start_d0
    );
sample_start_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_start_d0,
      Q => sample_start_d1
    );
sample_start_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => sample_start_d1,
      Q => sample_start_d2
    );
st_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFFF00000008"
    )
        port map (
      I0 => sample_start_d2,
      I1 => adc_rst_n,
      I2 => state(2),
      I3 => state(0),
      I4 => state(1),
      I5 => \^st_clr\,
      O => st_clr_i_1_n_0
    );
st_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => '1',
      D => st_clr_i_1_n_0,
      Q => \^st_clr\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003F00550000"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \sample_cnt[31]_i_5_n_0\,
      I2 => state1,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020300"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => state(0),
      I2 => state(2),
      I3 => sample_start_d2,
      I4 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => \state[0]_i_1_n_0\,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => \state[1]_i_1_n_0\,
      Q => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => '1',
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => '0',
      Q => state(2)
    );
tvalid_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => adc_buf_rd_d0,
      I1 => DMA_AXIS_tready,
      I2 => tvalid_en,
      O => tvalid_en_i_1_n_0
    );
tvalid_en_reg: unisim.vcomponents.FDCE
     port map (
      C => DMA_CLK,
      CE => '1',
      CLR => afifo_inst_i_1_n_0,
      D => tvalid_en_i_1_n_0,
      Q => tvalid_en
    );
\wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_cnt[0]_i_2_n_0\,
      I1 => \wait_cnt_reg_n_0_[0]\,
      O => wait_cnt(0)
    );
\wait_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_cnt_reg_n_0_[6]\,
      I1 => \wait_cnt_reg_n_0_[7]\,
      I2 => \wait_cnt_reg_n_0_[3]\,
      I3 => \wait_cnt_reg_n_0_[5]\,
      I4 => \wait_cnt_reg_n_0_[1]\,
      I5 => \wait_cnt[7]_i_4_n_0\,
      O => \wait_cnt[0]_i_2_n_0\
    );
\wait_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[1]\,
      I2 => \wait_cnt_reg_n_0_[0]\,
      O => wait_cnt(1)
    );
\wait_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[2]\,
      I2 => \wait_cnt_reg_n_0_[0]\,
      I3 => \wait_cnt_reg_n_0_[1]\,
      O => wait_cnt(2)
    );
\wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[3]\,
      I2 => \wait_cnt_reg_n_0_[1]\,
      I3 => \wait_cnt_reg_n_0_[0]\,
      I4 => \wait_cnt_reg_n_0_[2]\,
      O => wait_cnt(3)
    );
\wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[4]\,
      I2 => \wait_cnt_reg_n_0_[3]\,
      I3 => \wait_cnt_reg_n_0_[0]\,
      I4 => \wait_cnt_reg_n_0_[1]\,
      I5 => \wait_cnt_reg_n_0_[2]\,
      O => wait_cnt(4)
    );
\wait_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[5]\,
      I2 => \wait_cnt[7]_i_5_n_0\,
      I3 => \wait_cnt_reg_n_0_[4]\,
      I4 => \wait_cnt_reg_n_0_[2]\,
      O => wait_cnt(5)
    );
\wait_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[6]\,
      I2 => \wait_cnt_reg_n_0_[2]\,
      I3 => \wait_cnt_reg_n_0_[4]\,
      I4 => \wait_cnt_reg_n_0_[5]\,
      I5 => \wait_cnt[7]_i_5_n_0\,
      O => wait_cnt(6)
    );
\wait_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \wait_cnt[7]_i_1_n_0\
    );
\wait_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288888888888888"
    )
        port map (
      I0 => \wait_cnt[7]_i_3_n_0\,
      I1 => \wait_cnt_reg_n_0_[7]\,
      I2 => \wait_cnt[7]_i_4_n_0\,
      I3 => \wait_cnt_reg_n_0_[5]\,
      I4 => \wait_cnt_reg_n_0_[6]\,
      I5 => \wait_cnt[7]_i_5_n_0\,
      O => wait_cnt(7)
    );
\wait_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \wait_cnt_reg_n_0_[4]\,
      I1 => \wait_cnt_reg_n_0_[2]\,
      I2 => \wait_cnt_reg_n_0_[1]\,
      I3 => \wait_cnt[7]_i_6_n_0\,
      I4 => \wait_cnt_reg_n_0_[0]\,
      O => \wait_cnt[7]_i_3_n_0\
    );
\wait_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wait_cnt_reg_n_0_[2]\,
      I1 => \wait_cnt_reg_n_0_[4]\,
      O => \wait_cnt[7]_i_4_n_0\
    );
\wait_cnt[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wait_cnt_reg_n_0_[1]\,
      I1 => \wait_cnt_reg_n_0_[0]\,
      I2 => \wait_cnt_reg_n_0_[3]\,
      O => \wait_cnt[7]_i_5_n_0\
    );
\wait_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_cnt_reg_n_0_[5]\,
      I1 => \wait_cnt_reg_n_0_[3]\,
      I2 => \wait_cnt_reg_n_0_[7]\,
      I3 => \wait_cnt_reg_n_0_[6]\,
      O => \wait_cnt[7]_i_6_n_0\
    );
\wait_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(0),
      Q => \wait_cnt_reg_n_0_[0]\
    );
\wait_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(1),
      Q => \wait_cnt_reg_n_0_[1]\
    );
\wait_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(2),
      Q => \wait_cnt_reg_n_0_[2]\
    );
\wait_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(3),
      Q => \wait_cnt_reg_n_0_[3]\
    );
\wait_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(4),
      Q => \wait_cnt_reg_n_0_[4]\
    );
\wait_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(5),
      Q => \wait_cnt_reg_n_0_[5]\
    );
\wait_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(6),
      Q => \wait_cnt_reg_n_0_[6]\
    );
\wait_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => adc_clk,
      CE => \wait_cnt[7]_i_1_n_0\,
      CLR => \sample_len_d0[31]_i_1_n_0\,
      D => wait_cnt(7),
      Q => \wait_cnt_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    ad7606_os : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ad7606_cs : out STD_LOGIC;
    ad7606_rd : out STD_LOGIC;
    ad7606_reset : out STD_LOGIC;
    ad7606_convstab : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_rst_n : in STD_LOGIC;
    ad7606_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ad7606_busy : in STD_LOGIC;
    ad7606_first_data : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal NLW_sample_inst_st_clr_UNCONNECTED : STD_LOGIC;
  signal NLW_sample_inst_DMA_AXIS_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 32 to 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair24";
  attribute S_IDLE : integer;
  attribute S_IDLE of sample_inst : label is 0;
  attribute S_SAMPLE : integer;
  attribute S_SAMPLE of sample_inst : label is 1;
  attribute S_SAMP_WAIT : integer;
  attribute S_SAMP_WAIT of sample_inst : label is 2;
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair24";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => slv_reg0(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => slv_reg0(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[11]\,
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => slv_reg0(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[12]\,
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => slv_reg0(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[13]\,
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => slv_reg0(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[14]\,
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => slv_reg0(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[15]\,
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[16]\,
      I1 => slv_reg0(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[16]\,
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[17]\,
      I1 => slv_reg0(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[17]\,
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[18]\,
      I1 => slv_reg0(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[18]\,
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[19]\,
      I1 => slv_reg0(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[19]\,
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[20]\,
      I1 => slv_reg0(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[20]\,
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[21]\,
      I1 => slv_reg0(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[21]\,
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[22]\,
      I1 => slv_reg0(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[22]\,
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[23]\,
      I1 => slv_reg0(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[23]\,
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[24]\,
      I1 => slv_reg0(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[24]\,
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[25]\,
      I1 => slv_reg0(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[25]\,
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[26]\,
      I1 => slv_reg0(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[26]\,
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[27]\,
      I1 => slv_reg0(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[27]\,
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[28]\,
      I1 => slv_reg0(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[28]\,
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[29]\,
      I1 => slv_reg0(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[30]\,
      I1 => slv_reg0(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[31]\,
      I1 => slv_reg0(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => slv_reg0(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => slv_reg0(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => slv_reg0(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => slv_reg0(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => slv_reg0(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => slv_reg0(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[9]\,
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
sample_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample
     port map (
      DMA_AXIS_tdata(32) => NLW_sample_inst_DMA_AXIS_tdata_UNCONNECTED(32),
      DMA_AXIS_tdata(31 downto 0) => m00_axis_tdata(31 downto 0),
      DMA_AXIS_tkeep(3 downto 0) => m00_axis_tkeep(3 downto 0),
      DMA_AXIS_tlast => m00_axis_tlast,
      DMA_AXIS_tready => m00_axis_tready,
      DMA_AXIS_tvalid => m00_axis_tvalid,
      DMA_CLK => m00_axis_aclk,
      DMA_RST_N(0) => m00_axis_aresetn,
      ad7606_busy => ad7606_busy,
      ad7606_convstab => ad7606_convstab,
      ad7606_cs => ad7606_cs,
      ad7606_data(15 downto 0) => ad7606_data(15 downto 0),
      ad7606_first_data => ad7606_first_data,
      ad7606_os(2 downto 0) => ad7606_os(2 downto 0),
      ad7606_rd => ad7606_rd,
      ad7606_reset => ad7606_reset,
      adc_clk => adc_clk,
      adc_rst_n => adc_rst_n,
      ch_sel(7 downto 0) => slv_reg2(7 downto 0),
      gate(15 downto 0) => slv_reg1(15 downto 0),
      sample_len(31 downto 0) => slv_reg0(31 downto 0),
      sample_start => '1',
      st_clr => NLW_sample_inst_st_clr_UNCONNECTED
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s00_axi_wstrb(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s00_axi_wstrb(2),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s00_axi_wstrb(3),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s00_axi_wstrb(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      O => \slv_reg2[31]_i_2_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0 is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    ad7606_os : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ad7606_cs : out STD_LOGIC;
    ad7606_rd : out STD_LOGIC;
    ad7606_reset : out STD_LOGIC;
    ad7606_convstab : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_rst_n : in STD_LOGIC;
    ad7606_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ad7606_busy : in STD_LOGIC;
    ad7606_first_data : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0 is
begin
ad7606_sample_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      ad7606_busy => ad7606_busy,
      ad7606_convstab => ad7606_convstab,
      ad7606_cs => ad7606_cs,
      ad7606_data(15 downto 0) => ad7606_data(15 downto 0),
      ad7606_first_data => ad7606_first_data,
      ad7606_os(2 downto 0) => ad7606_os(2 downto 0),
      ad7606_rd => ad7606_rd,
      ad7606_reset => ad7606_reset,
      adc_clk => adc_clk,
      adc_rst_n => adc_rst_n,
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_aresetn => m00_axis_aresetn,
      m00_axis_tdata(31 downto 0) => m00_axis_tdata(31 downto 0),
      m00_axis_tkeep(3 downto 0) => m00_axis_tkeep(3 downto 0),
      m00_axis_tlast => m00_axis_tlast,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    adc_clk : in STD_LOGIC;
    adc_rst_n : in STD_LOGIC;
    ad7606_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ad7606_busy : in STD_LOGIC;
    ad7606_first_data : in STD_LOGIC;
    ad7606_os : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ad7606_cs : out STD_LOGIC;
    ad7606_rd : out STD_LOGIC;
    ad7606_reset : out STD_LOGIC;
    ad7606_convstab : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_aresetn : in STD_LOGIC;
    m00_axis_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_ad7606_sample_0_0,ad7606_sample_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ad7606_sample_v1_0,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ad7606_reset : signal is "xilinx.com:signal:reset:1.0 ad7606_reset RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ad7606_reset : signal is "XIL_INTERFACENAME ad7606_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of adc_clk : signal is "xilinx.com:signal:clock:1.0 adc_clk CLK";
  attribute X_INTERFACE_PARAMETER of adc_clk : signal is "XIL_INTERFACENAME adc_clk, ASSOCIATED_RESET adc_rst_n, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of adc_rst_n : signal is "xilinx.com:signal:reset:1.0 adc_rst_n RST";
  attribute X_INTERFACE_PARAMETER of adc_rst_n : signal is "XIL_INTERFACENAME adc_rst_n, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m00_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m00_axis_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m00_axis_aclk : signal is "XIL_INTERFACENAME m00_axis_aclk, ASSOCIATED_RESET m00_axis_aresetn, ASSOCIATED_BUSIF M00_AXIS, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of m00_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m00_axis_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m00_axis_aresetn : signal is "XIL_INTERFACENAME m00_axis_aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TLAST";
  attribute X_INTERFACE_INFO of m00_axis_tready : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TREADY";
  attribute X_INTERFACE_INFO of m00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of m00_axis_tvalid : signal is "XIL_INTERFACENAME M00_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of m00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDATA";
  attribute X_INTERFACE_INFO of m00_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TKEEP";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      ad7606_busy => ad7606_busy,
      ad7606_convstab => ad7606_convstab,
      ad7606_cs => ad7606_cs,
      ad7606_data(15 downto 0) => ad7606_data(15 downto 0),
      ad7606_first_data => ad7606_first_data,
      ad7606_os(2 downto 0) => ad7606_os(2 downto 0),
      ad7606_rd => ad7606_rd,
      ad7606_reset => ad7606_reset,
      adc_clk => adc_clk,
      adc_rst_n => adc_rst_n,
      m00_axis_aclk => m00_axis_aclk,
      m00_axis_aresetn => m00_axis_aresetn,
      m00_axis_tdata(31 downto 0) => m00_axis_tdata(31 downto 0),
      m00_axis_tkeep(3 downto 0) => m00_axis_tkeep(3 downto 0),
      m00_axis_tlast => m00_axis_tlast,
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
