

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Mon Feb 10 01:21:30 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  216|   11|  216|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_effect_delay_fu_396  |effect_delay  |    5|   35|    5|   35|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|  160|  3 ~ 40  |          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 70 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 57 
44 --> 45 47 52 53 
45 --> 46 
46 --> 52 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 43 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 52 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 71 [2/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:119]   --->   Operation 71 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [2/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:119]   --->   Operation 72 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 73 [1/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:119]   --->   Operation 73 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:119]   --->   Operation 74 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:150]   --->   Operation 75 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:151]   --->   Operation 76 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:151]   --->   Operation 77 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:151]   --->   Operation 78 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:151]   --->   Operation 79 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 80 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 81 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 81 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 82 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 82 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 83 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 83 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 84 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 84 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 85 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 85 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 86 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:151]   --->   Operation 86 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 87 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:146]   --->   Operation 87 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 88 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 8)" [pynq_dsp_hls.cpp:147]   --->   Operation 88 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 89 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:151]   --->   Operation 89 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !124"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !130"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !136"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !140"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !144"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !148"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !152"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !156"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !160"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !164"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !168"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %configReg), !map !172"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 102 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:131]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:132]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:133]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:134]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:135]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:136]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:137]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:138]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:139]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:140]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:141]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:142]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i32]* %configReg, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [pynq_dsp_hls.cpp:143]   --->   Operation 115 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:143]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:146]   --->   Operation 117 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 118 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 8)" [pynq_dsp_hls.cpp:147]   --->   Operation 118 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:152]   --->   Operation 119 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:152]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:164]   --->   Operation 121 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:164]   --->   Operation 122 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%or_ln159 = or i1 %readyRch_load, %lrclk_V_read" [pynq_dsp_hls.cpp:159]   --->   Operation 123 'or' 'or_ln159' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.97ns)   --->   "%xor_ln159 = xor i1 %lrclk_V_read, true" [pynq_dsp_hls.cpp:159]   --->   Operation 124 'xor' 'xor_ln159' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%xor_ln164 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:164]   --->   Operation 125 'xor' 'xor_ln164' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%and_ln164 = and i1 %lrclk_V_read, %xor_ln164" [pynq_dsp_hls.cpp:164]   --->   Operation 126 'and' 'and_ln164' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%xor_ln164_1 = xor i1 %or_ln159, true" [pynq_dsp_hls.cpp:164]   --->   Operation 127 'xor' 'xor_ln164_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln164 = or i1 %and_ln164, %xor_ln164_1" [pynq_dsp_hls.cpp:164]   --->   Operation 128 'or' 'or_ln164' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (1.81ns)   --->   "br i1 %or_ln164, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge333" [pynq_dsp_hls.cpp:164]   --->   Operation 129 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%x_assign = alloca float"   --->   Operation 130 'alloca' 'x_assign' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_4 = alloca float"   --->   Operation 131 'alloca' 'x_assign_4' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:176]   --->   Operation 132 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:176]   --->   Operation 133 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 0.00>
ST_11 : Operation 134 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 134 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 135 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 135 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 136 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 136 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 137 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 137 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 138 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 138 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 139 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 139 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 140 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:176]   --->   Operation 140 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 141 [2/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:173]   --->   Operation 141 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 142 [1/1] (7.00ns)   --->   "%rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:176]   --->   Operation 142 'read' 'rawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%srcL_V = trunc i32 %rawL_V to i24" [pynq_dsp_hls.cpp:178]   --->   Operation 143 'trunc' 'srcL_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 144 [1/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:173]   --->   Operation 144 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln173 = icmp ult i32 %counter_read, -2" [pynq_dsp_hls.cpp:173]   --->   Operation 145 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln173 = add i32 1, %counter_read" [pynq_dsp_hls.cpp:173]   --->   Operation 146 'add' 'add_ln173' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.69ns)   --->   "%select_ln173 = select i1 %icmp_ln173, i32 %add_ln173, i32 0" [pynq_dsp_hls.cpp:173]   --->   Operation 147 'select' 'select_ln173' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 148 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln173)" [pynq_dsp_hls.cpp:173]   --->   Operation 148 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 149 [1/1] (7.00ns)   --->   "%rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:177]   --->   Operation 149 'read' 'rawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%srcR_V = trunc i32 %rawR_V to i24" [pynq_dsp_hls.cpp:179]   --->   Operation 150 'trunc' 'srcR_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 151 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln173)" [pynq_dsp_hls.cpp:173]   --->   Operation 151 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln561 = sext i24 %srcL_V to i32" [pynq_dsp_hls.cpp:180]   --->   Operation 152 'sext' 'sext_ln561' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 153 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln561_1 = sext i24 %srcR_V to i32" [pynq_dsp_hls.cpp:181]   --->   Operation 154 'sext' 'sext_ln561_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 155 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 156 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 156 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 157 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 157 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 158 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 158 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 159 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 159 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 160 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 160 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 161 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 161 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 162 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 162 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 163 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 163 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 164 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:180]   --->   Operation 164 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 165 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:181]   --->   Operation 165 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 166 [16/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 166 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [16/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 167 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 168 [15/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 168 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [15/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 169 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 170 [14/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 170 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [14/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 171 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 172 [13/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 172 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [13/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 173 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 174 [12/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 174 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [12/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 175 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 176 [11/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 176 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [11/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 177 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 178 [10/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 178 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 179 [10/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 179 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 180 [9/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 180 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 181 [9/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 181 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 182 [8/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 182 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 183 [8/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 183 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 184 [7/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 184 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [7/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 185 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 186 [6/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 186 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [6/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 187 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 188 [5/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 188 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [5/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 189 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 190 [4/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 190 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 191 [4/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 191 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 192 [3/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 192 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 193 [3/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 193 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 194 [2/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 194 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 195 [2/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 195 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 196 [1/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:180]   --->   Operation 196 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 197 [1/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:181]   --->   Operation 197 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.86>
ST_42 : Operation 198 [1/1] (1.86ns)   --->   "store float %floatSrcL, float* %x_assign_4" [pynq_dsp_hls.cpp:187]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.86>
ST_42 : Operation 199 [1/1] (1.86ns)   --->   "store float %floatSrcR, float* %x_assign" [pynq_dsp_hls.cpp:187]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.86>
ST_42 : Operation 200 [1/1] (1.76ns)   --->   "br label %._crit_edge334" [pynq_dsp_hls.cpp:187]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %._crit_edge333 ], [ %stageIndex_V, %._crit_edge334.backedge ]"   --->   Operation 201 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (1.13ns)   --->   "%icmp_ln887 = icmp eq i3 %t_V, -4" [pynq_dsp_hls.cpp:187]   --->   Operation 202 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 203 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 203 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 204 [1/1] (1.65ns)   --->   "%stageIndex_V = add i3 %t_V, 1" [pynq_dsp_hls.cpp:187]   --->   Operation 204 'add' 'stageIndex_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %_ifconv, label %1" [pynq_dsp_hls.cpp:187]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %t_V, i3 0)" [pynq_dsp_hls.cpp:189]   --->   Operation 206 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i6 %tmp_5 to i64" [pynq_dsp_hls.cpp:189]   --->   Operation 207 'zext' 'zext_ln189' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 208 [1/1] (0.00ns)   --->   "%configReg_addr = getelementptr [32 x i32]* %configReg, i64 0, i64 %zext_ln189" [pynq_dsp_hls.cpp:189]   --->   Operation 208 'getelementptr' 'configReg_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 209 [2/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:189]   --->   Operation 209 'load' 'configReg_load' <Predicate = (!icmp_ln887)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "%x_assign_4_load_1 = load float* %x_assign_4" [pynq_dsp_hls.cpp:215]   --->   Operation 210 'load' 'x_assign_4_load_1' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 211 [4/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 211 'fmul' 'floatDstL' <Predicate = (icmp_ln887)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.68>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln44 = or i6 %tmp_5, 1" [pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 212 'or' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln44)" [pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 213 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (0.00ns)   --->   "%configReg_addr_1 = getelementptr [32 x i32]* %configReg, i64 0, i64 %tmp_3" [pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 214 'getelementptr' 'configReg_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln58 = or i6 %tmp_5, 2" [pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 215 'or' 'or_ln58' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln58)" [pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 216 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "%configReg_addr_2 = getelementptr [32 x i32]* %configReg, i64 0, i64 %tmp_7" [pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 217 'getelementptr' 'configReg_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 218 [1/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:189]   --->   Operation 218 'load' 'configReg_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %configReg_load to i4" [pynq_dsp_hls.cpp:189]   --->   Operation 219 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 220 [1/1] (1.36ns)   --->   "switch i4 %trunc_ln189, label %._crit_edge334.backedge [
    i4 1, label %2
    i4 2, label %3
    i4 5, label %4
    i4 3, label %._crit_edge340
    i4 4, label %._crit_edge340
    i4 6, label %._crit_edge340
    i4 7, label %._crit_edge340
    i4 -8, label %._crit_edge340
    i4 -7, label %._crit_edge340
  ]" [pynq_dsp_hls.cpp:189]   --->   Operation 220 'switch' <Predicate = true> <Delay = 1.36>
ST_44 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge334.backedge" [pynq_dsp_hls.cpp:206]   --->   Operation 221 'br' <Predicate = (trunc_ln189 == 9) | (trunc_ln189 == 8) | (trunc_ln189 == 7) | (trunc_ln189 == 6) | (trunc_ln189 == 4) | (trunc_ln189 == 3)> <Delay = 0.00>
ST_44 : Operation 222 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 222 'load' 'p_Val2_7' <Predicate = (trunc_ln189 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 223 [2/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 223 'load' 'p_Val2_4' <Predicate = (trunc_ln189 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%x_assign_load_3 = load float* %x_assign" [pynq_dsp_hls.cpp:197]   --->   Operation 224 'load' 'x_assign_load_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%x_assign_4_load_3 = load float* %x_assign_4" [pynq_dsp_hls.cpp:197]   --->   Operation 225 'load' 'x_assign_4_load_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 226 [2/2] (2.32ns)   --->   "%tmp_19 = call fastcc { float, float } @effect_delay(float %x_assign_4_load_3, float %x_assign_load_3, [32 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:197]   --->   Operation 226 'call' 'tmp_19' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 3.62>
ST_46 : Operation 227 [1/2] (1.76ns)   --->   "%tmp_19 = call fastcc { float, float } @effect_delay(float %x_assign_4_load_3, float %x_assign_load_3, [32 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:197]   --->   Operation 227 'call' 'tmp_19' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%currentData_l_3 = extractvalue { float, float } %tmp_19, 0" [pynq_dsp_hls.cpp:197]   --->   Operation 228 'extractvalue' 'currentData_l_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%currentData_r_3 = extractvalue { float, float } %tmp_19, 1" [pynq_dsp_hls.cpp:197]   --->   Operation 229 'extractvalue' 'currentData_r_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (1.86ns)   --->   "store float %currentData_l_3, float* %x_assign_4" [pynq_dsp_hls.cpp:198]   --->   Operation 230 'store' <Predicate = true> <Delay = 1.86>
ST_46 : Operation 231 [1/1] (1.86ns)   --->   "store float %currentData_r_3, float* %x_assign" [pynq_dsp_hls.cpp:198]   --->   Operation 231 'store' <Predicate = true> <Delay = 1.86>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "br label %._crit_edge334.backedge" [pynq_dsp_hls.cpp:198]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 44> <Delay = 2.32>
ST_47 : Operation 233 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 233 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_7 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 234 'trunc' 'trunc_ln368_3' <Predicate = true> <Delay = 0.00>

State 48 <SV = 45> <Delay = 5.70>
ST_48 : Operation 235 [1/1] (0.00ns)   --->   "%x_assign_load = load float* %x_assign" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 235 'load' 'x_assign_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 236 [1/1] (0.00ns)   --->   "%x_assign_4_load = load float* %x_assign_4" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 236 'load' 'x_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 237 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 238 [1/1] (0.00ns)   --->   "%ratio = bitcast i32 %p_Result_13 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:194]   --->   Operation 238 'bitcast' 'ratio' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 239 [4/4] (5.70ns)   --->   "%tmp_8_i = fmul float %ratio, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 239 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 240 [4/4] (5.70ns)   --->   "%tmp_i = fmul float %ratio, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 240 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 5.70>
ST_49 : Operation 241 [3/4] (5.70ns)   --->   "%tmp_8_i = fmul float %ratio, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 241 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 242 [3/4] (5.70ns)   --->   "%tmp_i = fmul float %ratio, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 242 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 5.70>
ST_50 : Operation 243 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast float %x_assign_4_load to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:194]   --->   Operation 243 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_8 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:194]   --->   Operation 244 'trunc' 'trunc_ln368_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %p_Val2_8 to i23" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 245 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:194]   --->   Operation 246 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 247 [1/1] (0.00ns)   --->   "%absL = bitcast i32 %p_Result_14 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:194]   --->   Operation 247 'bitcast' 'absL' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (0.00ns)   --->   "%p_Val2_9 = bitcast float %x_assign_load to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:62->pynq_dsp_hls.cpp:194]   --->   Operation 248 'bitcast' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_9 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:62->pynq_dsp_hls.cpp:194]   --->   Operation 249 'trunc' 'trunc_ln368_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %p_Val2_9 to i23" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 250 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:62->pynq_dsp_hls.cpp:194]   --->   Operation 251 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%absR = bitcast i32 %p_Result_15 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:62->pynq_dsp_hls.cpp:194]   --->   Operation 252 'bitcast' 'absR' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30)" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 253 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln63 = icmp ne i8 %tmp_15, -1" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 254 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln63_1 = icmp eq i23 %trunc_ln63, 0" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 255 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 256 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %absL, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 256 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [2/4] (5.70ns)   --->   "%tmp_8_i = fmul float %ratio, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 257 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30)" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 258 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln64 = icmp ne i8 %tmp_17, -1" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 259 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 260 [1/1] (2.44ns)   --->   "%icmp_ln64_1 = icmp eq i23 %trunc_ln64, 0" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 260 'icmp' 'icmp_ln64_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 261 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %absR, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 261 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 262 [2/4] (5.70ns)   --->   "%tmp_i = fmul float %ratio, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 262 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 6.68>
ST_51 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node dst_l_1)   --->   "%or_ln63 = or i1 %icmp_ln63_1, %icmp_ln63" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 263 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 264 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %absL, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 264 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node dst_l_1)   --->   "%and_ln63 = and i1 %or_ln63, %tmp_16" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 265 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 266 [1/4] (5.70ns)   --->   "%tmp_8_i = fmul float %ratio, %x_assign_4_load" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 266 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%dst_l_1 = select i1 %and_ln63, float %x_assign_4_load, float %tmp_8_i" [pynq_dsp_hls.cpp:63->pynq_dsp_hls.cpp:194]   --->   Operation 267 'select' 'dst_l_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node dst_r_1)   --->   "%or_ln64 = or i1 %icmp_ln64_1, %icmp_ln64" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 268 'or' 'or_ln64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 269 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %absR, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 269 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node dst_r_1)   --->   "%and_ln64 = and i1 %or_ln64, %tmp_18" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 270 'and' 'and_ln64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 271 [1/4] (5.70ns)   --->   "%tmp_i = fmul float %ratio, %x_assign_load" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 271 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%dst_r_1 = select i1 %and_ln64, float %x_assign_load, float %tmp_i" [pynq_dsp_hls.cpp:64->pynq_dsp_hls.cpp:194]   --->   Operation 272 'select' 'dst_r_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 49> <Delay = 1.86>
ST_52 : Operation 273 [1/1] (1.86ns)   --->   "store float %dst_l_1, float* %x_assign_4" [pynq_dsp_hls.cpp:195]   --->   Operation 273 'store' <Predicate = (trunc_ln189 == 2)> <Delay = 1.86>
ST_52 : Operation 274 [1/1] (1.86ns)   --->   "store float %dst_r_1, float* %x_assign" [pynq_dsp_hls.cpp:195]   --->   Operation 274 'store' <Predicate = (trunc_ln189 == 2)> <Delay = 1.86>
ST_52 : Operation 275 [1/1] (0.00ns)   --->   "br label %._crit_edge334.backedge" [pynq_dsp_hls.cpp:195]   --->   Operation 275 'br' <Predicate = (trunc_ln189 == 2)> <Delay = 0.00>
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "br label %._crit_edge334"   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 44> <Delay = 5.74>
ST_53 : Operation 277 [1/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 277 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_4 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 278 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_4 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 279 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 280 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (1.55ns)   --->   "%icmp_ln257_2 = icmp ne i8 %tmp_s, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 281 'icmp' 'icmp_ln257_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 282 [1/1] (2.44ns)   --->   "%icmp_ln257_3 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 282 'icmp' 'icmp_ln257_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 283 [1/1] (0.97ns)   --->   "%or_ln257_1 = or i1 %icmp_ln257_3, %icmp_ln257_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 283 'or' 'or_ln257_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 45> <Delay = 5.43>
ST_54 : Operation 284 [1/1] (0.00ns)   --->   "%x_assign_load_2 = load float* %x_assign" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 284 'load' 'x_assign_load_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 285 [1/1] (0.00ns)   --->   "%x_assign_4_load_2 = load float* %x_assign_4" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 285 'load' 'x_assign_4_load_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 286 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 287 [1/1] (0.00ns)   --->   "%thresh = bitcast i32 %p_Result_10 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:44->pynq_dsp_hls.cpp:191]   --->   Operation 287 'bitcast' 'thresh' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 288 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_4_load_2 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:47->pynq_dsp_hls.cpp:191]   --->   Operation 288 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_5 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:47->pynq_dsp_hls.cpp:191]   --->   Operation 289 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %p_Val2_5 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 290 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:47->pynq_dsp_hls.cpp:191]   --->   Operation 291 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 292 [1/1] (0.00ns)   --->   "%absL_1 = bitcast i32 %p_Result_11 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:47->pynq_dsp_hls.cpp:191]   --->   Operation 292 'bitcast' 'absL_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast float %x_assign_load_2 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:48->pynq_dsp_hls.cpp:191]   --->   Operation 293 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_6 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:48->pynq_dsp_hls.cpp:191]   --->   Operation 294 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i32 %p_Val2_6 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 295 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:48->pynq_dsp_hls.cpp:191]   --->   Operation 296 'bitconcatenate' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 297 [1/1] (0.00ns)   --->   "%absR_1 = bitcast i32 %p_Result_12 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:48->pynq_dsp_hls.cpp:191]   --->   Operation 297 'bitcast' 'absR_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 298 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 299 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_9, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 299 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 300 [1/1] (2.44ns)   --->   "%icmp_ln257_1 = icmp eq i23 %trunc_ln257_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 300 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 301 [1/1] (0.97ns)   --->   "%or_ln257 = or i1 %icmp_ln257_1, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 301 'or' 'or_ln257' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 302 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %absL_1, %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 302 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 303 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 304 [1/1] (1.55ns)   --->   "%icmp_ln257_4 = icmp ne i8 %tmp_11, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 304 'icmp' 'icmp_ln257_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 305 [1/1] (2.44ns)   --->   "%icmp_ln257_5 = icmp eq i23 %trunc_ln257_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 305 'icmp' 'icmp_ln257_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln257_2 = or i1 %icmp_ln257_5, %icmp_ln257_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 306 'or' 'or_ln257_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %absR_1, %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 307 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 308 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_4_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 308 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 309 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %x_assign_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 309 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 46> <Delay = 6.40>
ST_55 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257 = and i1 %or_ln257, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 310 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 311 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %absL_1, %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 311 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257_1 = and i1 %and_ln257, %tmp_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 312 'and' 'and_ln257_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstL_1 = select i1 %and_ln257_1, float %absL_1, float %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:49->pynq_dsp_hls.cpp:191]   --->   Operation 313 'select' 'monitorDstL_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_2 = and i1 %or_ln257_2, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 314 'and' 'and_ln257_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 315 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %absR_1, %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 315 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_3 = and i1 %and_ln257_2, %tmp_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 316 'and' 'and_ln257_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstR_1 = select i1 %and_ln257_3, float %absR_1, float %thresh" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:50->pynq_dsp_hls.cpp:191]   --->   Operation 317 'select' 'monitorDstR_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 318 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_4_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 318 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 319 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %x_assign_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 319 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 47> <Delay = 2.85>
ST_56 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%and_ln51 = and i1 %or_ln257, %tmp_13" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 320 'and' 'and_ln51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln51 = bitcast float %monitorDstL_1 to i32" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 321 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%xor_ln51 = xor i32 %bitcast_ln51, -2147483648" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 322 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln51_1 = bitcast i32 %xor_ln51 to float" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 323 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 324 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_l = select i1 %and_ln51, float %bitcast_ln51_1, float %monitorDstL_1" [pynq_dsp_hls.cpp:51->pynq_dsp_hls.cpp:191]   --->   Operation 324 'select' 'dst_l' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%and_ln52 = and i1 %or_ln257_2, %tmp_14" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 325 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln52 = bitcast float %monitorDstR_1 to i32" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 326 'bitcast' 'bitcast_ln52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%xor_ln52 = xor i32 %bitcast_ln52, -2147483648" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 327 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln52_1 = bitcast i32 %xor_ln52 to float" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 328 'bitcast' 'bitcast_ln52_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_r = select i1 %and_ln52, float %bitcast_ln52_1, float %monitorDstR_1" [pynq_dsp_hls.cpp:52->pynq_dsp_hls.cpp:191]   --->   Operation 329 'select' 'dst_r' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 330 [1/1] (1.86ns)   --->   "store float %dst_l, float* %x_assign_4" [pynq_dsp_hls.cpp:192]   --->   Operation 330 'store' <Predicate = true> <Delay = 1.86>
ST_56 : Operation 331 [1/1] (1.86ns)   --->   "store float %dst_r, float* %x_assign" [pynq_dsp_hls.cpp:192]   --->   Operation 331 'store' <Predicate = true> <Delay = 1.86>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "br label %._crit_edge334.backedge" [pynq_dsp_hls.cpp:192]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 43> <Delay = 5.70>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%x_assign_load_1 = load float* %x_assign" [pynq_dsp_hls.cpp:216]   --->   Operation 333 'load' 'x_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [3/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 334 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 335 [4/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:216]   --->   Operation 335 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 5.70>
ST_58 : Operation 336 [2/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 336 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 337 [3/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:216]   --->   Operation 337 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 45> <Delay = 5.70>
ST_59 : Operation 338 [1/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 338 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 339 [2/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:216]   --->   Operation 339 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 46> <Delay = 5.70>
ST_60 : Operation 340 [1/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load_1, 8.388607e+06" [pynq_dsp_hls.cpp:216]   --->   Operation 340 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 341 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %floatDstL to i32" [pynq_dsp_hls.cpp:217]   --->   Operation 341 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:217]   --->   Operation 342 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:217]   --->   Operation 343 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:217]   --->   Operation 344 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 345 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [pynq_dsp_hls.cpp:217]   --->   Operation 345 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:217]   --->   Operation 346 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 347 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:217]   --->   Operation 347 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 348 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [pynq_dsp_hls.cpp:217]   --->   Operation 348 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 349 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [pynq_dsp_hls.cpp:217]   --->   Operation 349 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 47> <Delay = 6.84>
ST_61 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:217]   --->   Operation 350 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [pynq_dsp_hls.cpp:217]   --->   Operation 351 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_61 : Operation 352 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [pynq_dsp_hls.cpp:217]   --->   Operation 352 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 353 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [pynq_dsp_hls.cpp:217]   --->   Operation 353 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 354 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [pynq_dsp_hls.cpp:217]   --->   Operation 354 'sub' 'sh_amt_1' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 355 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 24" [pynq_dsp_hls.cpp:217]   --->   Operation 355 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_2, %sext_ln281" [pynq_dsp_hls.cpp:217]   --->   Operation 356 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 357 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:217]   --->   Operation 357 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:217]   --->   Operation 358 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:217]   --->   Operation 359 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:217]   --->   Operation 360 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 361 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0" [pynq_dsp_hls.cpp:217]   --->   Operation 361 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:217]   --->   Operation 362 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:217]   --->   Operation 363 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:217]   --->   Operation 364 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 365 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %floatDstR to i32" [pynq_dsp_hls.cpp:218]   --->   Operation 365 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:218]   --->   Operation 366 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:218]   --->   Operation 367 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:218]   --->   Operation 368 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 369 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_4 to i9" [pynq_dsp_hls.cpp:218]   --->   Operation 369 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:218]   --->   Operation 370 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 371 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:218]   --->   Operation 371 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 372 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [pynq_dsp_hls.cpp:218]   --->   Operation 372 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 373 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_4, -106" [pynq_dsp_hls.cpp:218]   --->   Operation 373 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 48> <Delay = 6.84>
ST_62 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:217]   --->   Operation 374 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_62 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:217]   --->   Operation 375 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_4, i24 -1, i24 0" [pynq_dsp_hls.cpp:217]   --->   Operation 376 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i24" [pynq_dsp_hls.cpp:217]   --->   Operation 377 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_62 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i24 %tmp_2, %sext_ln294cast" [pynq_dsp_hls.cpp:217]   --->   Operation 378 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285" [pynq_dsp_hls.cpp:217]   --->   Operation 379 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 380 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295" [pynq_dsp_hls.cpp:217]   --->   Operation 380 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:217]   --->   Operation 381 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:217]   --->   Operation 382 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 383 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278" [pynq_dsp_hls.cpp:217]   --->   Operation 383 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:217]   --->   Operation 384 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:217]   --->   Operation 385 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_2, i24 %select_ln285_1" [pynq_dsp_hls.cpp:217]   --->   Operation 386 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:218]   --->   Operation 387 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:218]   --->   Operation 388 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_62 : Operation 389 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:218]   --->   Operation 389 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 390 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:218]   --->   Operation 390 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 391 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:218]   --->   Operation 391 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 392 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24" [pynq_dsp_hls.cpp:218]   --->   Operation 392 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_6, %sext_ln281_1" [pynq_dsp_hls.cpp:218]   --->   Operation 393 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 394 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:218]   --->   Operation 394 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:218]   --->   Operation 395 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:218]   --->   Operation 396 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:218]   --->   Operation 397 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 398 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0" [pynq_dsp_hls.cpp:218]   --->   Operation 398 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:218]   --->   Operation 399 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:218]   --->   Operation 400 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 401 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:218]   --->   Operation 401 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 402 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:221]   --->   Operation 402 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 49> <Delay = 7.00>
ST_63 : Operation 403 [1/1] (2.31ns)   --->   "%sub_ln461 = sub i24 0, %select_ln282" [pynq_dsp_hls.cpp:217]   --->   Operation 403 'sub' 'sub_ln461' <Predicate = (p_Result_16)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 404 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_16, i24 %sub_ln461, i24 %select_ln282" [pynq_dsp_hls.cpp:217]   --->   Operation 404 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:218]   --->   Operation 405 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_63 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:218]   --->   Operation 406 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_8, i24 -1, i24 0" [pynq_dsp_hls.cpp:218]   --->   Operation 407 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24" [pynq_dsp_hls.cpp:218]   --->   Operation 408 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_63 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i24 %tmp_6, %sext_ln294_1cast" [pynq_dsp_hls.cpp:218]   --->   Operation 409 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2" [pynq_dsp_hls.cpp:218]   --->   Operation 410 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 411 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1" [pynq_dsp_hls.cpp:218]   --->   Operation 411 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:218]   --->   Operation 412 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:218]   --->   Operation 413 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 414 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1" [pynq_dsp_hls.cpp:218]   --->   Operation 414 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:218]   --->   Operation 415 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:218]   --->   Operation 416 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_6, i24 %select_ln285_3" [pynq_dsp_hls.cpp:218]   --->   Operation 417 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:221]   --->   Operation 418 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 419 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:221]   --->   Operation 419 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 420 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:221]   --->   Operation 420 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 50> <Delay = 7.00>
ST_64 : Operation 421 [1/1] (2.31ns)   --->   "%sub_ln461_1 = sub i24 0, %select_ln282_1" [pynq_dsp_hls.cpp:218]   --->   Operation 421 'sub' 'sub_ln461_1' <Predicate = (p_Result_17)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 422 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_17, i24 %sub_ln461_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:218]   --->   Operation 422 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i24 %select_ln303 to i32" [pynq_dsp_hls.cpp:221]   --->   Operation 423 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 424 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)" [pynq_dsp_hls.cpp:221]   --->   Operation 424 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 425 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:225]   --->   Operation 425 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_64 : Operation 426 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:226]   --->   Operation 426 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_64 : Operation 427 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:227]   --->   Operation 427 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_64 : Operation 428 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:228]   --->   Operation 428 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 65 <SV = 51> <Delay = 7.00>
ST_65 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i24 %select_ln303_1 to i32" [pynq_dsp_hls.cpp:222]   --->   Operation 429 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 430 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)" [pynq_dsp_hls.cpp:222]   --->   Operation 430 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 431 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:225]   --->   Operation 431 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_65 : Operation 432 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:226]   --->   Operation 432 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_65 : Operation 433 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:227]   --->   Operation 433 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_65 : Operation 434 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:228]   --->   Operation 434 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 66 <SV = 52> <Delay = 7.00>
ST_66 : Operation 435 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:222]   --->   Operation 435 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 53> <Delay = 7.00>
ST_67 : Operation 436 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:222]   --->   Operation 436 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 54> <Delay = 7.00>
ST_68 : Operation 437 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:222]   --->   Operation 437 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 55> <Delay = 7.00>
ST_69 : Operation 438 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:222]   --->   Operation 438 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 56> <Delay = 7.00>
ST_70 : Operation 439 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:222]   --->   Operation 439 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 440 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:229]   --->   Operation 440 'br' <Predicate = (!icmp_ln761 & !or_ln164)> <Delay = 1.81>
ST_70 : Operation 441 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %lrclk_V_read, %0 ]" [pynq_dsp_hls.cpp:119]   --->   Operation 441 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 442 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv ], [ true, %0 ]"   --->   Operation 442 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 443 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %xor_ln159, %0 ]" [pynq_dsp_hls.cpp:159]   --->   Operation 443 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST16, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new17" [pynq_dsp_hls.cpp:159]   --->   Operation 444 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 445 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:162]   --->   Operation 445 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_70 : Operation 446 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new17"   --->   Operation 446 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_70 : Operation 447 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:119]   --->   Operation 447 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 448 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:160]   --->   Operation 448 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_70 : Operation 449 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 449 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_70 : Operation 450 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:229]   --->   Operation 450 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lrclk_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ physMemPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ extMemPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ basePhysAddr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ monitorSrcL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ monitorSrcR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ monitorDstL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ monitorDstR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ numOfStage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ configSizePerStage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ configReg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ readyRch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readyLch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
basePhysAddr_V_read   (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lrclk_V_read          (read             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111]
r_V                   (partselect       ) [ 00011111111100000000000000000000000000000000000000000000000000000000000]
zext_ln215            (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111100000000]
ret_V                 (add              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln544            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
physMemPtr_V_addr     (getelementptr    ) [ 00001111111000000000000000000000000000000000000000000000000000000000000]
status_V_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
status_V              (read             ) [ 00000000000100000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln131   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln132   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln133   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln134   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln135   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln136   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln137   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln138   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln139   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln140   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln141   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln142   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln143   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln146           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln147           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln761            (icmp             ) [ 00000000000111111111111111111111111111111111111111111111111111111111111]
br_ln152              (br               ) [ 00000000000111111111111111111111111111111111111111111111111111111111111]
readyRch_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
readyLch_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln159              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln159             (xor              ) [ 00000000000111111111111111111111111111111111111111111111111111111111111]
xor_ln164             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln164             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln164_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln164              (or               ) [ 00000000000111111111111111111111111111111111111111111111111111111111111]
br_ln164              (br               ) [ 00000000000111111111111111111111111111111111111111111111111111111111111]
x_assign              (alloca           ) [ 00000000000011111111111111111111111111111111111111111111110000000000000]
x_assign_4            (alloca           ) [ 00000000000011111111111111111111111111111111111111111111100000000000000]
zext_ln544_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
physMemPtr_V_addr_1   (getelementptr    ) [ 00000000000011111111000000000000000000000000000000000000000000000000000]
physMemPtr_V_addr_1_s (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rawL_V                (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
srcL_V                (trunc            ) [ 00000000000000000001100000000000000000000000000000000000000000000000000]
counter_read          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln173            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln173             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln173          (select           ) [ 00000000000000000000100000000000000000000000000000000000000000000000000]
rawR_V                (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
srcR_V                (trunc            ) [ 00000000000000000000100000000000000000000000000000000000000000000000000]
write_ln173           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln561            (sext             ) [ 00000000000000000000011111000000000000000000000000000000000000000000000]
sext_ln561_1          (sext             ) [ 00000000000000000000011111000000000000000000000000000000000000000000000]
tmp                   (sitofp           ) [ 00000000000000000000000000111111111111111100000000000000000000000000000]
tmp_1                 (sitofp           ) [ 00000000000000000000000000111111111111111100000000000000000000000000000]
floatSrcL             (fdiv             ) [ 00000000000000000000000000000000000000000011111111111111111111111100000]
floatSrcR             (fdiv             ) [ 00000000000000000000000000000000000000000011111111111111111111111100000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00000000000000000000000000000000000000000011111111111111100000000000000]
t_V                   (phi              ) [ 00000000000000000000000000000000000000000001111000000000000000000000000]
icmp_ln887            (icmp             ) [ 00000000000000000000000000000000000000000001111111111111100000000000000]
empty_7               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
stageIndex_V          (add              ) [ 00000000000000000000000000000000000000000011111111111111100000000000000]
br_ln187              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000100000000000000000000000000]
zext_ln189            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
configReg_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000100000000000000000000000000]
x_assign_4_load_1     (load             ) [ 00000000000000000000000000000000000000000000000000000000011100000000000]
or_ln44               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
configReg_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000100000000000000000]
or_ln58               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
configReg_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000100000000000000000000000]
configReg_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189           (trunc            ) [ 00000000000000000000000000000000000000000001111111111111100000000000000]
switch_ln189          (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln206              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_load_3       (load             ) [ 00000000000000000000000000000000000000000000001000000000000000000000000]
x_assign_4_load_3     (load             ) [ 00000000000000000000000000000000000000000000001000000000000000000000000]
tmp_19                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
currentData_l_3       (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
currentData_r_3       (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln198           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln198           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln198              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_3         (trunc            ) [ 00000000000000000000000000000000000000000000000010000000000000000000000]
x_assign_load         (load             ) [ 00000000000000000000000000000000000000000000000001110000000000000000000]
x_assign_4_load       (load             ) [ 00000000000000000000000000000000000000000000000001110000000000000000000]
p_Result_13           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ratio                 (bitcast          ) [ 00000000000000000000000000000000000000000000000001110000000000000000000]
p_Val2_8              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_4         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln63            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_14           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
absL                  (bitcast          ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
p_Val2_9              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_5         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln64            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_15           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
absR                  (bitcast          ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
tmp_15                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63             (icmp             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
icmp_ln63_1           (icmp             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
tmp_17                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln64             (icmp             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
icmp_ln64_1           (icmp             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000]
or_ln63               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln63              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_i               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
dst_l_1               (select           ) [ 00000000000000000000000000000000000000000001111000001111100000000000000]
or_ln64               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln64              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
dst_r_1               (select           ) [ 00000000000000000000000000000000000000000001111000001111100000000000000]
store_ln195           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln195           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln195              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000011111111111111100000000000000]
p_Val2_4              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368           (trunc            ) [ 00000000000000000000000000000000000000000000000000000010000000000000000]
trunc_ln257           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257_2          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257_3          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln257_1            (or               ) [ 00000000000000000000000000000000000000000000000000000011000000000000000]
x_assign_load_2       (load             ) [ 00000000000000000000000000000000000000000000000000000001000000000000000]
x_assign_4_load_2     (load             ) [ 00000000000000000000000000000000000000000000000000000001000000000000000]
p_Result_10           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
thresh                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000001000000000000000]
p_Val2_5              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln257_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_11           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
absL_1                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000001000000000000000]
p_Val2_6              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_2         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln257_2         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_12           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
absR_1                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000001000000000000000]
tmp_9                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln257              (or               ) [ 00000000000000000000000000000000000000000000000000000001100000000000000]
tmp_11                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257_4          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257_5          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln257_2            (or               ) [ 00000000000000000000000000000000000000000000000000000001100000000000000]
and_ln257             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln257_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
monitorDstL_1         (select           ) [ 00000000000000000000000000000000000000000000000000000000100000000000000]
and_ln257_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln257_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
monitorDstR_1         (select           ) [ 00000000000000000000000000000000000000000000000000000000100000000000000]
tmp_13                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000100000000000000]
tmp_14                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000100000000000000]
and_ln51              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln51          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln51              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln51_1        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
dst_l                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln52              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln52          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln52              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln52_1        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
dst_r                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln192           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln192           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln192              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_load_1       (load             ) [ 00000000000000000000000000000000000000000000000000000000001110000000000]
floatDstL             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000011111100000]
floatDstR             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001111100000]
reg_V                 (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000001100000000]
trunc_ln262           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_16           (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000001110000000]
p_Result_s            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
exp_V                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln270           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000001000000000]
icmp_ln278            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001100000000]
sh_amt                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000]
icmp_ln282            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000001100000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
sext_ln281            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln285            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
sh_amt_1              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
icmp_ln295            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln286            (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln282              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln282             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
and_ln285             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln285          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
or_ln284              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln284             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln295             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
reg_V_1               (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000110000000]
trunc_ln262_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_17           (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000111000000]
p_Result_4            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
exp_V_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln270_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
icmp_ln278_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000110000000]
sh_amt_2              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000100000000]
icmp_ln282_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000110000000]
sext_ln294            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln288          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln294cast        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln297             (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln295          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln278          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln285             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln285_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln285_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln278             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln282             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln282          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
tmp_6                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
sext_ln281_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln284_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln285_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
sh_amt_3              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
icmp_ln295_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln286_1          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln282_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln282_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
and_ln285_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln285_2        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
or_ln284_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln284_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln295_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
ret_V_1               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000010000000]
sub_ln461             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln303          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000001000000]
sext_ln294_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln288_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln294_1cast      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln297_1           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln295_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln278_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln285_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln285_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln285_3        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln278_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln282_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln282_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln544_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
physMemPtr_V_addr_2   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000001111111]
physMemPtr_V_addr_3_s (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln461_1           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
select_ln303_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000100000]
sext_ln214            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln221           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln214_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln222           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln225           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln226           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln227           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln228           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
physMemPtr_V_addr_3_1 (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
readyRch_flag_1       (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
readyRch_new_1        (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
readyLch_flag_1       (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
br_ln159              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln162           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln119              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln160           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln229             (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lrclk_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lrclk_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="physMemPtr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="physMemPtr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="extMemPtr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extMemPtr_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="basePhysAddr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="basePhysAddr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="monitorSrcL">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monitorSrcL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="monitorSrcR">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monitorSrcR"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="monitorDstL">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monitorDstL"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="monitorDstR">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monitorDstR"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="counter">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="numOfStage">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfStage"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="configSizePerStage">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="configSizePerStage"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="configReg">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="configReg"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="readyRch">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readyRch"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="readyLch">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readyLch"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynq_dsp_hls_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="effect_delay"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="46"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="x_assign_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_assign_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_4/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="basePhysAddr_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lrclk_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="status_V_req/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln146/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="status_V_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="7"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="status_V/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="physMemPtr_V_addr_1_s/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_read_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/18 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_read_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="7"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rawL_V/18 rawR_V/19 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_writeresp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="physMemPtr_V_addr_3_s/63 physMemPtr_V_addr_3_1/66 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln221_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="24" slack="0"/>
<pin id="270" dir="0" index="3" bw="1" slack="0"/>
<pin id="271" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln221/64 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="10"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln225/64 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="10"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln226/64 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="5"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln227/64 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="4"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln228/64 "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_ln222_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2"/>
<pin id="305" dir="0" index="2" bw="24" slack="0"/>
<pin id="306" dir="0" index="3" bw="1" slack="0"/>
<pin id="307" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/65 "/>
</bind>
</comp>

<comp id="311" class="1004" name="configReg_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="configReg_addr/43 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="configReg_load/43 p_Val2_7/44 p_Val2_4/44 "/>
</bind>
</comp>

<comp id="324" class="1004" name="configReg_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="64" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="configReg_addr_1/44 "/>
</bind>
</comp>

<comp id="331" class="1004" name="configReg_addr_2_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="64" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="configReg_addr_2/44 "/>
</bind>
</comp>

<comp id="340" class="1005" name="t_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="t_V_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/43 "/>
</bind>
</comp>

<comp id="352" class="1005" name="readyRch_flag_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="46"/>
<pin id="354" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="readyRch_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="readyRch_flag_1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="46"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="1" slack="55"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyRch_flag_1/70 "/>
</bind>
</comp>

<comp id="366" class="1005" name="readyRch_new_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="46"/>
<pin id="368" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="readyRch_new_1 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="readyRch_new_1_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="46"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="1" slack="46"/>
<pin id="377" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyRch_new_1/70 "/>
</bind>
</comp>

<comp id="382" class="1005" name="readyLch_flag_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="46"/>
<pin id="384" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="readyLch_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="readyLch_flag_1_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="46"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="4" bw="1" slack="46"/>
<pin id="392" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyLch_flag_1/70 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_effect_delay_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="0" index="3" bw="32" slack="0"/>
<pin id="401" dir="0" index="4" bw="3" slack="2"/>
<pin id="402" dir="0" index="5" bw="32" slack="0"/>
<pin id="403" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_19/45 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="floatDstL/43 tmp_8_i/48 floatDstR/57 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/48 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="floatSrcL/26 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="floatSrcR/26 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="24" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/50 tmp_10/54 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/50 tmp_12/54 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/54 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/54 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="32"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_4_load_1/43 x_assign_4_load_3/45 x_assign_4_load/48 x_assign_4_load_2/54 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="33"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_load_3/45 x_assign_load/48 x_assign_load_2/54 x_assign_load_1/57 "/>
</bind>
</comp>

<comp id="465" class="1005" name="reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_4_load_1 x_assign_4_load_3 x_assign_4_load x_assign_4_load_2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_load_3 x_assign_load x_assign_load_2 x_assign_load_1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="r_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="30" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="3" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln215_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="30" slack="0"/>
<pin id="495" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ret_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="30" slack="0"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln544_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="physMemPtr_V_addr_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln761_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln761/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="readyRch_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readyRch_load/11 "/>
</bind>
</comp>

<comp id="522" class="1004" name="readyLch_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readyLch_load/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln159_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="9"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln159_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="9"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln159/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln164_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln164/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln164_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="9"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln164/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="xor_ln164_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln164_1/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln164_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln164/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln544_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="30" slack="9"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="physMemPtr_V_addr_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="30" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr_1/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="srcL_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="srcL_V/18 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln173_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/19 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln173_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/19 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln173_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="srcR_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="srcR_V/19 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln561_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="24" slack="2"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln561/20 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln561_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="24" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln561_1/20 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln187_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="31"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/42 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln187_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="31"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/42 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln887_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/43 "/>
</bind>
</comp>

<comp id="620" class="1004" name="stageIndex_V_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stageIndex_V/43 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/43 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln189_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/43 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln44_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/44 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/44 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln58_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="1"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/44 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_7_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/44 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln189_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/44 "/>
</bind>
</comp>

<comp id="671" class="1004" name="currentData_l_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currentData_l_3/46 "/>
</bind>
</comp>

<comp id="675" class="1004" name="currentData_r_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currentData_r_3/46 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln198_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="35"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/46 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln198_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="35"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/46 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln368_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_3/47 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Result_13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="31" slack="1"/>
<pin id="697" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/48 "/>
</bind>
</comp>

<comp id="700" class="1004" name="ratio_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ratio/48 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Val2_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="2"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_8/50 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln368_4_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_4/50 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln63_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/50 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_Result_14_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="0" index="2" bw="31" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/50 "/>
</bind>
</comp>

<comp id="726" class="1004" name="absL_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="absL/50 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Val2_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="2"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_9/50 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln368_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_5/50 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln64_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/50 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_Result_15_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="31" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/50 "/>
</bind>
</comp>

<comp id="751" class="1004" name="absR_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="absR/50 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_15_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="0" index="3" bw="6" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/50 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln63_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/50 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln63_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="23" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_1/50 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_17_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="6" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/50 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln64_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/50 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_ln64_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="23" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_1/50 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_ln63_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="0" index="1" bw="1" slack="1"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/51 "/>
</bind>
</comp>

<comp id="804" class="1004" name="and_ln63_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/51 "/>
</bind>
</comp>

<comp id="810" class="1004" name="dst_l_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="3"/>
<pin id="813" dir="0" index="2" bw="32" slack="0"/>
<pin id="814" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_l_1/51 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln64_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="0" index="1" bw="1" slack="1"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln64/51 "/>
</bind>
</comp>

<comp id="822" class="1004" name="and_ln64_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/51 "/>
</bind>
</comp>

<comp id="828" class="1004" name="dst_r_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="3"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_r_1/51 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln195_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="0" index="1" bw="32" slack="39"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/52 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln195_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="0" index="1" bw="32" slack="39"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/52 "/>
</bind>
</comp>

<comp id="844" class="1004" name="trunc_ln368_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/53 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln257_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/53 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_s_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="0" index="2" bw="6" slack="0"/>
<pin id="856" dir="0" index="3" bw="6" slack="0"/>
<pin id="857" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/53 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln257_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_2/53 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln257_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="23" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_3/53 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln257_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257_1/53 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Result_10_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="0" index="2" bw="31" slack="1"/>
<pin id="884" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/54 "/>
</bind>
</comp>

<comp id="887" class="1004" name="thresh_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="thresh/54 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_Val2_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/54 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln368_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/54 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln257_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257_1/54 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Result_11_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="31" slack="0"/>
<pin id="909" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/54 "/>
</bind>
</comp>

<comp id="913" class="1004" name="absL_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="absL_1/54 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Val2_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_6/54 "/>
</bind>
</comp>

<comp id="922" class="1004" name="trunc_ln368_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/54 "/>
</bind>
</comp>

<comp id="926" class="1004" name="trunc_ln257_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257_2/54 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Result_12_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="0" index="2" bw="31" slack="0"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/54 "/>
</bind>
</comp>

<comp id="938" class="1004" name="absR_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="absR_1/54 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_9_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="0" index="3" bw="6" slack="0"/>
<pin id="948" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/54 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln257_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/54 "/>
</bind>
</comp>

<comp id="959" class="1004" name="icmp_ln257_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="23" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_1/54 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_ln257_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257/54 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_11_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="6" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/54 "/>
</bind>
</comp>

<comp id="981" class="1004" name="icmp_ln257_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_4/54 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln257_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="23" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_5/54 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln257_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257_2/54 "/>
</bind>
</comp>

<comp id="999" class="1004" name="and_ln257_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="0" index="1" bw="1" slack="2"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln257/55 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln257_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln257_1/55 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="monitorDstL_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="1"/>
<pin id="1012" dir="0" index="2" bw="32" slack="1"/>
<pin id="1013" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="monitorDstL_1/55 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="and_ln257_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="1" slack="2"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln257_2/55 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="and_ln257_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln257_3/55 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="monitorDstR_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="1"/>
<pin id="1028" dir="0" index="2" bw="32" slack="1"/>
<pin id="1029" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="monitorDstR_1/55 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="and_ln51_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="2"/>
<pin id="1033" dir="0" index="1" bw="1" slack="1"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/56 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="bitcast_ln51_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/56 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="xor_ln51_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln51/56 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="bitcast_ln51_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/56 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="dst_l_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="0" index="2" bw="32" slack="1"/>
<pin id="1052" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_l/56 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="and_ln52_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="0" index="1" bw="1" slack="1"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/56 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="bitcast_ln52_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52/56 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="xor_ln52_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/56 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="bitcast_ln52_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52_1/56 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="dst_r_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="0" index="2" bw="32" slack="1"/>
<pin id="1076" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_r/56 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="store_ln192_store_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="0"/>
<pin id="1081" dir="0" index="1" bw="32" slack="37"/>
<pin id="1082" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/56 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="store_ln192_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="37"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/56 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="reg_V_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V/60 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="trunc_ln262_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/60 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="p_Result_16_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="0" index="2" bw="6" slack="0"/>
<pin id="1100" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/60 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="p_Result_s_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="0" index="2" bw="6" slack="0"/>
<pin id="1108" dir="0" index="3" bw="6" slack="0"/>
<pin id="1109" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/60 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="exp_V_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V/60 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln270_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/60 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp_ln278_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="31" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/60 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sh_amt_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="9" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/60 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="icmp_ln282_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/60 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="24" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="0" index="2" bw="23" slack="1"/>
<pin id="1144" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/61 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sext_ln281_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="9" slack="1"/>
<pin id="1149" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/61 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln284_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="9" slack="1"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/61 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="icmp_ln285_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="9" slack="1"/>
<pin id="1157" dir="0" index="1" bw="6" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285/61 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sh_amt_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="9" slack="1"/>
<pin id="1163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_1/61 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln295_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="0"/>
<pin id="1167" dir="0" index="1" bw="6" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/61 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="lshr_ln286_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="24" slack="0"/>
<pin id="1173" dir="0" index="1" bw="9" slack="0"/>
<pin id="1174" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln286/61 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="or_ln282_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="0" index="1" bw="1" slack="1"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/61 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="xor_ln282_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/61 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="and_ln284_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/61 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="and_ln285_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285/61 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="select_ln285_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="24" slack="0"/>
<pin id="1202" dir="0" index="2" bw="1" slack="0"/>
<pin id="1203" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285/61 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln284_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/61 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="xor_ln284_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln284/61 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="and_ln295_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln295/61 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="reg_V_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V_1/61 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="trunc_ln262_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="0"/>
<pin id="1230" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262_1/61 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="p_Result_17_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="0"/>
<pin id="1235" dir="0" index="2" bw="6" slack="0"/>
<pin id="1236" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/61 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="p_Result_4_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="0"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="0" index="2" bw="6" slack="0"/>
<pin id="1244" dir="0" index="3" bw="6" slack="0"/>
<pin id="1245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/61 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="exp_V_1_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="0"/>
<pin id="1252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V_1/61 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="trunc_ln270_1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270_1/61 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="icmp_ln278_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="31" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278_1/61 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="sh_amt_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="9" slack="0"/>
<pin id="1266" dir="0" index="1" bw="8" slack="0"/>
<pin id="1267" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/61 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="icmp_ln282_1_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="0"/>
<pin id="1272" dir="0" index="1" bw="8" slack="0"/>
<pin id="1273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282_1/61 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sext_ln294_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="9" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294/62 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_4_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="2"/>
<pin id="1282" dir="0" index="2" bw="6" slack="0"/>
<pin id="1283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/62 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln288_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/62 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="sext_ln294cast_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="9" slack="0"/>
<pin id="1296" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln294cast/62 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="shl_ln297_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="24" slack="1"/>
<pin id="1300" dir="0" index="1" bw="24" slack="0"/>
<pin id="1301" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln297/62 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="select_ln295_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="0" index="1" bw="24" slack="0"/>
<pin id="1306" dir="0" index="2" bw="24" slack="1"/>
<pin id="1307" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295/62 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="select_ln278_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="2"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="0" index="2" bw="24" slack="0"/>
<pin id="1313" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln278/62 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="xor_ln285_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln285/62 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="and_ln285_1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="1"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_1/62 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="select_ln285_1_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="0"/>
<pin id="1328" dir="0" index="1" bw="24" slack="0"/>
<pin id="1329" dir="0" index="2" bw="24" slack="0"/>
<pin id="1330" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_1/62 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="xor_ln278_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="2"/>
<pin id="1336" dir="0" index="1" bw="1" slack="0"/>
<pin id="1337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/62 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="and_ln282_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="2"/>
<pin id="1341" dir="0" index="1" bw="1" slack="0"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln282/62 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="select_ln282_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="0"/>
<pin id="1346" dir="0" index="1" bw="24" slack="1"/>
<pin id="1347" dir="0" index="2" bw="24" slack="0"/>
<pin id="1348" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/62 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_6_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="24" slack="0"/>
<pin id="1353" dir="0" index="1" bw="1" slack="0"/>
<pin id="1354" dir="0" index="2" bw="23" slack="1"/>
<pin id="1355" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/62 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="sext_ln281_1_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="9" slack="1"/>
<pin id="1360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281_1/62 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="icmp_ln284_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="9" slack="1"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/62 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="icmp_ln285_1_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="9" slack="1"/>
<pin id="1368" dir="0" index="1" bw="6" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285_1/62 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sh_amt_3_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="9" slack="1"/>
<pin id="1374" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/62 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="icmp_ln295_1_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="9" slack="0"/>
<pin id="1378" dir="0" index="1" bw="6" slack="0"/>
<pin id="1379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295_1/62 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="lshr_ln286_1_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="24" slack="0"/>
<pin id="1384" dir="0" index="1" bw="9" slack="0"/>
<pin id="1385" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln286_1/62 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="or_ln282_1_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="0" index="1" bw="1" slack="1"/>
<pin id="1391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282_1/62 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="xor_ln282_1_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282_1/62 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="and_ln284_1_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/62 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="and_ln285_2_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="0"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_2/62 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="select_ln285_2_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="0"/>
<pin id="1412" dir="0" index="1" bw="24" slack="0"/>
<pin id="1413" dir="0" index="2" bw="1" slack="0"/>
<pin id="1414" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_2/62 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="or_ln284_1_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284_1/62 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="xor_ln284_1_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln284_1/62 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="and_ln295_1_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="0"/>
<pin id="1432" dir="0" index="1" bw="1" slack="0"/>
<pin id="1433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln295_1/62 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="ret_V_1_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="0"/>
<pin id="1438" dir="0" index="1" bw="30" slack="47"/>
<pin id="1439" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/62 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="sub_ln461_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="0"/>
<pin id="1443" dir="0" index="1" bw="24" slack="1"/>
<pin id="1444" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/63 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="select_ln303_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="3"/>
<pin id="1448" dir="0" index="1" bw="24" slack="0"/>
<pin id="1449" dir="0" index="2" bw="24" slack="1"/>
<pin id="1450" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/63 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="sext_ln294_1_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="9" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294_1/63 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="tmp_8_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="0"/>
<pin id="1457" dir="0" index="1" bw="32" slack="2"/>
<pin id="1458" dir="0" index="2" bw="6" slack="0"/>
<pin id="1459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/63 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="select_ln288_1_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="0" index="1" bw="1" slack="0"/>
<pin id="1465" dir="0" index="2" bw="1" slack="0"/>
<pin id="1466" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288_1/63 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="sext_ln294_1cast_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="9" slack="0"/>
<pin id="1472" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln294_1cast/63 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="shl_ln297_1_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="24" slack="1"/>
<pin id="1476" dir="0" index="1" bw="24" slack="0"/>
<pin id="1477" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln297_1/63 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="select_ln295_1_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="0" index="1" bw="24" slack="0"/>
<pin id="1482" dir="0" index="2" bw="24" slack="1"/>
<pin id="1483" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295_1/63 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="select_ln278_1_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="2"/>
<pin id="1487" dir="0" index="1" bw="1" slack="0"/>
<pin id="1488" dir="0" index="2" bw="24" slack="0"/>
<pin id="1489" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln278_1/63 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="xor_ln285_1_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="0" index="1" bw="1" slack="0"/>
<pin id="1495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln285_1/63 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="and_ln285_3_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="1"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_3/63 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="select_ln285_3_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="0"/>
<pin id="1504" dir="0" index="1" bw="24" slack="0"/>
<pin id="1505" dir="0" index="2" bw="24" slack="0"/>
<pin id="1506" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_3/63 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="xor_ln278_1_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="2"/>
<pin id="1512" dir="0" index="1" bw="1" slack="0"/>
<pin id="1513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_1/63 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="and_ln282_1_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="2"/>
<pin id="1517" dir="0" index="1" bw="1" slack="0"/>
<pin id="1518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln282_1/63 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="select_ln282_1_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="0"/>
<pin id="1522" dir="0" index="1" bw="24" slack="1"/>
<pin id="1523" dir="0" index="2" bw="24" slack="0"/>
<pin id="1524" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282_1/63 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="zext_ln544_2_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="31" slack="1"/>
<pin id="1529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/63 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="physMemPtr_V_addr_2_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="0"/>
<pin id="1532" dir="0" index="1" bw="31" slack="0"/>
<pin id="1533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr_2/63 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="sub_ln461_1_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="0"/>
<pin id="1539" dir="0" index="1" bw="24" slack="1"/>
<pin id="1540" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461_1/64 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="select_ln303_1_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="3"/>
<pin id="1544" dir="0" index="1" bw="24" slack="0"/>
<pin id="1545" dir="0" index="2" bw="24" slack="1"/>
<pin id="1546" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303_1/64 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="sext_ln214_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="24" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214/64 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="sext_ln214_1_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="24" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_1/65 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="store_ln162_store_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="0"/>
<pin id="1558" dir="0" index="1" bw="1" slack="0"/>
<pin id="1559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/70 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="store_ln160_store_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="0"/>
<pin id="1564" dir="0" index="1" bw="1" slack="0"/>
<pin id="1565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/70 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="lrclk_V_read_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="9"/>
<pin id="1570" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="lrclk_V_read "/>
</bind>
</comp>

<comp id="1576" class="1005" name="r_V_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="30" slack="9"/>
<pin id="1578" dir="1" index="1" bw="30" slack="9"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1581" class="1005" name="zext_ln215_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="31" slack="47"/>
<pin id="1583" dir="1" index="1" bw="31" slack="47"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="ret_V_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="31" slack="1"/>
<pin id="1588" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1591" class="1005" name="physMemPtr_V_addr_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr "/>
</bind>
</comp>

<comp id="1597" class="1005" name="status_V_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="status_V "/>
</bind>
</comp>

<comp id="1602" class="1005" name="icmp_ln761_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="46"/>
<pin id="1604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln761 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="xor_ln159_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="46"/>
<pin id="1608" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="xor_ln159 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="or_ln164_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="46"/>
<pin id="1613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln164 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="x_assign_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="31"/>
<pin id="1617" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="1624" class="1005" name="x_assign_4_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="31"/>
<pin id="1626" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="x_assign_4 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="physMemPtr_V_addr_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="1"/>
<pin id="1635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr_1 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="srcL_V_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="24" slack="2"/>
<pin id="1641" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="srcL_V "/>
</bind>
</comp>

<comp id="1644" class="1005" name="select_ln173_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="1"/>
<pin id="1646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln173 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="srcR_V_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="24" slack="1"/>
<pin id="1651" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="srcR_V "/>
</bind>
</comp>

<comp id="1654" class="1005" name="sext_ln561_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="32" slack="1"/>
<pin id="1656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln561 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="sext_ln561_1_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="32" slack="1"/>
<pin id="1661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln561_1 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="tmp_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="1"/>
<pin id="1671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="floatSrcL_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="1"/>
<pin id="1676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="floatSrcL "/>
</bind>
</comp>

<comp id="1680" class="1005" name="floatSrcR_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="floatSrcR "/>
</bind>
</comp>

<comp id="1689" class="1005" name="stageIndex_V_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="3" slack="0"/>
<pin id="1691" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="stageIndex_V "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_5_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="6" slack="1"/>
<pin id="1696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="configReg_addr_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="5" slack="1"/>
<pin id="1702" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="configReg_addr "/>
</bind>
</comp>

<comp id="1705" class="1005" name="configReg_addr_1_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="5" slack="1"/>
<pin id="1707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="configReg_addr_1 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="configReg_addr_2_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="5" slack="1"/>
<pin id="1712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="configReg_addr_2 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="trunc_ln189_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="4" slack="6"/>
<pin id="1717" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln189 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="trunc_ln368_3_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="31" slack="1"/>
<pin id="1721" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368_3 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="ratio_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ratio "/>
</bind>
</comp>

<comp id="1730" class="1005" name="absL_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="1"/>
<pin id="1732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="absL "/>
</bind>
</comp>

<comp id="1735" class="1005" name="absR_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="32" slack="1"/>
<pin id="1737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="absR "/>
</bind>
</comp>

<comp id="1740" class="1005" name="icmp_ln63_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="1"/>
<pin id="1742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="icmp_ln63_1_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="1"/>
<pin id="1747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln63_1 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="icmp_ln64_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="1"/>
<pin id="1752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="icmp_ln64_1_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="1"/>
<pin id="1757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64_1 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="dst_l_1_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="1"/>
<pin id="1762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_l_1 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="dst_r_1_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_r_1 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="trunc_ln368_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="31" slack="1"/>
<pin id="1772" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="or_ln257_1_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="2"/>
<pin id="1777" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln257_1 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="thresh_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="1"/>
<pin id="1783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thresh "/>
</bind>
</comp>

<comp id="1789" class="1005" name="absL_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="1"/>
<pin id="1791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="absL_1 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="absR_1_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="32" slack="1"/>
<pin id="1797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="absR_1 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="or_ln257_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="1"/>
<pin id="1803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln257 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="or_ln257_2_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln257_2 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="monitorDstL_1_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="1"/>
<pin id="1815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="monitorDstL_1 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="monitorDstR_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="1"/>
<pin id="1821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="monitorDstR_1 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="tmp_13_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="1"/>
<pin id="1827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="tmp_14_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="1" slack="1"/>
<pin id="1832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="floatDstL_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="32" slack="1"/>
<pin id="1837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="floatDstL "/>
</bind>
</comp>

<comp id="1841" class="1005" name="floatDstR_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="floatDstR "/>
</bind>
</comp>

<comp id="1847" class="1005" name="reg_V_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="32" slack="2"/>
<pin id="1849" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reg_V "/>
</bind>
</comp>

<comp id="1852" class="1005" name="p_Result_16_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="1" slack="3"/>
<pin id="1854" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="trunc_ln270_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="23" slack="1"/>
<pin id="1859" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln270 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="icmp_ln278_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="1" slack="1"/>
<pin id="1864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln278 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="sh_amt_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="9" slack="1"/>
<pin id="1871" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1877" class="1005" name="icmp_ln282_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="1" slack="1"/>
<pin id="1879" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln282 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="tmp_2_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="24" slack="1"/>
<pin id="1885" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="icmp_ln285_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="1"/>
<pin id="1891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln285 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="sh_amt_1_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="9" slack="1"/>
<pin id="1896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="and_ln284_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="1" slack="1"/>
<pin id="1901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln284 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="select_ln285_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="24" slack="1"/>
<pin id="1906" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln285 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="and_ln295_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="1"/>
<pin id="1911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln295 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="reg_V_1_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="32" slack="2"/>
<pin id="1916" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reg_V_1 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="p_Result_17_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="3"/>
<pin id="1921" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="trunc_ln270_1_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="23" slack="1"/>
<pin id="1926" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln270_1 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="icmp_ln278_1_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="1" slack="1"/>
<pin id="1931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln278_1 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="sh_amt_2_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="9" slack="1"/>
<pin id="1938" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_2 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="icmp_ln282_1_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="1"/>
<pin id="1946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln282_1 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="select_ln282_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="24" slack="1"/>
<pin id="1952" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln282 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="tmp_6_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="24" slack="1"/>
<pin id="1958" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="icmp_ln285_1_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="1" slack="1"/>
<pin id="1964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln285_1 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="sh_amt_3_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="9" slack="1"/>
<pin id="1969" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_3 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="and_ln284_1_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="1"/>
<pin id="1974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln284_1 "/>
</bind>
</comp>

<comp id="1977" class="1005" name="select_ln285_2_reg_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="24" slack="1"/>
<pin id="1979" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln285_2 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="and_ln295_1_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="1" slack="1"/>
<pin id="1984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln295_1 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="ret_V_1_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="31" slack="1"/>
<pin id="1989" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="select_ln303_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="24" slack="1"/>
<pin id="1994" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln303 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="select_ln282_1_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="24" slack="1"/>
<pin id="1999" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln282_1 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="physMemPtr_V_addr_2_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="1"/>
<pin id="2005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr_2 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="select_ln303_1_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="24" slack="1"/>
<pin id="2012" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln303_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="174" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="176" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="178" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="180" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="180" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="180" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="180" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="308"><net_src comp="176" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="178" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="310"><net_src comp="182" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="104" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="104" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="339"><net_src comp="324" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="343"><net_src comp="92" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="136" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="184" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="366" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="136" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="366" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="385"><net_src comp="136" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="394"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="404"><net_src comp="132" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="406"><net_src comp="340" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="407"><net_src comp="4" pin="0"/><net_sink comp="396" pin=5"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="445"><net_src comp="148" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="148" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="468"><net_src comp="451" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="477"><net_src comp="458" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="489"><net_src comp="32" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="194" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="36" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="483" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="38" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="510"><net_src comp="2" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="26" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="522" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="526" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="542" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="566"><net_src comp="2" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="562" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="572"><net_src comp="247" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="241" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="88" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="42" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="241" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="593"><net_src comp="585" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="597"><net_src comp="247" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="618"><net_src comp="344" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="94" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="344" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="100" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="102" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="344" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="92" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="110" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="644" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="657"><net_src comp="112" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="108" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="110" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="658" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="670"><net_src comp="318" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="396" pin="6"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="396" pin="6"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="671" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="675" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="318" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="134" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="136" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="709"><net_src comp="465" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="706" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="134" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="136" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="710" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="734"><net_src comp="474" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="731" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="134" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="136" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="735" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="762"><net_src comp="138" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="706" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="140" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="142" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="770"><net_src comp="756" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="144" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="714" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="146" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="138" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="731" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="140" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="142" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="792"><net_src comp="778" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="144" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="739" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="146" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="808"><net_src comp="800" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="433" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="465" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="408" pin="2"/><net_sink comp="810" pin=2"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="437" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="474" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="413" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="847"><net_src comp="318" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="318" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="858"><net_src comp="138" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="318" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="140" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="142" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="866"><net_src comp="852" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="144" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="848" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="146" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="862" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="134" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="136" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="896"><net_src comp="451" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="134" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="136" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="897" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="921"><net_src comp="458" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="918" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="134" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="136" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="922" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="930" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="949"><net_src comp="138" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="893" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="140" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="142" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="957"><net_src comp="943" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="144" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="901" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="146" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="953" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="138" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="918" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="140" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="142" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="985"><net_src comp="971" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="144" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="926" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="146" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="981" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1007"><net_src comp="999" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="433" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="437" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1042"><net_src comp="1035" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="150" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="1031" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="150" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="1055" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="1048" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="1072" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="152" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1089" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="36" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1110"><net_src comp="138" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1089" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="140" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1113"><net_src comp="142" pin="0"/><net_sink comp="1104" pin=3"/></net>

<net id="1117"><net_src comp="1104" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1089" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1092" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="154" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="156" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1114" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1104" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="158" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1145"><net_src comp="160" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="82" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1154"><net_src comp="162" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="164" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1164"><net_src comp="162" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1169"><net_src comp="1160" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="166" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1140" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1147" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1185"><net_src comp="1177" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="82" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1150" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1155" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1204"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="1171" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1206"><net_src comp="168" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1211"><net_src comp="1177" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1150" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="82" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1165" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1237"><net_src comp="152" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="1225" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="36" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1246"><net_src comp="138" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="1225" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1248"><net_src comp="140" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1249"><net_src comp="142" pin="0"/><net_sink comp="1240" pin=3"/></net>

<net id="1253"><net_src comp="1240" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="1225" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="1228" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="154" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="156" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1250" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="1240" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="158" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1284"><net_src comp="152" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="36" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1291"><net_src comp="1279" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="170" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="168" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1297"><net_src comp="1276" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1308"><net_src comp="1298" pin="2"/><net_sink comp="1303" pin=1"/></net>

<net id="1314"><net_src comp="168" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1315"><net_src comp="1303" pin="3"/><net_sink comp="1309" pin=2"/></net>

<net id="1320"><net_src comp="82" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="1316" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="1321" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1286" pin="3"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="1309" pin="3"/><net_sink comp="1326" pin=2"/></net>

<net id="1338"><net_src comp="82" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1343"><net_src comp="1334" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1339" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1350"><net_src comp="1326" pin="3"/><net_sink comp="1344" pin=2"/></net>

<net id="1356"><net_src comp="160" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="82" pin="0"/><net_sink comp="1351" pin=1"/></net>

<net id="1365"><net_src comp="162" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="164" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1375"><net_src comp="162" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1380"><net_src comp="1371" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="166" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1351" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="1358" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1396"><net_src comp="1388" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="82" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="1361" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1392" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="1398" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="1366" pin="2"/><net_sink comp="1404" pin=1"/></net>

<net id="1415"><net_src comp="1404" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="1382" pin="2"/><net_sink comp="1410" pin=1"/></net>

<net id="1417"><net_src comp="168" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1422"><net_src comp="1388" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="1361" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="1418" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="82" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1434"><net_src comp="1376" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="1424" pin="2"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="172" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1445"><net_src comp="168" pin="0"/><net_sink comp="1441" pin=0"/></net>

<net id="1451"><net_src comp="1441" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1460"><net_src comp="152" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="36" pin="0"/><net_sink comp="1455" pin=2"/></net>

<net id="1467"><net_src comp="1455" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1468"><net_src comp="170" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1469"><net_src comp="168" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1473"><net_src comp="1452" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1478"><net_src comp="1470" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1484"><net_src comp="1474" pin="2"/><net_sink comp="1479" pin=1"/></net>

<net id="1490"><net_src comp="168" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1491"><net_src comp="1479" pin="3"/><net_sink comp="1485" pin=2"/></net>

<net id="1496"><net_src comp="82" pin="0"/><net_sink comp="1492" pin=1"/></net>

<net id="1501"><net_src comp="1492" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="1497" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1508"><net_src comp="1462" pin="3"/><net_sink comp="1502" pin=1"/></net>

<net id="1509"><net_src comp="1485" pin="3"/><net_sink comp="1502" pin=2"/></net>

<net id="1514"><net_src comp="82" pin="0"/><net_sink comp="1510" pin=1"/></net>

<net id="1519"><net_src comp="1510" pin="2"/><net_sink comp="1515" pin=1"/></net>

<net id="1525"><net_src comp="1515" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1526"><net_src comp="1502" pin="3"/><net_sink comp="1520" pin=2"/></net>

<net id="1534"><net_src comp="2" pin="0"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1527" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1536"><net_src comp="1530" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="1541"><net_src comp="168" pin="0"/><net_sink comp="1537" pin=0"/></net>

<net id="1547"><net_src comp="1537" pin="2"/><net_sink comp="1542" pin=1"/></net>

<net id="1551"><net_src comp="1548" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1555"><net_src comp="1552" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1560"><net_src comp="371" pin="6"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="26" pin="0"/><net_sink comp="1556" pin=1"/></net>

<net id="1566"><net_src comp="371" pin="6"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="24" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1571"><net_src comp="200" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1574"><net_src comp="1568" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1575"><net_src comp="1568" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="1579"><net_src comp="483" pin="4"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1584"><net_src comp="493" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1589"><net_src comp="497" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1594"><net_src comp="506" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1600"><net_src comp="229" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1605"><net_src comp="513" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1609"><net_src comp="531" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="1614"><net_src comp="553" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="186" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1621"><net_src comp="1615" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1622"><net_src comp="1615" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1623"><net_src comp="1615" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1627"><net_src comp="190" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1630"><net_src comp="1624" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1631"><net_src comp="1624" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1632"><net_src comp="1624" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1636"><net_src comp="562" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1638"><net_src comp="1633" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1642"><net_src comp="569" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1647"><net_src comp="585" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1652"><net_src comp="594" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1657"><net_src comp="598" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1662"><net_src comp="602" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1667"><net_src comp="427" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1672"><net_src comp="430" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1677"><net_src comp="417" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1679"><net_src comp="1674" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1683"><net_src comp="422" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1685"><net_src comp="1680" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1692"><net_src comp="620" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1697"><net_src comp="626" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1703"><net_src comp="311" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1708"><net_src comp="324" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1713"><net_src comp="331" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1718"><net_src comp="667" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1722"><net_src comp="689" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1727"><net_src comp="700" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1733"><net_src comp="726" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1738"><net_src comp="751" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1743"><net_src comp="766" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1748"><net_src comp="772" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1753"><net_src comp="788" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1758"><net_src comp="794" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1763"><net_src comp="810" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1768"><net_src comp="828" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1773"><net_src comp="844" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="1778"><net_src comp="874" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1780"><net_src comp="1775" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1784"><net_src comp="887" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="1009" pin=2"/></net>

<net id="1787"><net_src comp="1781" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1788"><net_src comp="1781" pin="1"/><net_sink comp="1025" pin=2"/></net>

<net id="1792"><net_src comp="913" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1798"><net_src comp="938" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1804"><net_src comp="965" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1806"><net_src comp="1801" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1810"><net_src comp="993" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1816"><net_src comp="1009" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="1822"><net_src comp="1025" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="1072" pin=2"/></net>

<net id="1828"><net_src comp="441" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1833"><net_src comp="446" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1838"><net_src comp="408" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1840"><net_src comp="1835" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1844"><net_src comp="408" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1850"><net_src comp="1089" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1855"><net_src comp="1096" pin="3"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1860"><net_src comp="1118" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1140" pin=2"/></net>

<net id="1865"><net_src comp="1122" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1867"><net_src comp="1862" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1868"><net_src comp="1862" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1872"><net_src comp="1128" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1874"><net_src comp="1869" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1875"><net_src comp="1869" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1876"><net_src comp="1869" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1880"><net_src comp="1134" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1882"><net_src comp="1877" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1886"><net_src comp="1140" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1888"><net_src comp="1883" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1892"><net_src comp="1155" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1897"><net_src comp="1160" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1902"><net_src comp="1187" pin="2"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1907"><net_src comp="1199" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1303" pin=2"/></net>

<net id="1912"><net_src comp="1219" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1917"><net_src comp="1225" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1922"><net_src comp="1232" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1927"><net_src comp="1254" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1351" pin=2"/></net>

<net id="1932"><net_src comp="1258" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1934"><net_src comp="1929" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1935"><net_src comp="1929" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1939"><net_src comp="1264" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1941"><net_src comp="1936" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1942"><net_src comp="1936" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1943"><net_src comp="1936" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1947"><net_src comp="1270" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1949"><net_src comp="1944" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1953"><net_src comp="1344" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1955"><net_src comp="1950" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="1959"><net_src comp="1351" pin="3"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1961"><net_src comp="1956" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1965"><net_src comp="1366" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1970"><net_src comp="1371" pin="2"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1975"><net_src comp="1398" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1980"><net_src comp="1410" pin="3"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="1479" pin=2"/></net>

<net id="1985"><net_src comp="1430" pin="2"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1990"><net_src comp="1436" pin="2"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1995"><net_src comp="1446" pin="3"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="2000"><net_src comp="1520" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="2002"><net_src comp="1997" pin="1"/><net_sink comp="1542" pin=2"/></net>

<net id="2006"><net_src comp="1530" pin="2"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="2008"><net_src comp="2003" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="2009"><net_src comp="2003" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="2013"><net_src comp="1542" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1552" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: physMemPtr_V | {63 64 65 66 67 68 69 70 }
	Port: extMemPtr_V | {45 46 }
	Port: monitorSrcL | {65 }
	Port: monitorSrcR | {65 }
	Port: monitorDstL | {65 }
	Port: monitorDstR | {65 }
	Port: counter | {20 }
	Port: numOfStage | {11 }
	Port: configSizePerStage | {11 }
	Port: configReg | {45 46 }
	Port: readyRch | {70 }
	Port: readyLch | {70 }
 - Input state : 
	Port: pynq_dsp_hls : lrclk_V | {1 }
	Port: pynq_dsp_hls : physMemPtr_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: pynq_dsp_hls : extMemPtr_V | {45 46 }
	Port: pynq_dsp_hls : basePhysAddr_V | {1 }
	Port: pynq_dsp_hls : counter | {18 }
	Port: pynq_dsp_hls : configReg | {43 44 45 46 47 53 }
	Port: pynq_dsp_hls : readyRch | {11 }
	Port: pynq_dsp_hls : readyLch | {11 }
  - Chain level:
	State 1
	State 2
		zext_ln215 : 1
		ret_V : 2
	State 3
		physMemPtr_V_addr : 1
		status_V_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		br_ln152 : 1
		or_ln159 : 1
		xor_ln164 : 1
		and_ln164 : 1
		xor_ln164_1 : 1
		or_ln164 : 1
		br_ln164 : 1
		physMemPtr_V_addr_1 : 1
		physMemPtr_V_addr_1_s : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		select_ln173 : 1
		write_ln173 : 2
	State 20
		tmp : 1
		tmp_1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		icmp_ln887 : 1
		stageIndex_V : 1
		br_ln187 : 2
		tmp_5 : 1
		zext_ln189 : 2
		configReg_addr : 3
		configReg_load : 4
		floatDstL : 1
	State 44
		configReg_addr_1 : 1
		configReg_addr_2 : 1
		trunc_ln189 : 1
		switch_ln189 : 2
		p_Val2_7 : 2
		p_Val2_4 : 2
	State 45
		tmp_19 : 1
	State 46
		currentData_l_3 : 1
		currentData_r_3 : 1
		store_ln198 : 2
		store_ln198 : 2
	State 47
		trunc_ln368_3 : 1
	State 48
		ratio : 1
		tmp_8_i : 2
		tmp_i : 2
	State 49
	State 50
		trunc_ln368_4 : 1
		trunc_ln63 : 1
		p_Result_14 : 2
		absL : 3
		trunc_ln368_5 : 1
		trunc_ln64 : 1
		p_Result_15 : 2
		absR : 3
		tmp_15 : 1
		icmp_ln63 : 2
		icmp_ln63_1 : 2
		tmp_16 : 4
		tmp_17 : 1
		icmp_ln64 : 2
		icmp_ln64_1 : 2
		tmp_18 : 4
	State 51
		and_ln63 : 1
		dst_l_1 : 1
		and_ln64 : 1
		dst_r_1 : 1
	State 52
	State 53
		trunc_ln368 : 1
		trunc_ln257 : 1
		tmp_s : 1
		icmp_ln257_2 : 2
		icmp_ln257_3 : 2
		or_ln257_1 : 3
	State 54
		thresh : 1
		p_Val2_5 : 1
		trunc_ln368_1 : 2
		trunc_ln257_1 : 2
		p_Result_11 : 3
		absL_1 : 4
		p_Val2_6 : 1
		trunc_ln368_2 : 2
		trunc_ln257_2 : 2
		p_Result_12 : 3
		absR_1 : 4
		tmp_9 : 2
		icmp_ln257 : 3
		icmp_ln257_1 : 3
		or_ln257 : 4
		tmp_10 : 5
		tmp_11 : 2
		icmp_ln257_4 : 3
		icmp_ln257_5 : 3
		or_ln257_2 : 4
		tmp_12 : 5
		tmp_13 : 1
		tmp_14 : 1
	State 55
		and_ln257_1 : 1
		monitorDstL_1 : 1
		and_ln257_3 : 1
		monitorDstR_1 : 1
	State 56
		xor_ln51 : 1
		bitcast_ln51_1 : 1
		dst_l : 2
		xor_ln52 : 1
		bitcast_ln52_1 : 1
		dst_r : 2
		store_ln192 : 3
		store_ln192 : 3
	State 57
		floatDstR : 1
	State 58
	State 59
	State 60
		trunc_ln262 : 1
		p_Result_16 : 1
		p_Result_s : 1
		exp_V : 2
		trunc_ln270 : 1
		icmp_ln278 : 2
		sh_amt : 3
		icmp_ln282 : 2
	State 61
		icmp_ln295 : 1
		lshr_ln286 : 1
		trunc_ln262_1 : 1
		p_Result_17 : 1
		p_Result_4 : 1
		exp_V_1 : 2
		trunc_ln270_1 : 1
		icmp_ln278_1 : 2
		sh_amt_2 : 3
		icmp_ln282_1 : 2
	State 62
		select_ln288 : 1
		sext_ln294cast : 1
		shl_ln297 : 2
		select_ln295 : 3
		select_ln278 : 4
		select_ln285_1 : 5
		select_ln282 : 6
		icmp_ln295_1 : 1
		lshr_ln286_1 : 1
	State 63
		select_ln303 : 1
		select_ln288_1 : 1
		sext_ln294_1cast : 1
		shl_ln297_1 : 2
		select_ln295_1 : 3
		select_ln278_1 : 4
		select_ln285_3 : 5
		select_ln282_1 : 6
		physMemPtr_V_addr_2 : 1
		physMemPtr_V_addr_3_s : 2
	State 64
		select_ln303_1 : 1
		write_ln221 : 1
	State 65
		write_ln222 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
		readyRch_flag_1 : 1
		readyRch_new_1 : 1
		readyLch_flag_1 : 1
		br_ln159 : 2
		store_ln162 : 2
		br_ln119 : 2
		store_ln160 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |  grp_effect_delay_fu_396 |    7    |  16.319 |   2236  |   2694  |
|----------|--------------------------|---------|---------|---------|---------|
|   fdiv   |        grp_fu_417        |    0    |    0    |   761   |   994   |
|          |        grp_fu_422        |    0    |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|---------|
|  sitofp  |        grp_fu_427        |    0    |    0    |   340   |   554   |
|          |        grp_fu_430        |    0    |    0    |   340   |   554   |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_433        |    0    |    0    |    66   |   239   |
|   fcmp   |        grp_fu_437        |    0    |    0    |    66   |   239   |
|          |        grp_fu_441        |    0    |    0    |    66   |   239   |
|          |        grp_fu_446        |    0    |    0    |    66   |   239   |
|----------|--------------------------|---------|---------|---------|---------|
|   fmul   |        grp_fu_408        |    3    |    0    |   143   |   321   |
|          |        grp_fu_413        |    3    |    0    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|---------|
|          |    select_ln173_fu_585   |    0    |    0    |    0    |    32   |
|          |      dst_l_1_fu_810      |    0    |    0    |    0    |    32   |
|          |      dst_r_1_fu_828      |    0    |    0    |    0    |    32   |
|          |   monitorDstL_1_fu_1009  |    0    |    0    |    0    |    32   |
|          |   monitorDstR_1_fu_1025  |    0    |    0    |    0    |    32   |
|          |       dst_l_fu_1048      |    0    |    0    |    0    |    32   |
|          |       dst_r_fu_1072      |    0    |    0    |    0    |    32   |
|          |   select_ln285_fu_1199   |    0    |    0    |    0    |    24   |
|          |   select_ln288_fu_1286   |    0    |    0    |    0    |    2    |
|          |   select_ln295_fu_1303   |    0    |    0    |    0    |    24   |
|  select  |   select_ln278_fu_1309   |    0    |    0    |    0    |    24   |
|          |  select_ln285_1_fu_1326  |    0    |    0    |    0    |    24   |
|          |   select_ln282_fu_1344   |    0    |    0    |    0    |    24   |
|          |  select_ln285_2_fu_1410  |    0    |    0    |    0    |    24   |
|          |   select_ln303_fu_1446   |    0    |    0    |    0    |    24   |
|          |  select_ln288_1_fu_1462  |    0    |    0    |    0    |    2    |
|          |  select_ln295_1_fu_1479  |    0    |    0    |    0    |    24   |
|          |  select_ln278_1_fu_1485  |    0    |    0    |    0    |    24   |
|          |  select_ln285_3_fu_1502  |    0    |    0    |    0    |    24   |
|          |  select_ln282_1_fu_1520  |    0    |    0    |    0    |    24   |
|          |  select_ln303_1_fu_1542  |    0    |    0    |    0    |    24   |
|----------|--------------------------|---------|---------|---------|---------|
|          |     icmp_ln761_fu_513    |    0    |    0    |    0    |    18   |
|          |     icmp_ln173_fu_573    |    0    |    0    |    0    |    18   |
|          |     icmp_ln887_fu_614    |    0    |    0    |    0    |    9    |
|          |     icmp_ln63_fu_766     |    0    |    0    |    0    |    11   |
|          |    icmp_ln63_1_fu_772    |    0    |    0    |    0    |    18   |
|          |     icmp_ln64_fu_788     |    0    |    0    |    0    |    11   |
|          |    icmp_ln64_1_fu_794    |    0    |    0    |    0    |    18   |
|          |    icmp_ln257_2_fu_862   |    0    |    0    |    0    |    11   |
|          |    icmp_ln257_3_fu_868   |    0    |    0    |    0    |    18   |
|          |     icmp_ln257_fu_953    |    0    |    0    |    0    |    11   |
|          |    icmp_ln257_1_fu_959   |    0    |    0    |    0    |    18   |
|   icmp   |    icmp_ln257_4_fu_981   |    0    |    0    |    0    |    11   |
|          |    icmp_ln257_5_fu_987   |    0    |    0    |    0    |    18   |
|          |    icmp_ln278_fu_1122    |    0    |    0    |    0    |    18   |
|          |    icmp_ln282_fu_1134    |    0    |    0    |    0    |    11   |
|          |    icmp_ln284_fu_1150    |    0    |    0    |    0    |    13   |
|          |    icmp_ln285_fu_1155    |    0    |    0    |    0    |    13   |
|          |    icmp_ln295_fu_1165    |    0    |    0    |    0    |    13   |
|          |   icmp_ln278_1_fu_1258   |    0    |    0    |    0    |    18   |
|          |   icmp_ln282_1_fu_1270   |    0    |    0    |    0    |    11   |
|          |   icmp_ln284_1_fu_1361   |    0    |    0    |    0    |    13   |
|          |   icmp_ln285_1_fu_1366   |    0    |    0    |    0    |    13   |
|          |   icmp_ln295_1_fu_1376   |    0    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|---------|
|   lshr   |    lshr_ln286_fu_1171    |    0    |    0    |    0    |    69   |
|          |   lshr_ln286_1_fu_1382   |    0    |    0    |    0    |    69   |
|----------|--------------------------|---------|---------|---------|---------|
|    shl   |     shl_ln297_fu_1298    |    0    |    0    |    0    |    69   |
|          |    shl_ln297_1_fu_1474   |    0    |    0    |    0    |    69   |
|----------|--------------------------|---------|---------|---------|---------|
|          |       ret_V_fu_497       |    0    |    0    |    0    |    37   |
|    add   |     add_ln173_fu_579     |    0    |    0    |    0    |    39   |
|          |    stageIndex_V_fu_620   |    0    |    0    |    0    |    12   |
|          |      ret_V_1_fu_1436     |    0    |    0    |    0    |    37   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      sh_amt_fu_1128      |    0    |    0    |    0    |    15   |
|          |     sh_amt_1_fu_1160     |    0    |    0    |    0    |    15   |
|    sub   |     sh_amt_2_fu_1264     |    0    |    0    |    0    |    15   |
|          |     sh_amt_3_fu_1371     |    0    |    0    |    0    |    15   |
|          |     sub_ln461_fu_1441    |    0    |    0    |    0    |    31   |
|          |    sub_ln461_1_fu_1537   |    0    |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|---------|
|          |     xor_ln159_fu_531     |    0    |    0    |    0    |    2    |
|          |     xor_ln164_fu_536     |    0    |    0    |    0    |    2    |
|          |    xor_ln164_1_fu_547    |    0    |    0    |    0    |    2    |
|          |     xor_ln51_fu_1038     |    0    |    0    |    0    |    32   |
|          |     xor_ln52_fu_1062     |    0    |    0    |    0    |    32   |
|          |     xor_ln282_fu_1181    |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln284_fu_1213    |    0    |    0    |    0    |    2    |
|          |     xor_ln285_fu_1316    |    0    |    0    |    0    |    2    |
|          |     xor_ln278_fu_1334    |    0    |    0    |    0    |    2    |
|          |    xor_ln282_1_fu_1392   |    0    |    0    |    0    |    2    |
|          |    xor_ln284_1_fu_1424   |    0    |    0    |    0    |    2    |
|          |    xor_ln285_1_fu_1492   |    0    |    0    |    0    |    2    |
|          |    xor_ln278_1_fu_1510   |    0    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     and_ln164_fu_542     |    0    |    0    |    0    |    2    |
|          |      and_ln63_fu_804     |    0    |    0    |    0    |    2    |
|          |      and_ln64_fu_822     |    0    |    0    |    0    |    2    |
|          |     and_ln257_fu_999     |    0    |    0    |    0    |    2    |
|          |    and_ln257_1_fu_1003   |    0    |    0    |    0    |    2    |
|          |    and_ln257_2_fu_1015   |    0    |    0    |    0    |    2    |
|          |    and_ln257_3_fu_1019   |    0    |    0    |    0    |    2    |
|          |     and_ln51_fu_1031     |    0    |    0    |    0    |    2    |
|          |     and_ln52_fu_1055     |    0    |    0    |    0    |    2    |
|    and   |     and_ln284_fu_1187    |    0    |    0    |    0    |    2    |
|          |     and_ln285_fu_1193    |    0    |    0    |    0    |    2    |
|          |     and_ln295_fu_1219    |    0    |    0    |    0    |    2    |
|          |    and_ln285_1_fu_1321   |    0    |    0    |    0    |    2    |
|          |     and_ln282_fu_1339    |    0    |    0    |    0    |    2    |
|          |    and_ln284_1_fu_1398   |    0    |    0    |    0    |    2    |
|          |    and_ln285_2_fu_1404   |    0    |    0    |    0    |    2    |
|          |    and_ln295_1_fu_1430   |    0    |    0    |    0    |    2    |
|          |    and_ln285_3_fu_1497   |    0    |    0    |    0    |    2    |
|          |    and_ln282_1_fu_1515   |    0    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      or_ln159_fu_526     |    0    |    0    |    0    |    2    |
|          |      or_ln164_fu_553     |    0    |    0    |    0    |    2    |
|          |      or_ln44_fu_639      |    0    |    0    |    0    |    0    |
|          |      or_ln58_fu_653      |    0    |    0    |    0    |    0    |
|          |      or_ln63_fu_800      |    0    |    0    |    0    |    2    |
|          |      or_ln64_fu_818      |    0    |    0    |    0    |    2    |
|    or    |     or_ln257_1_fu_874    |    0    |    0    |    0    |    2    |
|          |      or_ln257_fu_965     |    0    |    0    |    0    |    2    |
|          |     or_ln257_2_fu_993    |    0    |    0    |    0    |    2    |
|          |     or_ln282_fu_1177     |    0    |    0    |    0    |    2    |
|          |     or_ln284_fu_1207     |    0    |    0    |    0    |    2    |
|          |    or_ln282_1_fu_1388    |    0    |    0    |    0    |    2    |
|          |    or_ln284_1_fu_1418    |    0    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      grp_read_fu_194     |    0    |    0    |    0    |    0    |
|          |      grp_read_fu_200     |    0    |    0    |    0    |    0    |
|   read   |   status_V_read_fu_229   |    0    |    0    |    0    |    0    |
|          |      grp_read_fu_241     |    0    |    0    |    0    |    0    |
|          |      grp_read_fu_247     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|  readreq |    grp_readreq_fu_206    |    0    |    0    |    0    |    0    |
|          |    grp_readreq_fu_234    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     grp_write_fu_213     |    0    |    0    |    0    |    0    |
|          |     grp_write_fu_221     |    0    |    0    |    0    |    0    |
|          |     grp_write_fu_252     |    0    |    0    |    0    |    0    |
|          | write_ln221_write_fu_266 |    0    |    0    |    0    |    0    |
|   write  |     grp_write_fu_274     |    0    |    0    |    0    |    0    |
|          |     grp_write_fu_281     |    0    |    0    |    0    |    0    |
|          |     grp_write_fu_288     |    0    |    0    |    0    |    0    |
|          |     grp_write_fu_295     |    0    |    0    |    0    |    0    |
|          | write_ln222_write_fu_302 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_259   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        r_V_fu_483        |    0    |    0    |    0    |    0    |
|          |       tmp_15_fu_756      |    0    |    0    |    0    |    0    |
|          |       tmp_17_fu_778      |    0    |    0    |    0    |    0    |
|partselect|       tmp_s_fu_852       |    0    |    0    |    0    |    0    |
|          |       tmp_9_fu_943       |    0    |    0    |    0    |    0    |
|          |       tmp_11_fu_971      |    0    |    0    |    0    |    0    |
|          |    p_Result_s_fu_1104    |    0    |    0    |    0    |    0    |
|          |    p_Result_4_fu_1240    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     zext_ln215_fu_493    |    0    |    0    |    0    |    0    |
|          |     zext_ln544_fu_503    |    0    |    0    |    0    |    0    |
|          |    zext_ln544_1_fu_559   |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln189_fu_634    |    0    |    0    |    0    |    0    |
|          |       exp_V_fu_1114      |    0    |    0    |    0    |    0    |
|          |      exp_V_1_fu_1250     |    0    |    0    |    0    |    0    |
|          |   zext_ln544_2_fu_1527   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       srcL_V_fu_569      |    0    |    0    |    0    |    0    |
|          |       srcR_V_fu_594      |    0    |    0    |    0    |    0    |
|          |    trunc_ln189_fu_667    |    0    |    0    |    0    |    0    |
|          |   trunc_ln368_3_fu_689   |    0    |    0    |    0    |    0    |
|          |   trunc_ln368_4_fu_710   |    0    |    0    |    0    |    0    |
|          |     trunc_ln63_fu_714    |    0    |    0    |    0    |    0    |
|          |   trunc_ln368_5_fu_735   |    0    |    0    |    0    |    0    |
|          |     trunc_ln64_fu_739    |    0    |    0    |    0    |    0    |
|          |    trunc_ln368_fu_844    |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln257_fu_848    |    0    |    0    |    0    |    0    |
|          |   trunc_ln368_1_fu_897   |    0    |    0    |    0    |    0    |
|          |   trunc_ln257_1_fu_901   |    0    |    0    |    0    |    0    |
|          |   trunc_ln368_2_fu_922   |    0    |    0    |    0    |    0    |
|          |   trunc_ln257_2_fu_926   |    0    |    0    |    0    |    0    |
|          |    trunc_ln262_fu_1092   |    0    |    0    |    0    |    0    |
|          |    trunc_ln270_fu_1118   |    0    |    0    |    0    |    0    |
|          |   trunc_ln262_1_fu_1228  |    0    |    0    |    0    |    0    |
|          |   trunc_ln270_1_fu_1254  |    0    |    0    |    0    |    0    |
|          |  sext_ln294cast_fu_1294  |    0    |    0    |    0    |    0    |
|          | sext_ln294_1cast_fu_1470 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     sext_ln561_fu_598    |    0    |    0    |    0    |    0    |
|          |    sext_ln561_1_fu_602   |    0    |    0    |    0    |    0    |
|          |    sext_ln281_fu_1147    |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln294_fu_1276    |    0    |    0    |    0    |    0    |
|          |   sext_ln281_1_fu_1358   |    0    |    0    |    0    |    0    |
|          |   sext_ln294_1_fu_1452   |    0    |    0    |    0    |    0    |
|          |    sext_ln214_fu_1548    |    0    |    0    |    0    |    0    |
|          |   sext_ln214_1_fu_1552   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_5_fu_626       |    0    |    0    |    0    |    0    |
|          |       tmp_3_fu_644       |    0    |    0    |    0    |    0    |
|          |       tmp_7_fu_658       |    0    |    0    |    0    |    0    |
|          |    p_Result_13_fu_693    |    0    |    0    |    0    |    0    |
|          |    p_Result_14_fu_718    |    0    |    0    |    0    |    0    |
|bitconcatenate|    p_Result_15_fu_743    |    0    |    0    |    0    |    0    |
|          |    p_Result_10_fu_880    |    0    |    0    |    0    |    0    |
|          |    p_Result_11_fu_905    |    0    |    0    |    0    |    0    |
|          |    p_Result_12_fu_930    |    0    |    0    |    0    |    0    |
|          |       tmp_2_fu_1140      |    0    |    0    |    0    |    0    |
|          |       tmp_6_fu_1351      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|extractvalue|  currentData_l_3_fu_671  |    0    |    0    |    0    |    0    |
|          |  currentData_r_3_fu_675  |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |    p_Result_16_fu_1096   |    0    |    0    |    0    |    0    |
| bitselect|    p_Result_17_fu_1232   |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_1279      |    0    |    0    |    0    |    0    |
|          |       tmp_8_fu_1455      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    13   |  16.319 |   4988  |   8899  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       absL_1_reg_1789      |   32   |
|        absL_reg_1730       |   32   |
|       absR_1_reg_1795      |   32   |
|        absR_reg_1735       |   32   |
|    and_ln284_1_reg_1972    |    1   |
|     and_ln284_reg_1899     |    1   |
|    and_ln295_1_reg_1982    |    1   |
|     and_ln295_reg_1909     |    1   |
|  configReg_addr_1_reg_1705 |    5   |
|  configReg_addr_2_reg_1710 |    5   |
|   configReg_addr_reg_1700  |    5   |
|      dst_l_1_reg_1760      |   32   |
|      dst_r_1_reg_1765      |   32   |
|     floatDstL_reg_1835     |   32   |
|     floatDstR_reg_1841     |   32   |
|     floatSrcL_reg_1674     |   32   |
|     floatSrcR_reg_1680     |   32   |
|    icmp_ln278_1_reg_1929   |    1   |
|     icmp_ln278_reg_1862    |    1   |
|    icmp_ln282_1_reg_1944   |    1   |
|     icmp_ln282_reg_1877    |    1   |
|    icmp_ln285_1_reg_1962   |    1   |
|     icmp_ln285_reg_1889    |    1   |
|    icmp_ln63_1_reg_1745    |    1   |
|     icmp_ln63_reg_1740     |    1   |
|    icmp_ln64_1_reg_1755    |    1   |
|     icmp_ln64_reg_1750     |    1   |
|     icmp_ln761_reg_1602    |    1   |
|    lrclk_V_read_reg_1568   |    1   |
|   monitorDstL_1_reg_1813   |   32   |
|   monitorDstR_1_reg_1819   |   32   |
|      or_ln164_reg_1611     |    1   |
|     or_ln257_1_reg_1775    |    1   |
|     or_ln257_2_reg_1807    |    1   |
|      or_ln257_reg_1801     |    1   |
|    p_Result_16_reg_1852    |    1   |
|    p_Result_17_reg_1919    |    1   |
|physMemPtr_V_addr_1_reg_1633|   32   |
|physMemPtr_V_addr_2_reg_2003|   32   |
| physMemPtr_V_addr_reg_1591 |   32   |
|        r_V_reg_1576        |   30   |
|       ratio_reg_1724       |   32   |
|   readyLch_flag_1_reg_382  |    1   |
|   readyRch_flag_1_reg_352  |    1   |
|   readyRch_new_1_reg_366   |    1   |
|           reg_465          |   32   |
|           reg_474          |   32   |
|      reg_V_1_reg_1914      |   32   |
|       reg_V_reg_1847       |   32   |
|      ret_V_1_reg_1987      |   31   |
|       ret_V_reg_1586       |   31   |
|    select_ln173_reg_1644   |   32   |
|   select_ln282_1_reg_1997  |   24   |
|    select_ln282_reg_1950   |   24   |
|   select_ln285_2_reg_1977  |   24   |
|    select_ln285_reg_1904   |   24   |
|   select_ln303_1_reg_2010  |   24   |
|    select_ln303_reg_1992   |   24   |
|    sext_ln561_1_reg_1659   |   32   |
|     sext_ln561_reg_1654    |   32   |
|      sh_amt_1_reg_1894     |    9   |
|      sh_amt_2_reg_1936     |    9   |
|      sh_amt_3_reg_1967     |    9   |
|       sh_amt_reg_1869      |    9   |
|       srcL_V_reg_1639      |   24   |
|       srcR_V_reg_1649      |   24   |
|    stageIndex_V_reg_1689   |    3   |
|      status_V_reg_1597     |   32   |
|         t_V_reg_340        |    3   |
|       thresh_reg_1781      |   32   |
|       tmp_13_reg_1825      |    1   |
|       tmp_14_reg_1830      |    1   |
|       tmp_1_reg_1669       |   32   |
|       tmp_2_reg_1883       |   24   |
|       tmp_5_reg_1694       |    6   |
|       tmp_6_reg_1956       |   24   |
|        tmp_reg_1664        |   32   |
|    trunc_ln189_reg_1715    |    4   |
|   trunc_ln270_1_reg_1924   |   23   |
|    trunc_ln270_reg_1857    |   23   |
|   trunc_ln368_3_reg_1719   |   31   |
|    trunc_ln368_reg_1770    |   31   |
|     x_assign_4_reg_1624    |   32   |
|      x_assign_reg_1615     |   32   |
|     xor_ln159_reg_1606     |    1   |
|     zext_ln215_reg_1581    |   31   |
+----------------------------+--------+
|            Total           |  1494  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_readreq_fu_206   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_readreq_fu_234   |  p1  |   2  |  32  |   64   ||    9    |
|     grp_write_fu_252    |  p2  |   2  |  32  |   64   ||    9    |
|   grp_writeresp_fu_259  |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_259  |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_318    |  p0  |   6  |   5  |   30   ||    33   |
|       t_V_reg_340       |  p0  |   2  |   3  |    6   ||    9    |
|  readyRch_new_1_reg_366 |  p0  |   2  |   1  |    2   |
| grp_effect_delay_fu_396 |  p1  |   2  |  32  |   64   ||    9    |
| grp_effect_delay_fu_396 |  p2  |   2  |  32  |   64   ||    9    |
|        grp_fu_408       |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_408       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_413       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_413       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_427       |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_430       |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_433       |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_433       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_437       |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_437       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_441       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_446       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1512  || 39.6042 ||   270   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   16   |  4988  |  8899  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   270  |
|  Register |    -   |    -   |  1494  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   55   |  6482  |  9169  |
+-----------+--------+--------+--------+--------+
