TimeQuest Timing Analyzer report for tft_ram_pic
Sun Dec 18 10:45:32 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Propagation Delay
 71. Minimum Propagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Signal Integrity Metrics (Slow 1200mv 0c Model)
 75. Signal Integrity Metrics (Slow 1200mv 85c Model)
 76. Signal Integrity Metrics (Fast 1200mv 0c Model)
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; tft_ram_pic                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 80.35 MHz  ; 80.35 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 225.07 MHz ; 225.07 MHz      ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.557 ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 98.666 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.327 ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.722  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.275 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.557 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.336      ; 4.827      ;
; 15.557 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.336      ; 4.827      ;
; 15.558 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.343      ; 4.833      ;
; 15.571 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.338      ; 4.815      ;
; 15.571 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.338      ; 4.815      ;
; 15.572 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.345      ; 4.821      ;
; 15.635 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.341      ; 4.754      ;
; 15.635 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.341      ; 4.754      ;
; 15.636 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.348      ; 4.760      ;
; 15.699 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 4.667      ;
; 15.699 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 4.667      ;
; 15.700 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.325      ; 4.673      ;
; 15.714 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 4.652      ;
; 15.714 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 4.652      ;
; 15.715 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.325      ; 4.658      ;
; 15.722 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 4.205      ;
; 15.744 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 4.183      ;
; 15.745 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.334      ; 4.637      ;
; 15.745 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.334      ; 4.637      ;
; 15.746 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.341      ; 4.643      ;
; 15.753 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 4.626      ;
; 15.753 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 4.626      ;
; 15.754 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.338      ; 4.632      ;
; 15.795 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.323      ; 4.576      ;
; 15.795 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.323      ; 4.576      ;
; 15.796 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 4.582      ;
; 15.813 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 4.565      ;
; 15.813 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 4.565      ;
; 15.814 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.337      ; 4.571      ;
; 15.840 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.323      ; 4.531      ;
; 15.879 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.042      ;
; 15.898 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.023      ;
; 15.928 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.335      ; 4.455      ;
; 15.928 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.335      ; 4.455      ;
; 15.929 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.342      ; 4.461      ;
; 15.942 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.337      ; 4.443      ;
; 15.942 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.337      ; 4.443      ;
; 15.943 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.344      ; 4.449      ;
; 15.997 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.342      ; 4.393      ;
; 15.997 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.342      ; 4.393      ;
; 15.998 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.349      ; 4.399      ;
; 16.001 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.926      ;
; 16.006 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.340      ; 4.382      ;
; 16.006 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.340      ; 4.382      ;
; 16.007 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 4.388      ;
; 16.053 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.874      ;
; 16.070 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.317      ; 4.295      ;
; 16.070 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.317      ; 4.295      ;
; 16.071 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.324      ; 4.301      ;
; 16.085 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.317      ; 4.280      ;
; 16.085 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.317      ; 4.280      ;
; 16.086 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.324      ; 4.286      ;
; 16.092 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.829      ;
; 16.113 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.808      ;
; 16.129 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.325      ; 4.244      ;
; 16.129 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.325      ; 4.244      ;
; 16.130 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 4.250      ;
; 16.157 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.764      ;
; 16.166 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 4.204      ;
; 16.166 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 4.204      ;
; 16.167 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.329      ; 4.210      ;
; 16.169 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.749      ;
; 16.188 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.329      ; 4.189      ;
; 16.188 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.329      ; 4.189      ;
; 16.189 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.336      ; 4.195      ;
; 16.209 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.712      ;
; 16.238 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.683      ;
; 16.246 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.672      ;
; 16.249 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.672      ;
; 16.277 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 4.093      ;
; 16.281 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 4.085      ;
; 16.288 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.316      ; 4.076      ;
; 16.305 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.333      ; 4.076      ;
; 16.305 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.333      ; 4.076      ;
; 16.306 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.340      ; 4.082      ;
; 16.312 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.324      ; 4.060      ;
; 16.313 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 4.065      ;
; 16.313 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 4.065      ;
; 16.314 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.337      ; 4.071      ;
; 16.316 ; tft_pic:tft_pic_inst|wr_addr[1]  ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.602      ;
; 16.368 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.341      ; 4.021      ;
; 16.368 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.341      ; 4.021      ;
; 16.369 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.348      ; 4.027      ;
; 16.370 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.551      ;
; 16.371 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.319      ; 3.996      ;
; 16.371 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.319      ; 3.996      ;
; 16.372 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.326      ; 4.002      ;
; 16.373 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 3.997      ;
; 16.373 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.329      ; 4.004      ;
; 16.373 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.329      ; 4.004      ;
; 16.374 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.336      ; 4.010      ;
; 16.389 ; uart_rx:uart_rx_inst|work_en     ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.524      ;
; 16.389 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.529      ;
; 16.392 ; tft_pic:tft_pic_inst|wr_addr[4]  ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.527      ;
; 16.413 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.323      ; 3.958      ;
; 16.413 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.323      ; 3.958      ;
; 16.414 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.330      ; 3.964      ;
; 16.415 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 3.951      ;
; 16.419 ; uart_rx:uart_rx_inst|work_en     ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.494      ;
; 16.422 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.499      ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 98.666 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.709     ;
; 98.666 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.709     ;
; 98.675 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.702     ;
; 98.675 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.702     ;
; 98.708 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.668     ;
; 98.708 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.668     ;
; 98.742 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.633     ;
; 98.742 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.633     ;
; 98.751 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.626     ;
; 98.751 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.626     ;
; 98.784 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.592     ;
; 98.784 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.592     ;
; 98.929 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.446     ;
; 98.929 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.446     ;
; 98.938 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.439     ;
; 98.938 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.439     ;
; 98.971 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.405     ;
; 98.971 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.405     ;
; 98.999 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.382     ;
; 98.999 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.382     ;
; 99.008 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.375     ;
; 99.008 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.375     ;
; 99.012 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.369     ;
; 99.012 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.369     ;
; 99.021 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.362     ;
; 99.021 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.362     ;
; 99.025 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.356     ;
; 99.025 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.356     ;
; 99.034 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.349     ;
; 99.034 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.349     ;
; 99.041 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.341     ;
; 99.041 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.341     ;
; 99.054 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.328     ;
; 99.054 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.328     ;
; 99.067 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.315     ;
; 99.067 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.315     ;
; 99.109 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.272     ;
; 99.109 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.272     ;
; 99.136 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.239     ;
; 99.136 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.239     ;
; 99.145 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.232     ;
; 99.145 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.232     ;
; 99.168 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.214     ;
; 99.168 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.214     ;
; 99.177 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.207     ;
; 99.177 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.207     ;
; 99.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.198     ;
; 99.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 12.198     ;
; 99.185 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.196     ;
; 99.185 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.196     ;
; 99.210 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.173     ;
; 99.210 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.173     ;
; 99.296 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.085     ;
; 99.296 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.085     ;
; 99.296 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.086     ;
; 99.296 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.086     ;
; 99.305 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.078     ;
; 99.305 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.078     ;
; 99.305 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.079     ;
; 99.305 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.079     ;
; 99.338 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.044     ;
; 99.338 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.044     ;
; 99.338 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.045     ;
; 99.338 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 12.045     ;
; 99.342 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.040     ;
; 99.342 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 12.040     ;
; 99.351 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.033     ;
; 99.351 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 12.033     ;
; 99.362 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.013     ;
; 99.362 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 12.013     ;
; 99.371 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.006     ;
; 99.371 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 12.006     ;
; 99.372 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.009     ;
; 99.372 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.222      ; 12.009     ;
; 99.384 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 11.999     ;
; 99.384 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.224      ; 11.999     ;
; 99.404 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 11.972     ;
; 99.404 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.217      ; 11.972     ;
; 99.442 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.945     ;
; 99.442 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.945     ;
; 99.455 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.932     ;
; 99.455 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.932     ;
; 99.468 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.919     ;
; 99.468 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 11.919     ;
; 99.472 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.231      ; 11.918     ;
; 99.472 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.231      ; 11.918     ;
; 99.485 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.237      ; 11.911     ;
; 99.485 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.237      ; 11.911     ;
; 99.496 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 11.879     ;
; 99.496 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 11.879     ;
; 99.501 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.241      ; 11.899     ;
; 99.501 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.241      ; 11.899     ;
; 99.505 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 11.872     ;
; 99.505 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 11.872     ;
; 99.506 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 11.893     ;
; 99.506 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 11.893     ;
; 99.507 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.234      ; 11.886     ;
; 99.507 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.234      ; 11.886     ;
; 99.510 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 11.865     ;
; 99.510 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.216      ; 11.865     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.327 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.070      ;
; 0.379 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.112      ;
; 0.432 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.165      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.495 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.228      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_reg1      ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.511 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.805      ;
; 0.649 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.656 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.404      ;
; 0.675 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.968      ;
; 0.699 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.442      ;
; 0.700 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.708 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 1.455      ;
; 0.714 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.446      ;
; 0.715 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.448      ;
; 0.737 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 1.499      ;
; 0.739 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; uart_rx:uart_rx_inst|start_flag   ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.745 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; uart_rx:uart_rx_inst|baud_cnt[1]  ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.750 ; uart_rx:uart_rx_inst|baud_cnt[8]  ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.753 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.485      ;
; 0.756 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.489      ;
; 0.760 ; tft_pic:tft_pic_inst|wr_addr[3]   ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; tft_pic:tft_pic_inst|wr_addr[1]   ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.762 ; tft_pic:tft_pic_inst|wr_addr[5]   ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_rx:uart_rx_inst|baud_cnt[5]  ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; uart_rx:uart_rx_inst|po_flag      ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; uart_rx:uart_rx_inst|baud_cnt[9]  ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_rx:uart_rx_inst|baud_cnt[11] ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; uart_rx:uart_rx_inst|baud_cnt[10] ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_rx:uart_rx_inst|baud_cnt[0]  ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_rx:uart_rx_inst|baud_cnt[6]  ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.512      ;
; 0.772 ; uart_rx:uart_rx_inst|baud_cnt[2]  ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; uart_rx:uart_rx_inst|baud_cnt[3]  ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; uart_rx:uart_rx_inst|po_data[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.521      ;
; 0.773 ; uart_rx:uart_rx_inst|baud_cnt[4]  ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.776 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.513      ;
; 0.779 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.512      ;
; 0.779 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.077      ;
; 0.784 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.518      ;
; 0.786 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.082      ;
; 0.811 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.544      ;
; 0.812 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.105      ;
; 0.813 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.550      ;
; 0.821 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.825 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.558      ;
; 0.829 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.561      ;
; 0.847 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.579      ;
; 0.875 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.621      ;
; 0.899 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.192      ;
; 0.933 ; uart_rx:uart_rx_inst|bit_cnt[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.226      ;
; 0.948 ; uart_rx:uart_rx_inst|baud_cnt[7]  ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.240      ;
; 0.976 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.270      ;
; 0.987 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.280      ;
; 1.003 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.297      ;
; 1.038 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.331      ;
; 1.039 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.332      ;
; 1.039 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.332      ;
; 1.040 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.779      ;
; 1.046 ; uart_rx:uart_rx_inst|po_data[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.795      ;
; 1.049 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.343      ;
; 1.062 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.814      ;
; 1.068 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.361      ;
; 1.076 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.821      ;
; 1.083 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.826      ;
; 1.089 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.833      ;
; 1.091 ; uart_rx:uart_rx_inst|po_data[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.846      ;
; 1.092 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.838      ;
; 1.100 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.849      ;
; 1.101 ; uart_rx:uart_rx_inst|po_data[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 1.860      ;
; 1.101 ; uart_rx:uart_rx_inst|baud_cnt[1]  ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.393      ;
; 1.107 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.845      ;
; 1.107 ; uart_rx:uart_rx_inst|po_flag      ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.401      ;
; 1.109 ; uart_rx:uart_rx_inst|baud_cnt[0]  ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.401      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]  ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]  ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]  ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]  ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]  ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]  ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]  ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]  ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]  ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]  ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[3]  ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[5]  ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.551 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.760 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.762 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.765 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.784 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.460      ;
; 0.786 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.450      ;
; 0.790 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.460      ;
; 0.811 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.468      ;
; 0.815 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.491      ;
; 0.870 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.540      ;
; 0.933 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.597      ;
; 0.939 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.233      ;
; 0.948 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.617      ;
; 0.949 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.243      ;
; 0.949 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.243      ;
; 1.103 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.774      ;
; 1.105 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.792      ;
; 1.115 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.128 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.422      ;
; 1.134 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.798      ;
; 1.146 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.809      ;
; 1.158 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.452      ;
; 1.162 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.833      ;
; 1.169 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.859      ;
; 1.169 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.854      ;
; 1.173 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.842      ;
; 1.176 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.850      ;
; 1.176 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.185 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.850      ;
; 1.187 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.871      ;
; 1.191 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.873      ;
; 1.193 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.855      ;
; 1.199 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.884      ;
; 1.216 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.904      ;
; 1.218 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.905      ;
; 1.229 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.913      ;
; 1.229 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.900      ;
; 1.239 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.908      ;
; 1.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.921      ;
; 1.247 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.909      ;
; 1.248 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.257 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.258 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.921      ;
; 1.262 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.926      ;
; 1.268 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.951      ;
; 1.277 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.945      ;
; 1.277 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.571      ;
; 1.289 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.583      ;
; 1.291 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.955      ;
; 1.293 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.587      ;
; 1.295 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.589      ;
; 1.298 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.592      ;
; 1.309 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.603      ;
; 1.310 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.974      ;
; 1.319 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.613      ;
; 1.330 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.012      ;
; 1.332 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.626      ;
; 1.333 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.996      ;
; 1.361 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.043      ;
; 1.388 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.397 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.084      ;
; 1.397 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.401 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.694      ;
; 1.401 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.694      ;
; 1.402 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.403 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.093      ;
; 1.405 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.407 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.096      ;
; 1.407 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 2.082      ;
; 1.407 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.700      ;
; 1.408 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.701      ;
; 1.408 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.702      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg1                                                                                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|start_flag                                                                                                           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|work_en                                                                                                              ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[4]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[8]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_flag                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.726 ; 9.961        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ;
; 9.727 ; 9.962        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.727 ; 9.962        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.727 ; 9.962        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.728 ; 9.963        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.729 ; 9.964        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.729 ; 9.964        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.729 ; 9.964        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.730 ; 9.965        ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|out_address_reg_b[0]             ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                          ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[1]                                                                                                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[7]                                                                                                     ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|rden_b_store                     ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ;
; 55.295 ; 55.530       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10                    ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13                    ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5                     ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11                    ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9                     ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_re_reg       ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14                    ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15                    ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2                     ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4                     ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6                     ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8                     ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1                     ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_re_reg        ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0                     ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3                     ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7                     ;
; 55.303 ; 55.538       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 55.303 ; 55.538       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 55.336 ; 55.571       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 55.336 ; 55.571       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ;
; 55.336 ; 55.571       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 55.336 ; 55.571       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 55.337 ; 55.572       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 55.337 ; 55.572       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.601 ; 5.828 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -4.750 ; -4.981 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.089  ; 8.098  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.412 ; 11.462 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.140 ; 11.090 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.074 ; 10.084 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.019 ; 10.939 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.138 ; 11.062 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.029 ; 10.930 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.412 ; 11.462 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.208 ; 11.097 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.807 ; 10.714 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.276  ; 9.322  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.521  ; 7.395  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.337 ; 6.208 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 6.003 ; 5.815 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.713 ; 6.437 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.141 ; 6.056 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.461 ; 6.271 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.712 ; 6.487 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.612 ; 6.366 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.942 ; 6.844 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.732 ; 6.495 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.003 ; 5.815 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.726 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 6.708 ; 6.467 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 6.087 ; 5.939 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.683 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.688 ;    ;    ; 8.756 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.438 ;    ;    ; 8.512 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 86.14 MHz  ; 86.14 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 238.55 MHz ; 238.04 MHz      ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.808 ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.502 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.318 ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.272 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.808 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.301      ; 4.532      ;
; 15.809 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.296      ; 4.526      ;
; 15.809 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.296      ; 4.526      ;
; 15.819 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.304      ; 4.524      ;
; 15.820 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.299      ; 4.518      ;
; 15.820 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.299      ; 4.518      ;
; 15.883 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.306      ; 4.462      ;
; 15.884 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.301      ; 4.456      ;
; 15.884 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.301      ; 4.456      ;
; 15.900 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.033      ;
; 15.926 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.007      ;
; 15.944 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.286      ; 4.381      ;
; 15.945 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.281      ; 4.375      ;
; 15.945 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.281      ; 4.375      ;
; 15.961 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.289      ; 4.367      ;
; 15.962 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.299      ; 4.376      ;
; 15.962 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 4.361      ;
; 15.962 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 4.361      ;
; 15.963 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 4.360      ;
; 15.963 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.294      ; 4.370      ;
; 15.963 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.294      ; 4.370      ;
; 15.968 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.298      ; 4.369      ;
; 15.969 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 4.363      ;
; 15.969 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 4.363      ;
; 16.030 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.298      ; 4.307      ;
; 16.031 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 4.301      ;
; 16.031 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 4.301      ;
; 16.044 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 4.286      ;
; 16.045 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.286      ; 4.280      ;
; 16.045 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.286      ; 4.280      ;
; 16.122 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.300      ; 4.217      ;
; 16.123 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.295      ; 4.211      ;
; 16.123 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.295      ; 4.211      ;
; 16.133 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 4.209      ;
; 16.133 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.798      ;
; 16.134 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.298      ; 4.203      ;
; 16.134 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.298      ; 4.203      ;
; 16.159 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.772      ;
; 16.191 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.742      ;
; 16.197 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.305      ; 4.147      ;
; 16.198 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.300      ; 4.141      ;
; 16.198 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.300      ; 4.141      ;
; 16.223 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.308      ; 4.124      ;
; 16.224 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 4.118      ;
; 16.224 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 4.118      ;
; 16.241 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.692      ;
; 16.258 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.285      ; 4.066      ;
; 16.259 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.280      ; 4.060      ;
; 16.259 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.280      ; 4.060      ;
; 16.275 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 4.052      ;
; 16.276 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 4.046      ;
; 16.276 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 4.046      ;
; 16.332 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.599      ;
; 16.355 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 3.977      ;
; 16.356 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 3.971      ;
; 16.356 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 3.971      ;
; 16.358 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 3.971      ;
; 16.358 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.573      ;
; 16.359 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.285      ; 3.965      ;
; 16.359 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.285      ; 3.965      ;
; 16.383 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.296      ; 3.952      ;
; 16.384 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 3.946      ;
; 16.384 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 3.946      ;
; 16.392 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.930      ;
; 16.405 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.917      ;
; 16.411 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.281      ; 3.909      ;
; 16.424 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.507      ;
; 16.435 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.287      ; 3.891      ;
; 16.468 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.463      ;
; 16.474 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.457      ;
; 16.487 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.441      ;
; 16.494 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.437      ;
; 16.516 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.806      ;
; 16.521 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.298      ; 3.816      ;
; 16.522 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 3.810      ;
; 16.522 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 3.810      ;
; 16.527 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.297      ; 3.809      ;
; 16.528 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.292      ; 3.803      ;
; 16.528 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.292      ; 3.803      ;
; 16.537 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.307      ; 3.809      ;
; 16.538 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.302      ; 3.803      ;
; 16.538 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.302      ; 3.803      ;
; 16.564 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.758      ;
; 16.577 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.351      ;
; 16.589 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.289      ; 3.739      ;
; 16.589 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.297      ; 3.747      ;
; 16.590 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 3.733      ;
; 16.590 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 3.733      ;
; 16.590 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.292      ; 3.741      ;
; 16.590 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.292      ; 3.741      ;
; 16.617 ; tft_pic:tft_pic_inst|wr_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.293      ; 3.715      ;
; 16.623 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.308      ;
; 16.626 ; tft_pic:tft_pic_inst|wr_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 3.697      ;
; 16.629 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.289      ; 3.699      ;
; 16.630 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 3.693      ;
; 16.630 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 3.693      ;
; 16.631 ; tft_pic:tft_pic_inst|wr_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.691      ;
; 16.636 ; tft_pic:tft_pic_inst|wr_addr[1]  ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.292      ;
; 16.646 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 3.681      ;
; 16.647 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.283      ; 3.675      ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 99.502  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.838     ;
; 99.502  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.838     ;
; 99.526  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.816     ;
; 99.526  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.816     ;
; 99.536  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.805     ;
; 99.536  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.805     ;
; 99.584  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.756     ;
; 99.584  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.756     ;
; 99.608  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.734     ;
; 99.608  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.734     ;
; 99.618  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.723     ;
; 99.618  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.723     ;
; 99.752  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.588     ;
; 99.752  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.588     ;
; 99.776  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.566     ;
; 99.776  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.566     ;
; 99.786  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.555     ;
; 99.786  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.555     ;
; 99.852  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.491     ;
; 99.852  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.491     ;
; 99.887  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.458     ;
; 99.887  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.458     ;
; 99.899  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.446     ;
; 99.899  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.446     ;
; 99.911  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.436     ;
; 99.911  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.436     ;
; 99.921  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.425     ;
; 99.921  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.425     ;
; 99.923  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.424     ;
; 99.923  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.424     ;
; 99.924  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.421     ;
; 99.924  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.421     ;
; 99.931  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.416     ;
; 99.931  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.416     ;
; 99.933  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.413     ;
; 99.933  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.413     ;
; 99.934  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.409     ;
; 99.934  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.409     ;
; 99.966  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.380     ;
; 99.966  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.380     ;
; 100.030 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.315     ;
; 100.030 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.315     ;
; 100.054 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.293     ;
; 100.054 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.293     ;
; 100.058 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.282     ;
; 100.058 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.190      ; 11.282     ;
; 100.064 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.282     ;
; 100.064 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.282     ;
; 100.065 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.277     ;
; 100.065 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.192      ; 11.277     ;
; 100.100 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.241     ;
; 100.100 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.191      ; 11.241     ;
; 100.102 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.241     ;
; 100.102 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.193      ; 11.241     ;
; 100.131 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.214     ;
; 100.131 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.214     ;
; 100.133 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.218     ;
; 100.133 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.218     ;
; 100.150 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.207      ; 11.207     ;
; 100.150 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.207      ; 11.207     ;
; 100.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.192     ;
; 100.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.192     ;
; 100.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.211      ; 11.199     ;
; 100.162 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.211      ; 11.199     ;
; 100.164 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.202      ; 11.188     ;
; 100.164 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.202      ; 11.188     ;
; 100.165 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.181     ;
; 100.165 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.181     ;
; 100.166 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.209      ; 11.193     ;
; 100.166 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.209      ; 11.193     ;
; 100.182 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.163     ;
; 100.182 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.163     ;
; 100.185 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.199      ; 11.164     ;
; 100.185 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.199      ; 11.164     ;
; 100.191 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.154     ;
; 100.191 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.195      ; 11.154     ;
; 100.199 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.148     ;
; 100.199 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.148     ;
; 100.206 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.141     ;
; 100.206 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.197      ; 11.141     ;
; 100.215 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.136     ;
; 100.215 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.136     ;
; 100.216 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.130     ;
; 100.216 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.130     ;
; 100.223 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.128     ;
; 100.223 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.201      ; 11.128     ;
; 100.225 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.121     ;
; 100.225 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.196      ; 11.121     ;
; 100.232 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.207      ; 11.125     ;
; 100.232 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.207      ; 11.125     ;
; 100.237 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.198      ; 11.111     ;
; 100.237 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.198      ; 11.111     ;
; 100.244 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.211      ; 11.117     ;
; 100.244 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.211      ; 11.117     ;
; 100.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.202      ; 11.106     ;
; 100.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.202      ; 11.106     ;
; 100.248 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.209      ; 11.111     ;
; 100.248 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.209      ; 11.111     ;
; 100.249 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.198      ; 11.099     ;
; 100.249 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.198      ; 11.099     ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.318 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 0.978      ;
; 0.358 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.013      ;
; 0.401 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.060      ;
; 0.417 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.467 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.122      ;
; 0.469 ; uart_rx:uart_rx_inst|rx_reg1      ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.480 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.748      ;
; 0.599 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.610 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.276      ;
; 0.635 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.902      ;
; 0.646 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.308      ;
; 0.647 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.653 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.319      ;
; 0.654 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.309      ;
; 0.655 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.309      ;
; 0.668 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.936      ;
; 0.671 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.939      ;
; 0.683 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.951      ;
; 0.688 ; uart_rx:uart_rx_inst|start_flag   ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.367      ;
; 0.694 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.347      ;
; 0.694 ; uart_rx:uart_rx_inst|baud_cnt[1]  ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.697 ; uart_rx:uart_rx_inst|baud_cnt[8]  ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.701 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.352      ;
; 0.704 ; tft_pic:tft_pic_inst|wr_addr[3]   ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; tft_pic:tft_pic_inst|wr_addr[1]   ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; uart_rx:uart_rx_inst|baud_cnt[5]  ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.372      ;
; 0.708 ; tft_pic:tft_pic_inst|wr_addr[5]   ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_rx:uart_rx_inst|baud_cnt[10] ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; uart_rx:uart_rx_inst|baud_cnt[9]  ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_rx:uart_rx_inst|baud_cnt[11] ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; uart_rx:uart_rx_inst|baud_cnt[6]  ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.369      ;
; 0.713 ; uart_rx:uart_rx_inst|baud_cnt[2]  ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; uart_rx:uart_rx_inst|po_flag      ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; uart_rx:uart_rx_inst|baud_cnt[3]  ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; uart_rx:uart_rx_inst|baud_cnt[0]  ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; uart_rx:uart_rx_inst|baud_cnt[4]  ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.372      ;
; 0.718 ; uart_rx:uart_rx_inst|po_data[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.384      ;
; 0.720 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.372      ;
; 0.723 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.726 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.994      ;
; 0.730 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.748 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.403      ;
; 0.750 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.406      ;
; 0.752 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.020      ;
; 0.764 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.418      ;
; 0.766 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.417      ;
; 0.766 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.033      ;
; 0.778 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.432      ;
; 0.806 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.471      ;
; 0.809 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.078      ;
; 0.865 ; uart_rx:uart_rx_inst|baud_cnt[7]  ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.133      ;
; 0.870 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.875 ; uart_rx:uart_rx_inst|bit_cnt[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.142      ;
; 0.907 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.174      ;
; 0.923 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.191      ;
; 0.924 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.193      ;
; 0.925 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.194      ;
; 0.926 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.195      ;
; 0.948 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.606      ;
; 0.955 ; uart_rx:uart_rx_inst|po_data[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.623      ;
; 0.958 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.226      ;
; 0.974 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.643      ;
; 0.985 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.649      ;
; 0.985 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.252      ;
; 0.991 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.655      ;
; 0.998 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.661      ;
; 0.999 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.664      ;
; 1.000 ; uart_rx:uart_rx_inst|baud_cnt[9]  ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.269      ;
; 1.007 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.672      ;
; 1.008 ; uart_rx:uart_rx_inst|po_data[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.681      ;
; 1.014 ; uart_rx:uart_rx_inst|po_flag      ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.016 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.673      ;
; 1.016 ; uart_rx:uart_rx_inst|baud_cnt[0]  ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; uart_rx:uart_rx_inst|baud_cnt[8]  ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.284      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]  ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]  ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]  ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]  ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[3]  ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[5]  ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]  ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]  ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]  ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]  ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]  ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]  ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.514 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.782      ;
; 0.704 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.707 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.710 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.724 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.325      ;
; 0.725 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.316      ;
; 0.726 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.321      ;
; 0.743 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.328      ;
; 0.750 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.351      ;
; 0.799 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.394      ;
; 0.853 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.122      ;
; 0.854 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.123      ;
; 0.857 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.448      ;
; 0.863 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.132      ;
; 0.871 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.464      ;
; 1.010 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.605      ;
; 1.014 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.623      ;
; 1.026 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.295      ;
; 1.031 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.300      ;
; 1.032 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.301      ;
; 1.039 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.630      ;
; 1.046 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.635      ;
; 1.059 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.656      ;
; 1.064 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.333      ;
; 1.071 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.682      ;
; 1.072 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.666      ;
; 1.073 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.672      ;
; 1.073 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.680      ;
; 1.074 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.665      ;
; 1.085 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.676      ;
; 1.089 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.696      ;
; 1.090 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.679      ;
; 1.094 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.698      ;
; 1.101 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.708      ;
; 1.116 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.725      ;
; 1.119 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.728      ;
; 1.119 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.388      ;
; 1.126 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.723      ;
; 1.127 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.396      ;
; 1.128 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.735      ;
; 1.137 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.731      ;
; 1.141 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.740      ;
; 1.143 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.732      ;
; 1.148 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.417      ;
; 1.150 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.741      ;
; 1.150 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.739      ;
; 1.154 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.423      ;
; 1.157 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.426      ;
; 1.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.428      ;
; 1.164 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.768      ;
; 1.168 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.437      ;
; 1.171 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.763      ;
; 1.171 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.440      ;
; 1.183 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.770      ;
; 1.186 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.455      ;
; 1.198 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.789      ;
; 1.217 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.807      ;
; 1.223 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.827      ;
; 1.225 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.494      ;
; 1.233 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.502      ;
; 1.242 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.511      ;
; 1.249 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.518      ;
; 1.252 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.856      ;
; 1.273 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.274 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.542      ;
; 1.275 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.544      ;
; 1.276 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.545      ;
; 1.277 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.545      ;
; 1.279 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.547      ;
; 1.279 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.548      ;
; 1.280 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.889      ;
; 1.280 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.282 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.283 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.551      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_flag                                                                                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[4]                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[8]                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg1                                                                                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|start_flag                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|work_en                                                                                                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ;
; 9.724 ; 9.954        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.724 ; 9.954        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.724 ; 9.954        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.724 ; 9.954        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.725 ; 9.955        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.726 ; 9.956        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.727 ; 9.957        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.728 ; 9.958        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.728 ; 9.958        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|out_address_reg_b[0]             ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[1]                                                                                                     ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[7]                                                                                                     ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                          ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|rden_b_store                     ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ;
; 55.277 ; 55.493       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1                     ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4                     ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0                     ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10                    ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11                    ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_re_reg       ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13                    ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2                     ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5                     ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8                     ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_re_reg        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9                     ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14                    ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15                    ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7                     ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3                     ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6                     ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15                    ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3                     ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6                     ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7                     ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0                     ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1                     ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10                    ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11                    ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13                    ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 4.960 ; 5.018 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -4.202 ; -4.269 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.525  ; 7.484  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 10.632 ; 10.539 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 10.380 ; 10.220 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 9.330  ; 9.328  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 10.249 ; 10.088 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.357 ; 10.206 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.289 ; 10.070 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.632 ; 10.539 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.454 ; 10.225 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.067 ; 9.878  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.995  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.590  ; 8.642  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.002  ; 6.819  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.916  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.920 ; 5.718 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.647 ; 5.290 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.372 ; 5.836 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.678 ; 5.510 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.109 ; 5.705 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.340 ; 5.901 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.279 ; 5.773 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.566 ; 6.195 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.346 ; 5.895 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.647 ; 5.290 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.537 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 6.359 ; 5.864 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.681 ; 5.470 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.461 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.758 ;    ;    ; 8.040 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.512 ;    ;    ; 7.794 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.058  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 105.564 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.098 ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.290 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 18.058 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 2.099      ;
; 18.058 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 2.099      ;
; 18.060 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 2.100      ;
; 18.060 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 2.094      ;
; 18.068 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 2.090      ;
; 18.068 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 2.090      ;
; 18.070 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.152      ; 2.091      ;
; 18.075 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.876      ;
; 18.077 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 2.083      ;
; 18.077 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 2.083      ;
; 18.079 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 2.084      ;
; 18.082 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 2.076      ;
; 18.082 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 2.076      ;
; 18.084 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.152      ; 2.077      ;
; 18.087 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.864      ;
; 18.106 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 2.056      ;
; 18.106 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 2.056      ;
; 18.108 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.156      ; 2.057      ;
; 18.108 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 2.049      ;
; 18.108 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 2.049      ;
; 18.110 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 2.050      ;
; 18.157 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.999      ;
; 18.157 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.999      ;
; 18.159 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 2.000      ;
; 18.176 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 1.983      ;
; 18.176 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 1.983      ;
; 18.177 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.141      ; 1.973      ;
; 18.177 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.141      ; 1.973      ;
; 18.178 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 1.984      ;
; 18.179 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.974      ;
; 18.191 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.962      ;
; 18.191 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.962      ;
; 18.193 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.963      ;
; 18.197 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.755      ;
; 18.205 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.152      ; 1.956      ;
; 18.205 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.152      ; 1.956      ;
; 18.207 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.155      ; 1.957      ;
; 18.209 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.743      ;
; 18.210 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.741      ;
; 18.228 ; uart_rx:uart_rx_inst|bit_flag    ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.723      ;
; 18.232 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.146      ; 1.923      ;
; 18.232 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.146      ; 1.923      ;
; 18.234 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 1.924      ;
; 18.246 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.907      ;
; 18.252 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 1.899      ;
; 18.271 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.882      ;
; 18.276 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 1.873      ;
; 18.276 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 1.873      ;
; 18.278 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 1.885      ;
; 18.278 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 1.885      ;
; 18.278 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 1.874      ;
; 18.279 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.874      ;
; 18.280 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.157      ; 1.886      ;
; 18.280 ; tft_pic:tft_pic_inst|wr_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.146      ; 1.875      ;
; 18.287 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.869      ;
; 18.287 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.869      ;
; 18.289 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 1.870      ;
; 18.290 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 1.862      ;
; 18.290 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 1.862      ;
; 18.292 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.146      ; 1.863      ;
; 18.300 ; tft_pic:tft_pic_inst|wr_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 1.852      ;
; 18.303 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.649      ;
; 18.315 ; uart_rx:uart_rx_inst|bit_cnt[2]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.637      ;
; 18.330 ; tft_pic:tft_pic_inst|wr_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.827      ;
; 18.331 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 1.823      ;
; 18.331 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 1.823      ;
; 18.333 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.824      ;
; 18.334 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.618      ;
; 18.339 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.818      ;
; 18.339 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.818      ;
; 18.341 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 1.819      ;
; 18.352 ; uart_rx:uart_rx_inst|bit_cnt[0]  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.600      ;
; 18.353 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.804      ;
; 18.353 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.804      ;
; 18.355 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.151      ; 1.805      ;
; 18.356 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.596      ;
; 18.360 ; tft_pic:tft_pic_inst|wr_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 1.794      ;
; 18.365 ; tft_pic:tft_pic_inst|wr_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.788      ;
; 18.368 ; uart_rx:uart_rx_inst|bit_cnt[1]  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.584      ;
; 18.373 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.576      ;
; 18.376 ; tft_pic:tft_pic_inst|wr_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 1.781      ;
; 18.376 ; tft_pic:tft_pic_inst|wr_addr[0]  ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.573      ;
; 18.377 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 1.785      ;
; 18.377 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 1.785      ;
; 18.379 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.777      ;
; 18.379 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.777      ;
; 18.379 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.156      ; 1.786      ;
; 18.381 ; uart_rx:uart_rx_inst|po_flag     ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 1.778      ;
; 18.383 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.773      ;
; 18.383 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.773      ;
; 18.385 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 1.774      ;
; 18.385 ; tft_pic:tft_pic_inst|wr_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.768      ;
; 18.391 ; uart_rx:uart_rx_inst|work_en     ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.562      ;
; 18.392 ; tft_pic:tft_pic_inst|wr_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.761      ;
; 18.392 ; tft_pic:tft_pic_inst|wr_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.764      ;
; 18.394 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.759      ;
; 18.394 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 1.759      ;
; 18.396 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.147      ; 1.760      ;
; 18.402 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 1.752      ;
; 18.402 ; tft_pic:tft_pic_inst|wr_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.145      ; 1.752      ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 105.564 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.654      ;
; 105.564 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.654      ;
; 105.578 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.641      ;
; 105.578 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.641      ;
; 105.582 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.637      ;
; 105.582 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.637      ;
; 105.679 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.539      ;
; 105.679 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.539      ;
; 105.693 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.526      ;
; 105.693 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.526      ;
; 105.697 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.522      ;
; 105.697 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.522      ;
; 105.717 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.502      ;
; 105.717 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.502      ;
; 105.727 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.493      ;
; 105.727 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.493      ;
; 105.731 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.489      ;
; 105.731 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.489      ;
; 105.735 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.485      ;
; 105.735 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.485      ;
; 105.757 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.461      ;
; 105.757 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.461      ;
; 105.762 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.457      ;
; 105.762 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.457      ;
; 105.771 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.448      ;
; 105.771 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.448      ;
; 105.775 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.444      ;
; 105.775 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.444      ;
; 105.776 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.444      ;
; 105.776 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.444      ;
; 105.780 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.440      ;
; 105.780 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.440      ;
; 105.788 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.431      ;
; 105.788 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.431      ;
; 105.802 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.418      ;
; 105.802 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.418      ;
; 105.806 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.414      ;
; 105.806 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.414      ;
; 105.824 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.395      ;
; 105.824 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.395      ;
; 105.838 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.382      ;
; 105.838 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.382      ;
; 105.842 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.378      ;
; 105.842 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.378      ;
; 105.842 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.378      ;
; 105.842 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.378      ;
; 105.868 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.351      ;
; 105.868 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.351      ;
; 105.880 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.341      ;
; 105.880 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.341      ;
; 105.881 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.104      ; 5.343      ;
; 105.881 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.104      ; 5.343      ;
; 105.882 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.338      ;
; 105.882 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.338      ;
; 105.884 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.335      ;
; 105.884 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.335      ;
; 105.886 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.334      ;
; 105.886 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.334      ;
; 105.887 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.104      ; 5.337      ;
; 105.887 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.104      ; 5.337      ;
; 105.889 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.109      ; 5.340      ;
; 105.889 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.109      ; 5.340      ;
; 105.892 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.106      ; 5.334      ;
; 105.892 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.106      ; 5.334      ;
; 105.894 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.108      ; 5.334      ;
; 105.894 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.108      ; 5.334      ;
; 105.898 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.322      ;
; 105.898 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.322      ;
; 105.902 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.318      ;
; 105.902 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.318      ;
; 105.903 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.102      ; 5.319      ;
; 105.903 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.102      ; 5.319      ;
; 105.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.103      ; 5.309      ;
; 105.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.103      ; 5.309      ;
; 105.920 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.300      ;
; 105.920 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.300      ;
; 105.925 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.296      ;
; 105.925 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.296      ;
; 105.928 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.290      ;
; 105.928 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.290      ;
; 105.942 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.277      ;
; 105.942 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.277      ;
; 105.946 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.273      ;
; 105.946 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.273      ;
; 105.951 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.270      ;
; 105.951 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.270      ;
; 105.954 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.264      ;
; 105.954 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.098      ; 5.264      ;
; 105.963 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.256      ;
; 105.963 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.256      ;
; 105.968 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.251      ;
; 105.968 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.251      ;
; 105.972 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.247      ;
; 105.972 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.099      ; 5.247      ;
; 105.977 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.243      ;
; 105.977 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.243      ;
; 105.981 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.239      ;
; 105.981 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.100      ; 5.239      ;
; 105.987 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.234      ;
; 105.987 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.101      ; 5.234      ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.098 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.428      ;
; 0.121 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.450      ;
; 0.140 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.469      ;
; 0.179 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.508      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_rx:uart_rx_inst|rx_data[2]   ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_rx:uart_rx_inst|rx_reg1      ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_data[7]   ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_data[5]   ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_data[4]   ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.321      ;
; 0.212 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.332      ;
; 0.249 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.584      ;
; 0.259 ; uart_rx:uart_rx_inst|po_data[1]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.591      ;
; 0.263 ; uart_rx:uart_rx_inst|work_en      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; uart_rx:uart_rx_inst|rx_data[6]   ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; uart_rx:uart_rx_inst|rx_data[3]   ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.596      ;
; 0.268 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.597      ;
; 0.269 ; uart_rx:uart_rx_inst|rx_data[1]   ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; uart_rx:uart_rx_inst|rx_data[0]   ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.603      ;
; 0.275 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.285 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.407      ;
; 0.288 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.290 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.617      ;
; 0.291 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.625      ;
; 0.291 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.620      ;
; 0.291 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.295 ; uart_rx:uart_rx_inst|start_flag   ; uart_rx:uart_rx_inst|work_en                                                                                                              ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.621      ;
; 0.300 ; uart_rx:uart_rx_inst|po_data[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.639      ;
; 0.300 ; uart_rx:uart_rx_inst|baud_cnt[1]  ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_rx:uart_rx_inst|baud_cnt[8]  ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.630      ;
; 0.302 ; uart_rx:uart_rx_inst|po_data[2]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.638      ;
; 0.303 ; tft_pic:tft_pic_inst|wr_addr[1]   ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_rx_inst|po_flag      ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.630      ;
; 0.304 ; tft_pic:tft_pic_inst|wr_addr[3]   ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; tft_pic:tft_pic_inst|wr_addr[5]   ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_rx:uart_rx_inst|baud_cnt[0]  ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_inst|baud_cnt[5]  ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; tft_pic:tft_pic_inst|wr_addr[2]   ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_rx:uart_rx_inst|baud_cnt[10] ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_rx:uart_rx_inst|baud_cnt[9]  ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:uart_rx_inst|baud_cnt[6]  ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:uart_rx_inst|baud_cnt[11] ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; uart_rx:uart_rx_inst|baud_cnt[2]  ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; uart_rx:uart_rx_inst|baud_cnt[3]  ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:uart_rx_inst|baud_cnt[4]  ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.647      ;
; 0.325 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.654      ;
; 0.325 ; tft_pic:tft_pic_inst|wr_addr[6]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.653      ;
; 0.327 ; uart_rx:uart_rx_inst|rx_reg2      ; uart_rx:uart_rx_inst|start_flag                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.660      ;
; 0.336 ; tft_pic:tft_pic_inst|wr_addr[11]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.661      ;
; 0.342 ; uart_rx:uart_rx_inst|bit_cnt[3]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.348 ; uart_rx:uart_rx_inst|baud_cnt[12] ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.354 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.687      ;
; 0.367 ; uart_rx:uart_rx_inst|baud_cnt[7]  ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.487      ;
; 0.374 ; uart_rx:uart_rx_inst|bit_cnt[0]   ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.494      ;
; 0.376 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.395 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.516      ;
; 0.405 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.528      ;
; 0.406 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.529      ;
; 0.407 ; uart_rx:uart_rx_inst|rx_reg3      ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.530      ;
; 0.414 ; uart_rx:uart_rx_inst|bit_cnt[1]   ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.418 ; uart_rx:uart_rx_inst|bit_cnt[2]   ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.419 ; uart_rx:uart_rx_inst|po_data[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.756      ;
; 0.424 ; tft_pic:tft_pic_inst|wr_addr[4]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.756      ;
; 0.433 ; uart_rx:uart_rx_inst|po_data[5]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.767      ;
; 0.436 ; uart_rx:uart_rx_inst|baud_cnt[9]  ; uart_rx:uart_rx_inst|bit_flag                                                                                                             ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.557      ;
; 0.437 ; tft_pic:tft_pic_inst|wr_addr[7]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.770      ;
; 0.442 ; tft_pic:tft_pic_inst|wr_addr[8]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.776      ;
; 0.444 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.777      ;
; 0.445 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.779      ;
; 0.445 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.779      ;
; 0.446 ; tft_pic:tft_pic_inst|wr_addr[12]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.778      ;
; 0.449 ; uart_rx:uart_rx_inst|baud_cnt[1]  ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; tft_pic:tft_pic_inst|wr_addr[1]   ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; tft_pic:tft_pic_inst|wr_addr[0]   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.785      ;
; 0.454 ; uart_rx:uart_rx_inst|baud_cnt[5]  ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; tft_pic:tft_pic_inst|wr_addr[5]   ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]  ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]  ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]  ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]  ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]  ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]  ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]  ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]  ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]  ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]  ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[3]  ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[5]  ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.217 ; tft_pic:tft_pic_inst|rd_addr[13] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.304 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.599      ;
; 0.306 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.606      ;
; 0.314 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.604      ;
; 0.320 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.617      ;
; 0.320 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.610      ;
; 0.345 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.638      ;
; 0.364 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.369 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.380 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.672      ;
; 0.380 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.670      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.751      ;
; 0.456 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.463 ; tft_pic:tft_pic_inst|rd_addr[9]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.762      ;
; 0.467 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.475 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.763      ;
; 0.478 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.774      ;
; 0.479 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.769      ;
; 0.480 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.776      ;
; 0.487 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.789      ;
; 0.488 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.787      ;
; 0.490 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.782      ;
; 0.493 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.784      ;
; 0.494 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.786      ;
; 0.498 ; tft_pic:tft_pic_inst|rd_addr[10] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.788      ;
; 0.502 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.796      ;
; 0.511 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.812      ;
; 0.511 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.810      ;
; 0.514 ; tft_pic:tft_pic_inst|rd_addr[0]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.811      ;
; 0.516 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.812      ;
; 0.516 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.812      ;
; 0.519 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.819      ;
; 0.522 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.825      ;
; 0.528 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.819      ;
; 0.530 ; tft_pic:tft_pic_inst|rd_addr[12] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.820      ;
; 0.530 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.818      ;
; 0.530 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; tft_pic:tft_pic_inst|rd_addr[2]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.825      ;
; 0.536 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; tft_pic:tft_pic_inst|rd_addr[7]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.833      ;
; 0.543 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.544 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.830      ;
; 0.546 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]  ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.838      ;
; 0.558 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.848      ;
; 0.562 ; tft_pic:tft_pic_inst|rd_addr[4]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.851      ;
; 0.566 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.860      ;
; 0.569 ; tft_pic:tft_pic_inst|rd_addr[1]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.863      ;
; 0.577 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.876      ;
; 0.577 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.870      ;
; 0.579 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]  ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]  ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.701      ;
; 0.581 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.878      ;
; 0.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.588 ; tft_ctrl:tft_ctrl_inst|cnt_h[3]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.591 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]  ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; tft_pic:tft_pic_inst|rd_addr[11] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.895      ;
; 0.593 ; tft_pic:tft_pic_inst|rd_addr[8]  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.888      ;
; 0.593 ; tft_pic:tft_pic_inst|rd_addr[6]  ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg1                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg2                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|start_flag                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|work_en                                                                                                              ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                          ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[4]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[8]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[1]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[2]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[3]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[4]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[5]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[6]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[7]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_flag                                                                                                              ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                          ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                           ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                          ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0                     ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1                     ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15                    ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15~portb_re_reg       ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2                     ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3                     ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4                     ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10                    ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11                    ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11~portb_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12~portb_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13                    ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a13~portb_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14                    ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14~portb_re_reg       ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5                     ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6                     ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7                     ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8                     ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8~portb_re_reg        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9                     ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9~portb_re_reg        ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|address_reg_b[0]                 ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|rden_b_store                     ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                          ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                          ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[1]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[7]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|out_address_reg_b[0]             ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a1                     ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10                    ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a11                    ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a12                    ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a14                    ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a15                    ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a5                     ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a6                     ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a7                     ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a8                     ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a9                     ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                           ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                           ;
; 55.354 ; 55.584       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 55.354 ; 55.584       ; 0.230          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ram_block1a10~portb_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 2.720 ; 3.336 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.330 ; -2.944 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.621 ; 3.656 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.059 ; 5.214 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.918 ; 5.024 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 4.465 ; 4.506 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.861 ; 4.953 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 4.938 ; 5.031 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 4.871 ; 4.962 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.059 ; 5.214 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.934 ; 5.053 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.786 ; 4.862 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.521 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 4.172 ; 4.172 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.353 ; 3.416 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.588 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.857 ; 2.879 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.627 ; 2.734 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.890 ; 3.093 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.654 ; 2.734 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.800 ; 2.999 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.929 ; 3.121 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.867 ; 3.058 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 3.038 ; 3.285 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.894 ; 3.067 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.627 ; 2.759 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.892 ; 3.093 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.721 ; 2.783 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.496 ;    ;    ; 4.620 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.383 ;    ;    ; 4.521 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 15.557 ; 0.098 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 98.666 ; 0.186 ; N/A      ; N/A     ; 55.272              ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.557 ; 0.098 ; N/A      ; N/A     ; 9.719               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.601 ; 5.828 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.330 ; -2.944 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.089  ; 8.098  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.412 ; 11.462 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.140 ; 11.090 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.074 ; 10.084 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.019 ; 10.939 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.138 ; 11.062 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.029 ; 10.930 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.412 ; 11.462 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.208 ; 11.097 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.807 ; 10.714 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.276  ; 9.322  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.521  ; 7.395  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.857 ; 2.879 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.627 ; 2.734 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.890 ; 3.093 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.654 ; 2.734 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.800 ; 2.999 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.929 ; 3.121 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.867 ; 3.058 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 3.038 ; 3.285 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.894 ; 3.067 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.627 ; 2.759 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.892 ; 3.093 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.721 ; 2.783 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.688 ;    ;    ; 8.756 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.383 ;    ;    ; 4.521 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 15455    ; 0        ; 0        ; 0        ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 980      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 15455    ; 0        ; 0        ; 0        ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 980      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 224   ; 224  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Dec 18 10:45:29 2022
Info: Command: quartus_sta tft_ram_pic -c tft_ram_pic
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tft_ram_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {vga_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.557               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    98.666               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.722               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.275               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.808               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    99.502               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.719               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.272               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.058               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   105.564               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.098               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):     9.732               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    55.290               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Sun Dec 18 10:45:32 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


