<root><simulation><result_generated_time />2023-05-12 16:50:58<layer><layer_spec />{'B': 1, 'K': 16, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6422528<total_data_size_element />{'W': 512, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 12544, 'I': 16.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [2, 1, 1], 'I': [448, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 14)], [('OX', 4), ('OY', 8)]], [[('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('OY', 14)], [('OX', 4), ('OY', 8)]], [], []]<O />[[], [[('OY', 14), ('K', 2)], [('OX', 4), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('C', 2), ('OX', 2), ('OX', 2)], [('C', 16), ('OX', 7)], []]<I />[[('K', 2), ('K', 4), ('C', 2), ('OX', 2), ('OX', 2)], [('C', 16), ('OX', 7)], []]<O />[[('K', 2), ('K', 4), ('C', 2), ('OX', 2), ('OX', 2), ('C', 16)], [('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [448.0, 4, 7, 1], 'I': [2.0, 8.0, 1.0, 1.0], 'O': [1.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.12, 0.1, 0.0], 'O': [0.5, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.14, 0.0], 'I': [0.12, 0.14, 0.0], 'O': [0.5, 0.14, 0.0]}<effective_mem_size_bit />{'W': [128, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 229376, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 229376, 1605632]}<total_unit_count />{'W': [896, 2, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [2, 2, 1, 1], 'I': [448, 448, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [448.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14336, 3584], [3584, 512], [512, 0]]<I />[[401408, 401408], [401408, 401408], [401408, 0]]<O />[[(6221824, 6422528), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1792, 448], [56, 8], [2, 0]]<I />[[50176, 50176], [6272, 6272], [1568, 0]]<O />[[(777728, 802816), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />6422528<idle />917504</mac_count></basic_info><energy><total_energy />14091126.1<mem_energy_breakdown><W />[0.8, 6.6, 2.7]<I />[35.2, 1243.0, 2088.3]<O />[562.4, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />14039646.2<idle_MAC />45875.2<total />14085521.399999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4663<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.5329<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />13450<latency_cycle_without_data_loading />7168<ideal_computing_cycle />7168<data_loading><load_cycle_total />6282<load_cycle_individual />{'W': [2, 8, 0], 'I': [56, 6272, 0]}<load_cycle_combined />{'W': 8, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-7167], [-6882, -7104], [-7168, -7168]], 'I': [[-7167], [-6993, -888], [-7168, -7168]], 'O': [[-7168], [-7140, -4032], [-4032, -6384]]}<mem_stall_cycle_shared />{'W': [[-7167], [-6882, 0], [0, 0]], 'I': [[-7167], [-6993, 0], [0, 0]], 'O': [[-7168], [-7140, -4032], [-4032, -6384]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [256, 4096, 4096], 'I': [28672, 3211264, 3211264], 'O': [229376, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 7168, 7168], 'I': [64, 7168, 7168], 'O': [1024, 7168, 7168]}<top_ir_loop_size />{'W': [4, 7, 1], 'I': [1, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [4.0, 0.6], [0.6, 0.6]], 'I': [[8.0, 1.0], [448.0, 448.0], [448.0, 448.0]], 'O': [[8.0, 0.2], [224.0, 224.0], [224.0, 224.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [16.0, 4.0], [4.0, 0.6]], 'I': [[8.0, 1.0], [448.0, 448.0], [448.0, 448.0]], 'O': [[8.0, 4.0], [3584.0, 224.0], [224.0, 224.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [4.0, 0.6], [0.6, 0]], 'I': [[8.0, 1.0], [448.0, 448.0], [448.0, 0]], 'O': [[8.0, 0.2], [224.0, 224.0], [224.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [676.0, 672.6], [448.6, 224.0]], 'I': [[8.0, 1.0], [676.0, 672.6], [448.6, 224.0]], 'O': [[8.0, 0.2], [676.0, 672.6], [448.6, 224.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7168], [64, 64, 112], [7168, 7168, 1]], 'I': [[1, 1, 7168], [64, 64, 112], [7168, 7168, 1]], 'O': [[1, 1, 7168], [1024, 1024, 7], [7168, 7168, 1]]}<trans_time_real />{'W': [[0, 1, 7168], [[2, 64, 112], [0, 64, 112]], [[8, 7168, 1], [2, 7168, 1]]], 'I': [[0, 1, 7168], [[1, 64, 112], [56, 64, 112]], [[6272, 7168, 1], [1568, 7168, 1]]], 'O': [[0, 1, 7168], [[4, 1024, 7], [448, 1024, 7]], [[3136, 7168, 1], [784, 7168, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -64], [-7160, -7166]], 'I': [[-1], [-63, -8], [-896, -5600]], 'O': [[-1], [-1020, -576], [-4032, -6384]]}<single_stall_count />{'W': [7167, 111, 0], 'I': [7167, 111, 0], 'O': [7168, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [222, 0], 'I': [6216, 0], 'O': [3136, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-730, -7168], [-4032, -4032]], 1: [[-7168, -7168], [-4032, -7168]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.2<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>