FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LE";
2"CLK";
3"DATA_RDY";
4"DATA";
5"CAEN_BUFF_CNTRL<3>";
6"UN$1$74F164$I47$Q7";
7"GND\G";
8"VCC\G";
9"UN$1$74F164$I49$Q5";
10"UN$1$74F164$I49$Q4";
11"UN$1$74F164$I49$Q3";
12"VCC\G";
13"VCC\G";
14"GND\G";
15"UN$1$74F164$I47$Q2";
16"VCC\G";
17"UN$1$74F164$I47$Q0";
18"UN$1$74F164$I49$Q2";
19"UN$1$74F164$I49$Q6";
20"UN$1$74F164$I49$Q7";
21"UN$1$74F164$I49$Q1";
22"UN$1$74F164$I49$Q0";
23"VCC\G";
24"GND\G";
25"UN$1$74F164$I47$Q3";
26"UN$1$74F164$I47$Q1";
27"VCC\G";
28"GND\G";
29"GND\G";
30"UN$1$74F07$I41$A3";
31"UN$1$74F07$I41$A2";
32"UN$1$74F07$I41$A1";
33"UN$1$74F07$I41$A0";
34"VCC\G";
35"UN$1$CAENBUFFER$I20$INANAL";
36"CAEN_BUFF_CNTRL<2>";
37"CAEN_BUFF_CNTRL<5>";
38"CAEN_BUFF_CNTRL<0>";
39"CAEN_BUFF_CNTRL<4>";
40"CAEN_BUFF_CNTRL<7>";
41"CAEN_BUFF_CNTRL<6>";
42"CAEN_BUFF_CNTRL<1>";
43"UN$1$74F07$I41$Y3";
44"UN$1$PRMA1C05B$I40$CTRLIN";
45"UN$1$74F07$I41$Y0";
46"UN$1$74F07$I41$Y1";
47"UN$1$74F07$I41$Y2";
48"UN$1$PRMA1C05B$I39$CTRLIN";
49"UN$1$PRMA1C05B$I34$CTRLIN";
50"VCC\G";
51"UN$1$CAENBUFFER$I19$INANAL";
52"VCC\G";
53"VCC\G";
54"PULSE_IN_ANAL<4>";
55"PULSE_IN_ANAL<3>";
56"PULSE_IN_ANAL<6>";
57"UN$1$PRMA1C05B$I33$CTRLIN";
58"UN$1$CAENBUFFER$I5$INANAL";
59"UN$1$CAENBUFFER$I18$INANAL";
60"PULSE_IN_ANAL<5>";
61"PULSE_IN_ANAL<2>";
62"PULSE_IN_ANAL<1>";
63"PULSE_IN_ANAL<0>";
64"PULSE_IN_ANAL<11>";
65"PULSE_IN_ANAL<10>";
66"PULSE_IN_ANAL<8>";
67"PULSE_IN_ANAL<9>";
68"SCOPE_OUT_ANAL<7>";
69"SCOPE_OUT_ANAL<4>";
70"CAEN_OUT_ANAL<3>";
71"SCOPE_OUT_ANAL<3>";
72"SCOPE_OUT_ANAL<2>";
73"CAEN_OUT_ANAL<2>";
74"SCOPE_OUT_ANAL<5>";
75"CAEN_OUT_ANAL<4>";
76"CAEN_OUT_ANAL<5>";
77"SCOPE_OUT_ANAL<6>";
78"CAEN_OUT_ANAL<6>";
79"CAEN_OUT_ANAL<7>";
80"CAEN_OUT_ANAL<0>";
81"CAEN_OUT_ANAL<1>";
82"SCOPE_OUT_ANAL<1>";
83"SCOPE_OUT_ANAL<0>";
84"GND\G";
85"PULSE_IN_ANAL<7>";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"83;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"74;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"81;
"OUT_CLIP"
VHDL_MODE"OUT"82;
"CNTRL"
VHDL_MODE"IN"42;
"IN_ANAL"
VHDL_MODE"IN"59;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"73;
"OUT_CLIP"
VHDL_MODE"OUT"72;
"CNTRL"
VHDL_MODE"IN"36;
"IN_ANAL"
VHDL_MODE"IN"51;
"VREF5M"
VHDL_MODE"IN"0;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"80;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"70;
"OUT_CLIP"
VHDL_MODE"OUT"71;
"CNTRL"
VHDL_MODE"IN"5;
"IN_ANAL"
VHDL_MODE"IN"35;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"75;
"OUT_CLIP"
VHDL_MODE"OUT"69;
"CNTRL"
VHDL_MODE"IN"39;
"IN_ANAL"
VHDL_MODE"IN"66;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"76;
"OUT_CLIP"
VHDL_MODE"OUT"74;
"CNTRL"
VHDL_MODE"IN"37;
"IN_ANAL"
VHDL_MODE"IN"67;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"78;
"OUT_CLIP"
VHDL_MODE"OUT"77;
"CNTRL"
VHDL_MODE"IN"41;
"IN_ANAL"
VHDL_MODE"IN"65;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"79;
"OUT_CLIP"
VHDL_MODE"OUT"68;
"CNTRL"
VHDL_MODE"IN"40;
"IN_ANAL"
VHDL_MODE"IN"64;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"63;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"81;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"56;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"85;
%"PRMA1C05B"
"1","(-750,3850)","2","misc","I33";
;
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"0;
"CTRL_OUT"53;
"CTRL_IN"57;
"OUT2"62;
"OUT1"63;
"IN"58;
%"PRMA1C05B"
"1","(-700,3175)","2","misc","I34";
;
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"0;
"CTRL_OUT"52;
"CTRL_IN"49;
"OUT2"55;
"OUT1"61;
"IN"59;
%"RSMD0805"
"1","(-1575,3550)","0","resistors","I35";
;
VALUE"100"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"45;
"B<0>"57;
%"RSMD0805"
"1","(-1575,3450)","0","resistors","I36";
;
VALUE"100"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"47;
"B<0>"48;
%"RSMD0805"
"1","(-1575,3500)","0","resistors","I37";
;
VALUE"100"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"46;
"B<0>"49;
%"RSMD0805"
"1","(-1575,3400)","0","resistors","I38";
;
VALUE"100"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"43;
"B<0>"44;
%"PRMA1C05B"
"1","(-725,2425)","2","misc","I39";
;
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"0;
"CTRL_OUT"50;
"CTRL_IN"48;
"OUT2"60;
"OUT1"54;
"IN"51;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"PRMA1C05B"
"1","(-750,1725)","2","misc","I40";
;
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"0;
"CTRL_OUT"34;
"CTRL_IN"44;
"OUT2"85;
"OUT1"56;
"IN"35;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
CDS_LIB"ttl";
"Y0"45;
"Y1"46;
"Y2"47;
"Y3"43;
"Y4"0;
"Y5"0;
"A0"33;
"A1"32;
"A2"31;
"A3"30;
"A4"0;
"A5"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"28;
"A<0>"27;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"3;
"OE* \B"29;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"30;
"Q2"31;
"Q1"32;
"Q0"33;
"D7"0;
"D6"0;
"D5"0;
"D4"0;
"D3"25;
"D2"15;
"D1"26;
"D0"17;
"GND"28;
"VCC"27;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"24;
"A<0>"23;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"3;
"OE* \B"84;
"Q7"40;
"Q6"41;
"Q5"37;
"Q4"39;
"Q3"5;
"Q2"36;
"Q1"42;
"Q0"38;
"D7"20;
"D6"19;
"D5"9;
"D4"10;
"D3"11;
"D2"18;
"D1"21;
"D0"22;
"GND"24;
"VCC"23;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"16;
"A<0>"14;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"16;
"GND"14;
"Q7"6;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"25;
"Q2"15;
"Q1"26;
"Q0"17;
"CP"2;
"DSB"1;
"MR* \B"13;
"DSA"4;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"12;
"A<0>"7;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"12;
"GND"7;
"Q7"20;
"Q6"19;
"Q5"9;
"Q4"10;
"Q3"11;
"Q2"18;
"Q1"21;
"Q0"22;
"CP"2;
"DSB"1;
"MR* \B"8;
"DSA"6;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"80;
"OUT_CLIP"
VHDL_MODE"OUT"83;
"CNTRL"
VHDL_MODE"IN"38;
"IN_ANAL"
VHDL_MODE"IN"58;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
END.
