https://github.com/stnolting/riscv-gcc-prebuilt?tab=readme-ov-file

./configure --prefix=/opt/riscv  -with-abi=ilp32 -with-arch=rv32im
./configure --prefix=/opt/riscv_ilp32f  -with-abi=ilp32f -with-arch=rv32imf

https://github.com/stnolting/neorv32?tab=readme-ov-file
https://github.com/SpinalHDL/VexRiscv
https://github.com/darklife/darkriscv?tab=readme-ov-file
	0.9 - 1.1 coremark / mhz
	
https://github.com/lowRISC/ibex/
https://github.com/SpinalHDL/VexiiRiscv
https://stnolting.github.io/neorv32/#_instruction_sets_and_extensions
	neorv32 has about 4 cycles per instruction