architecture:
  version: 0.3
  local:
  - attributes:
      block_size: 1
      depth: 64
      latency: 5ns
      n_ports: 2
      technology: 45nm
      width: 16
      word_bits: 16
    class: regfile
    name: System.Chip.PE.pe_spad[0..255]
  - attributes:
      datawidth: 16
      latency: 5ns
      num_pipeline_stages: 2
      technology: 45nm
    class: intmac
    name: System.Chip.PE.mac[0..255]
  - attributes:
      block_size: 64
      depth: 8192
      latency: 5ns
      memory_depth: 8192
      memory_width: 1024
      n_banks: 32
      n_rd_ports: 0
      n_rdwr_ports: 1
      n_wr_ports: 0
      read_bandwidth: 64
      technology: 45nm
      width: 1024
      word_bits: 16
      write_bandwidth: 64
    class: SRAM
    name: System.Chip.shared_glb
  - attributes:
      block_size: 64
      read_bandwidth: 128
      technology: 65nm
      type: LPDDR4
      width: 1024
      word_bits: 16
      write_bandwidth: 128
    class: DRAM
    name: System.DRAM
