#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 22 19:47:03 2022
# Process ID: 949939
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9
# Command line: vivado
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/vivado.log
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ass_proj /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_ent.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_rtl.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute_pipelined.vhd}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files -norecurse /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_simulation
source tb_compute.tcl
open_bd_design {/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files/sim_scripts -ip_user_files_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files -ipstatic_source_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/modelsim} {questa=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/questa} {ies=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/ies} {xcelium=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/xcelium} {vcs=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/vcs} {riviera=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_compute_pipelined [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_design "design_2"
update_compile_order -fileset sources_1
generate_target all [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd]
export_simulation -of_objects [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd] -directory /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files/sim_scripts -ip_user_files_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files -ipstatic_source_dir /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/modelsim} {questa=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/questa} {ies=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/ies} {xcelium=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/xcelium} {vcs=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/vcs} {riviera=/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property FILE_TYPE {VHDL 2008} [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
set_property FILE_TYPE {VHDL 2008} [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/compute_pipelined.vhd]
set_property FILE_TYPE {VHDL 2008} [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
set_property FILE_TYPE {VHDL 2008} [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/compute_rtl.vhd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
update_compile_order -fileset sources_1
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property USED_IN_SYNTHESIS 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
update_compile_order -fileset sources_1
set_property USED_IN_SYNTHESIS 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_compute_pipelined [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_1
file delete -force /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.gen/sources_1/bd/design_1
export_ip_user_files -of_objects  [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2/design_2.bd
file delete -force /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/bd/design_2
file delete -force /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.gen/sources_1/bd/design_2
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property part xc7z020clg484-1 [current_project]
set_property USED_IN_SYNTHESIS 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
set_property USED_IN_SYNTHESIS 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute_pipelined.vhd]
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/ass_proj/ass_proj.srcs/sources_1/imports/oblig9/tb_compute.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top compute_pipelined [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run impl_1
current_design rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top compute [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top compute_pipelined [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
close_sim
