Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Sep 13 14:22:19 2025
| Host         : Nabila_Tasnim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            6           
PDRC-190   Warning   Suboptimally placed synchronized register chain         32          
TIMING-16  Warning   Large setup violation                                   87          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.075     -531.103                    202                16643        0.020        0.000                      0                16643        3.750        0.000                       0                  6709  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.075     -531.103                    202                16451        0.020        0.000                      0                16451        3.750        0.000                       0                  6709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.337        0.000                      0                  192        0.483        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          202  Failing Endpoints,  Worst Slack      -13.075ns,  Total Violation     -531.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.075ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.797ns  (logic 9.913ns (43.483%)  route 12.884ns (56.517%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.024     4.414    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.538 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36/O
                         net (fo=1, routed)           0.000     4.538    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.939 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.178 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20/O[2]
                         net (fo=27, routed)          0.835     6.013    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20_n_5
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.302     6.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19/O
                         net (fo=1, routed)           0.000     6.315    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.865    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267/O[1]
                         net (fo=9, routed)           0.823     8.021    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267_n_6
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.303     8.324 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261/O
                         net (fo=18, routed)          0.678     9.002    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155/O
                         net (fo=4, routed)           0.719     9.845    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.969 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381/O
                         net (fo=1, routed)           0.000     9.969    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.482 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.482    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.599 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.599    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.838 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296/O[2]
                         net (fo=3, routed)           0.744    11.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.301    11.883 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215/O
                         net (fo=2, routed)           0.631    12.513    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.637 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219/O
                         net (fo=1, routed)           0.000    12.637    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.035 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.035    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120/O[0]
                         net (fo=4, routed)           0.603    13.860    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120_n_7
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.159 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_comp/O
                         net (fo=2, routed)           0.587    14.746    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.870 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_comp/O
                         net (fo=1, routed)           0.000    14.870    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.271    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66/O[1]
                         net (fo=4, routed)           0.594    16.199    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66_n_6
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86/O
                         net (fo=1, routed)           0.000    16.502    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.749 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65/O[0]
                         net (fo=1, routed)           0.578    17.327    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65_n_7
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.299    17.626 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48/O
                         net (fo=1, routed)           0.000    17.626    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.027 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.027    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.249 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12/O[0]
                         net (fo=8, routed)           0.737    18.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12_n_7
    SLICE_X44Y67         LUT5 (Prop_lut5_I3_O)        0.299    19.285 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9/O
                         net (fo=29, routed)          0.623    19.908    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9_n_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73/O
                         net (fo=1, routed)           0.000    20.032    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.545 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.545    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.662    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.896    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.219 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105/O[1]
                         net (fo=1, routed)           0.784    22.003    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105_n_6
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.306    22.309 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76/O
                         net (fo=1, routed)           1.114    23.423    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.547 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43/O
                         net (fo=8, routed)           0.487    24.034    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.158 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_2_comp/O
                         net (fo=6, routed)           0.985    25.143    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_2_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    25.267 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_3_comp_1/O
                         net (fo=1, routed)           0.340    25.607    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_3_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    25.731 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.731    system_i/caesar_cipher_accele_0/inst/p_11_out[15]
    SLICE_X39Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.472    12.651    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X39Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    12.657    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -25.731    
  -------------------------------------------------------------------
                         slack                                -13.075    

Slack (VIOLATED) :        -12.987ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.831ns  (logic 9.997ns (43.787%)  route 12.834ns (56.213%))
  Logic Levels:           36  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/Q
                         net (fo=4, routed)           0.869     4.259    system_i/caesar_cipher_accele_0/inst/shift[0]_repN_1
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.383 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38/O
                         net (fo=1, routed)           0.000     4.383    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.933 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.495 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112/O[1]
                         net (fo=15, routed)          0.799     6.294    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112_n_6
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.303     6.597 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335/O
                         net (fo=1, routed)           0.000     6.597    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.129    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.243    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246/O[1]
                         net (fo=6, routed)           0.927     8.503    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246_n_6
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.303     8.806 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247/O
                         net (fo=11, routed)          0.625     9.431    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.555 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389/O
                         net (fo=2, routed)           0.673    10.228    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393/O
                         net (fo=1, routed)           0.000    10.352    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.899 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296/O[2]
                         net (fo=3, routed)           0.783    11.682    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296_n_5
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.302    11.984 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216/O
                         net (fo=1, routed)           0.338    12.322    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140/O[3]
                         net (fo=4, routed)           1.063    13.981    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140_n_4
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.306    14.287 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_comp/O
                         net (fo=2, routed)           0.675    14.962    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.086 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99/O
                         net (fo=1, routed)           0.000    15.086    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.462 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.462    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.785 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66/O[1]
                         net (fo=4, routed)           0.470    16.255    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66_n_6
    SLICE_X59Y61         LUT2 (Prop_lut2_I0_O)        0.306    16.561 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86/O
                         net (fo=1, routed)           0.000    16.561    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.808 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65/O[0]
                         net (fo=1, routed)           0.582    17.390    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65_n_7
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.299    17.689 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48/O
                         net (fo=1, routed)           0.000    17.689    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.090 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.090    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.312 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12/O[0]
                         net (fo=5, routed)           0.680    18.991    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12_n_7
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.299    19.290 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9/O
                         net (fo=30, routed)          0.666    19.956    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9_n_0
    SLICE_X55Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.080 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73/O
                         net (fo=1, routed)           0.000    20.080    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.612 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.612    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.726 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.726    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.840 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.840    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.153 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104/O[3]
                         net (fo=1, routed)           1.172    22.325    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104_n_4
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.306    22.631 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76/O
                         net (fo=1, routed)           0.861    23.491    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.615 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43/O
                         net (fo=8, routed)           0.346    23.961    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    24.085 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_7/O
                         net (fo=1, routed)           0.295    24.381    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_7_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124    24.505 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_3/O
                         net (fo=2, routed)           0.503    25.008    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_3_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    25.132 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_3/O
                         net (fo=2, routed)           0.509    25.641    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_3_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    25.765 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.765    system_i/caesar_cipher_accele_0/inst/p_11_out[7]
    SLICE_X53Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.459    12.638    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X53Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.263    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.031    12.778    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -25.765    
  -------------------------------------------------------------------
                         slack                                -12.987    

Slack (VIOLATED) :        -12.880ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.602ns  (logic 9.913ns (43.860%)  route 12.689ns (56.140%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.024     4.414    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.538 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36/O
                         net (fo=1, routed)           0.000     4.538    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.939 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.178 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20/O[2]
                         net (fo=27, routed)          0.835     6.013    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20_n_5
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.302     6.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19/O
                         net (fo=1, routed)           0.000     6.315    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.865    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267/O[1]
                         net (fo=9, routed)           0.823     8.021    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267_n_6
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.303     8.324 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261/O
                         net (fo=18, routed)          0.678     9.002    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155/O
                         net (fo=4, routed)           0.719     9.845    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.969 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381/O
                         net (fo=1, routed)           0.000     9.969    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.482 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.482    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.599 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.599    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.838 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296/O[2]
                         net (fo=3, routed)           0.744    11.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.301    11.883 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215/O
                         net (fo=2, routed)           0.631    12.513    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.637 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219/O
                         net (fo=1, routed)           0.000    12.637    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.035 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.035    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120/O[0]
                         net (fo=4, routed)           0.603    13.860    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120_n_7
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.159 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_comp/O
                         net (fo=2, routed)           0.587    14.746    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.870 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_comp/O
                         net (fo=1, routed)           0.000    14.870    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.271    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66/O[1]
                         net (fo=4, routed)           0.594    16.199    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66_n_6
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86/O
                         net (fo=1, routed)           0.000    16.502    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.749 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65/O[0]
                         net (fo=1, routed)           0.578    17.327    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65_n_7
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.299    17.626 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48/O
                         net (fo=1, routed)           0.000    17.626    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.027 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.027    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.249 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12/O[0]
                         net (fo=8, routed)           0.737    18.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12_n_7
    SLICE_X44Y67         LUT5 (Prop_lut5_I3_O)        0.299    19.285 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9/O
                         net (fo=29, routed)          0.623    19.908    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9_n_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73/O
                         net (fo=1, routed)           0.000    20.032    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.545 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.545    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.662    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.896    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.219 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105/O[1]
                         net (fo=1, routed)           0.784    22.003    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105_n_6
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.306    22.309 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76/O
                         net (fo=1, routed)           1.114    23.423    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.547 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43/O
                         net (fo=8, routed)           0.496    24.043    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.167 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10/O
                         net (fo=1, routed)           0.415    24.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124    24.706 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3/O
                         net (fo=8, routed)           0.706    25.412    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.536 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.536    system_i/caesar_cipher_accele_0/inst/p_11_out[13]
    SLICE_X37Y67         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.471    12.650    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X37Y67         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[13]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X37Y67         FDRE (Setup_fdre_C_D)        0.031    12.656    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -25.536    
  -------------------------------------------------------------------
                         slack                                -12.880    

Slack (VIOLATED) :        -12.851ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.741ns  (logic 9.997ns (43.961%)  route 12.744ns (56.039%))
  Logic Levels:           36  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/Q
                         net (fo=4, routed)           0.869     4.259    system_i/caesar_cipher_accele_0/inst/shift[0]_repN_1
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.383 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38/O
                         net (fo=1, routed)           0.000     4.383    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.933 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.495 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112/O[1]
                         net (fo=15, routed)          0.799     6.294    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112_n_6
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.303     6.597 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335/O
                         net (fo=1, routed)           0.000     6.597    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.129    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.243    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246/O[1]
                         net (fo=6, routed)           0.927     8.503    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246_n_6
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.303     8.806 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247/O
                         net (fo=11, routed)          0.625     9.431    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.555 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389/O
                         net (fo=2, routed)           0.673    10.228    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393/O
                         net (fo=1, routed)           0.000    10.352    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.899 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296/O[2]
                         net (fo=3, routed)           0.783    11.682    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296_n_5
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.302    11.984 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216/O
                         net (fo=1, routed)           0.338    12.322    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140/O[3]
                         net (fo=4, routed)           1.063    13.981    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140_n_4
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.306    14.287 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_comp/O
                         net (fo=2, routed)           0.675    14.962    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.086 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99/O
                         net (fo=1, routed)           0.000    15.086    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.462 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.462    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.785 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66/O[1]
                         net (fo=4, routed)           0.470    16.255    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66_n_6
    SLICE_X59Y61         LUT2 (Prop_lut2_I0_O)        0.306    16.561 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86/O
                         net (fo=1, routed)           0.000    16.561    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.808 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65/O[0]
                         net (fo=1, routed)           0.582    17.390    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65_n_7
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.299    17.689 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48/O
                         net (fo=1, routed)           0.000    17.689    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.090 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.090    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.312 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12/O[0]
                         net (fo=5, routed)           0.680    18.991    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12_n_7
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.299    19.290 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9/O
                         net (fo=30, routed)          0.666    19.956    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9_n_0
    SLICE_X55Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.080 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73/O
                         net (fo=1, routed)           0.000    20.080    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.612 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.612    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.726 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.726    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.840 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.840    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.153 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104/O[3]
                         net (fo=1, routed)           1.172    22.325    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104_n_4
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.306    22.631 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76/O
                         net (fo=1, routed)           0.861    23.491    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.615 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43/O
                         net (fo=8, routed)           0.346    23.961    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    24.085 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_7/O
                         net (fo=1, routed)           0.295    24.381    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_7_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124    24.505 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_3/O
                         net (fo=2, routed)           0.503    25.008    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_3_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    25.132 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_3/O
                         net (fo=2, routed)           0.419    25.551    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_3_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.124    25.675 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.675    system_i/caesar_cipher_accele_0/inst/p_11_out[6]
    SLICE_X50Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.459    12.638    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X50Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[6]/C
                         clock pessimism              0.263    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)        0.077    12.824    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -25.675    
  -------------------------------------------------------------------
                         slack                                -12.851    

Slack (VIOLATED) :        -12.837ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.558ns  (logic 9.913ns (43.945%)  route 12.645ns (56.055%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.024     4.414    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.538 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36/O
                         net (fo=1, routed)           0.000     4.538    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.939 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.178 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20/O[2]
                         net (fo=27, routed)          0.835     6.013    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20_n_5
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.302     6.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19/O
                         net (fo=1, routed)           0.000     6.315    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.865    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267/O[1]
                         net (fo=9, routed)           0.823     8.021    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267_n_6
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.303     8.324 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261/O
                         net (fo=18, routed)          0.678     9.002    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155/O
                         net (fo=4, routed)           0.719     9.845    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.969 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381/O
                         net (fo=1, routed)           0.000     9.969    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.482 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.482    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.599 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.599    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.838 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296/O[2]
                         net (fo=3, routed)           0.744    11.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.301    11.883 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215/O
                         net (fo=2, routed)           0.631    12.513    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.637 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219/O
                         net (fo=1, routed)           0.000    12.637    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.035 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.035    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120/O[0]
                         net (fo=4, routed)           0.603    13.860    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120_n_7
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.159 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_comp/O
                         net (fo=2, routed)           0.587    14.746    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.870 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_comp/O
                         net (fo=1, routed)           0.000    14.870    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.271    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66/O[1]
                         net (fo=4, routed)           0.594    16.199    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66_n_6
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86/O
                         net (fo=1, routed)           0.000    16.502    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.749 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65/O[0]
                         net (fo=1, routed)           0.578    17.327    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65_n_7
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.299    17.626 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48/O
                         net (fo=1, routed)           0.000    17.626    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.027 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.027    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.249 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12/O[0]
                         net (fo=8, routed)           0.737    18.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12_n_7
    SLICE_X44Y67         LUT5 (Prop_lut5_I3_O)        0.299    19.285 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9/O
                         net (fo=29, routed)          0.623    19.908    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9_n_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73/O
                         net (fo=1, routed)           0.000    20.032    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.545 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.545    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.662    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.896    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.219 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105/O[1]
                         net (fo=1, routed)           0.784    22.003    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105_n_6
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.306    22.309 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76/O
                         net (fo=1, routed)           1.114    23.423    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.547 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43/O
                         net (fo=8, routed)           0.484    24.031    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I3_O)        0.124    24.155 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_4_comp/O
                         net (fo=7, routed)           0.652    24.807    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_4_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I3_O)        0.124    24.931 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_3_comp_3/O
                         net (fo=1, routed)           0.437    25.368    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_3_n_0_repN
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    25.492 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[14]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    25.492    system_i/caesar_cipher_accele_0/inst/p_11_out[14]
    SLICE_X39Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.472    12.651    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X39Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[14]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029    12.655    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -25.492    
  -------------------------------------------------------------------
                         slack                                -12.837    

Slack (VIOLATED) :        -12.817ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.661ns  (logic 9.873ns (43.567%)  route 12.788ns (56.433%))
  Logic Levels:           35  (CARRY4=18 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/Q
                         net (fo=4, routed)           0.869     4.259    system_i/caesar_cipher_accele_0/inst/shift[0]_repN_1
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.383 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38/O
                         net (fo=1, routed)           0.000     4.383    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.933 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.495 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112/O[1]
                         net (fo=15, routed)          0.799     6.294    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112_n_6
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.303     6.597 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335/O
                         net (fo=1, routed)           0.000     6.597    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.129    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.243    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246/O[1]
                         net (fo=6, routed)           0.927     8.503    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246_n_6
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.303     8.806 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247/O
                         net (fo=11, routed)          0.625     9.431    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.555 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389/O
                         net (fo=2, routed)           0.673    10.228    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393/O
                         net (fo=1, routed)           0.000    10.352    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.899 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296/O[2]
                         net (fo=3, routed)           0.783    11.682    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296_n_5
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.302    11.984 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216/O
                         net (fo=1, routed)           0.338    12.322    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140/O[3]
                         net (fo=4, routed)           1.063    13.981    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140_n_4
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.306    14.287 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_comp/O
                         net (fo=2, routed)           0.675    14.962    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.086 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99/O
                         net (fo=1, routed)           0.000    15.086    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.462 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.462    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.785 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66/O[1]
                         net (fo=4, routed)           0.470    16.255    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66_n_6
    SLICE_X59Y61         LUT2 (Prop_lut2_I0_O)        0.306    16.561 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86/O
                         net (fo=1, routed)           0.000    16.561    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.808 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65/O[0]
                         net (fo=1, routed)           0.582    17.390    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65_n_7
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.299    17.689 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48/O
                         net (fo=1, routed)           0.000    17.689    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.090 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.090    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.312 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12/O[0]
                         net (fo=5, routed)           0.680    18.991    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12_n_7
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.299    19.290 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9/O
                         net (fo=30, routed)          0.666    19.956    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9_n_0
    SLICE_X55Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.080 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73/O
                         net (fo=1, routed)           0.000    20.080    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.612 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.612    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.726 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.726    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.840 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.840    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.153 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104/O[3]
                         net (fo=1, routed)           1.172    22.325    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104_n_4
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.306    22.631 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76/O
                         net (fo=1, routed)           0.861    23.491    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.615 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43/O
                         net (fo=8, routed)           0.715    24.330    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I3_O)        0.124    24.454 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_4_comp/O
                         net (fo=6, routed)           0.599    25.053    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_4_n_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.124    25.177 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_2_comp/O
                         net (fo=1, routed)           0.294    25.471    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.124    25.595 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.595    system_i/caesar_cipher_accele_0/inst/p_11_out[5]
    SLICE_X51Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.459    12.638    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism              0.263    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)        0.032    12.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -25.595    
  -------------------------------------------------------------------
                         slack                                -12.817    

Slack (VIOLATED) :        -12.803ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.523ns  (logic 9.913ns (44.012%)  route 12.610ns (55.988%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.024     4.414    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.538 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36/O
                         net (fo=1, routed)           0.000     4.538    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.939 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.178 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20/O[2]
                         net (fo=27, routed)          0.835     6.013    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20_n_5
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.302     6.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19/O
                         net (fo=1, routed)           0.000     6.315    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.865    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267/O[1]
                         net (fo=9, routed)           0.823     8.021    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267_n_6
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.303     8.324 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261/O
                         net (fo=18, routed)          0.678     9.002    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155/O
                         net (fo=4, routed)           0.719     9.845    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.969 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381/O
                         net (fo=1, routed)           0.000     9.969    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.482 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.482    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.599 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.599    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.838 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296/O[2]
                         net (fo=3, routed)           0.744    11.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.301    11.883 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215/O
                         net (fo=2, routed)           0.631    12.513    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.637 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219/O
                         net (fo=1, routed)           0.000    12.637    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.035 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.035    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120/O[0]
                         net (fo=4, routed)           0.603    13.860    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120_n_7
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.159 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_comp/O
                         net (fo=2, routed)           0.587    14.746    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.870 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_comp/O
                         net (fo=1, routed)           0.000    14.870    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.271    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66/O[1]
                         net (fo=4, routed)           0.594    16.199    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66_n_6
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86/O
                         net (fo=1, routed)           0.000    16.502    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.749 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65/O[0]
                         net (fo=1, routed)           0.578    17.327    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65_n_7
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.299    17.626 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48/O
                         net (fo=1, routed)           0.000    17.626    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.027 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.027    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.249 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12/O[0]
                         net (fo=8, routed)           0.737    18.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12_n_7
    SLICE_X44Y67         LUT5 (Prop_lut5_I3_O)        0.299    19.285 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9/O
                         net (fo=29, routed)          0.623    19.908    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9_n_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73/O
                         net (fo=1, routed)           0.000    20.032    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.545 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.545    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.662    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.896    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.219 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105/O[1]
                         net (fo=1, routed)           0.784    22.003    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105_n_6
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.306    22.309 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76/O
                         net (fo=1, routed)           1.114    23.423    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.547 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43/O
                         net (fo=8, routed)           0.496    24.043    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.167 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10/O
                         net (fo=1, routed)           0.415    24.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124    24.706 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3/O
                         net (fo=8, routed)           0.627    25.333    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    25.457 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    25.457    system_i/caesar_cipher_accele_0/inst/p_11_out[10]
    SLICE_X37Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.472    12.651    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X37Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[10]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)        0.029    12.655    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -25.457    
  -------------------------------------------------------------------
                         slack                                -12.803    

Slack (VIOLATED) :        -12.691ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.463ns  (logic 9.913ns (44.130%)  route 12.550ns (55.870%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.024     4.414    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.538 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36/O
                         net (fo=1, routed)           0.000     4.538    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_36_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.939 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_14_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.178 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20/O[2]
                         net (fo=27, routed)          0.835     6.013    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_20_n_5
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.302     6.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19/O
                         net (fo=1, routed)           0.000     6.315    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_19_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.865    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_16_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267/O[1]
                         net (fo=9, routed)           0.823     8.021    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_267_n_6
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.303     8.324 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261/O
                         net (fo=18, routed)          0.678     9.002    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_261_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.126 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155/O
                         net (fo=4, routed)           0.719     9.845    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_155_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.969 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381/O
                         net (fo=1, routed)           0.000     9.969    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_381_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.482 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.482    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_292_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.599 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.599    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_297_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.838 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296/O[2]
                         net (fo=3, routed)           0.744    11.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_296_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.301    11.883 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215/O
                         net (fo=2, routed)           0.631    12.513    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_215_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.637 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219/O
                         net (fo=1, routed)           0.000    12.637    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_219_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.035 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.035    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_140_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120/O[0]
                         net (fo=4, routed)           0.603    13.860    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_120_n_7
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.159 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_comp/O
                         net (fo=2, routed)           0.587    14.746    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_95_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.870 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_comp/O
                         net (fo=1, routed)           0.000    14.870    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_99_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.271    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_67_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66/O[1]
                         net (fo=4, routed)           0.594    16.199    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_66_n_6
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86/O
                         net (fo=1, routed)           0.000    16.502    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_86_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.749 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65/O[0]
                         net (fo=1, routed)           0.578    17.327    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_65_n_7
    SLICE_X44Y65         LUT4 (Prop_lut4_I3_O)        0.299    17.626 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48/O
                         net (fo=1, routed)           0.000    17.626    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_48_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.027 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.027    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]_i_21_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.249 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12/O[0]
                         net (fo=8, routed)           0.737    18.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[12]_i_12_n_7
    SLICE_X44Y67         LUT5 (Prop_lut5_I3_O)        0.299    19.285 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9/O
                         net (fo=29, routed)          0.623    19.908    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[12]_i_9_n_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73/O
                         net (fo=1, routed)           0.000    20.032    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_73_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.545 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.545    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_42_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.662    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_103_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.779    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_106_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.896    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_104_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.219 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105/O[1]
                         net (fo=1, routed)           0.784    22.003    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[15]_i_105_n_6
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.306    22.309 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76/O
                         net (fo=1, routed)           1.114    23.423    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_76_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.547 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43/O
                         net (fo=8, routed)           0.496    24.043    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[15]_i_43_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.167 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10/O
                         net (fo=1, routed)           0.415    24.582    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_10_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124    24.706 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3/O
                         net (fo=8, routed)           0.567    25.273    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    25.397 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000    25.397    system_i/caesar_cipher_accele_0/inst/p_11_out[11]
    SLICE_X36Y65         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.473    12.652    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X36Y65         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.079    12.706    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -25.397    
  -------------------------------------------------------------------
                         slack                                -12.691    

Slack (VIOLATED) :        -12.663ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.381ns  (logic 9.448ns (42.214%)  route 12.933ns (57.786%))
  Logic Levels:           36  (CARRY4=19 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X51Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[3]/Q
                         net (fo=13, routed)          1.214     4.604    system_i/caesar_cipher_accele_0/inst/shift[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.728 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_53/O
                         net (fo=1, routed)           0.000     4.728    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_53_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.260    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_20_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_123/O[1]
                         net (fo=14, routed)          0.655     6.249    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_123_n_6
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.303     6.552 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_343/O
                         net (fo=1, routed)           0.000     6.552    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_343_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.065 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.065    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_267_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_256_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.401 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_258/O[0]
                         net (fo=7, routed)           0.748     8.150    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_258_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295     8.445 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_257/O
                         net (fo=12, routed)          0.851     9.295    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_257_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.419 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_152/O
                         net (fo=4, routed)           0.651    10.070    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_152_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.455 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_292/CO[3]
                         net (fo=1, routed)           0.000    10.455    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_292_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.569    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_297_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.808 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_296/O[2]
                         net (fo=3, routed)           0.805    11.613    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_296_n_5
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.302    11.915 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_215/O
                         net (fo=2, routed)           0.555    12.471    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_215_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    12.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_140/O[3]
                         net (fo=3, routed)           0.813    13.731    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_140_n_4
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.307    14.038 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_141/O
                         net (fo=2, routed)           0.170    14.208    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_141_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.332 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_96/O
                         net (fo=2, routed)           0.653    14.985    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_96_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    15.109 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_100/O
                         net (fo=1, routed)           0.000    15.109    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_100_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.507 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.507    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_67_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.841 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_66/O[1]
                         net (fo=4, routed)           0.522    16.363    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_66_n_6
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.303    16.666 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_86/O
                         net (fo=1, routed)           0.000    16.666    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_86_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    16.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_65/O[0]
                         net (fo=1, routed)           0.569    17.487    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_65_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I3_O)        0.295    17.782 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_48/O
                         net (fo=1, routed)           0.000    17.782    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_48_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.037 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_21/O[3]
                         net (fo=8, routed)           1.002    19.039    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[19]_i_21_n_4
    SLICE_X41Y64         LUT6 (Prop_lut6_I5_O)        0.307    19.346 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[20]_i_8/O
                         net (fo=29, routed)          0.642    19.988    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[20]_i_8_n_0
    SLICE_X43Y63         LUT3 (Prop_lut3_I0_O)        0.124    20.112 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_73/O
                         net (fo=1, routed)           0.000    20.112    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_73_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.644 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.644    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_42_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.758    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_103_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.872    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_106_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.986 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.986    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_104_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.100 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    21.100    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_105_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.434 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_101/O[1]
                         net (fo=1, routed)           0.965    22.398    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[23]_i_101_n_6
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.303    22.701 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_74/O
                         net (fo=5, routed)           0.801    23.503    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_74_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    23.627 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_43/O
                         net (fo=7, routed)           0.545    24.172    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[23]_i_43_n_0
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.124    24.296 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_4_comp_1/O
                         net (fo=6, routed)           0.619    24.916    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[19]_i_4_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I1_O)        0.124    25.040 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[21]_i_2_comp/O
                         net (fo=1, routed)           0.151    25.191    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[21]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.315    system_i/caesar_cipher_accele_0/inst/p_11_out[21]
    SLICE_X43Y71         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.467    12.646    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[21]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.031    12.652    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -25.315    
  -------------------------------------------------------------------
                         slack                                -12.663    

Slack (VIOLATED) :        -12.650ns  (required time - arrival time)
  Source:                 system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.542ns  (logic 9.873ns (43.799%)  route 12.669ns (56.201%))
  Logic Levels:           35  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.640     2.934    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  system_i/caesar_cipher_accele_0/inst/shift_amount_reg[0]_replica_1/Q
                         net (fo=4, routed)           0.869     4.259    system_i/caesar_cipher_accele_0/inst/shift[0]_repN_1
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.383 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38/O
                         net (fo=1, routed)           0.000     4.383    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_38_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.933 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_14_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_20_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_123_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.495 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112/O[1]
                         net (fo=15, routed)          0.799     6.294    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_112_n_6
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.303     6.597 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335/O
                         net (fo=1, routed)           0.000     6.597    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_335_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.129 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.129    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_256_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.243    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_258_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246/O[1]
                         net (fo=6, routed)           0.927     8.503    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_246_n_6
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.303     8.806 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247/O
                         net (fo=11, routed)          0.625     9.431    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_247_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.555 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389/O
                         net (fo=2, routed)           0.673    10.228    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_389_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393/O
                         net (fo=1, routed)           0.000    10.352    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_393_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.899 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296/O[2]
                         net (fo=3, routed)           0.783    11.682    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_296_n_5
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.302    11.984 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216/O
                         net (fo=1, routed)           0.338    12.322    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_216_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.918 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140/O[3]
                         net (fo=4, routed)           1.063    13.981    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_140_n_4
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.306    14.287 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_comp/O
                         net (fo=2, routed)           0.675    14.962    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_95_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.086 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99/O
                         net (fo=1, routed)           0.000    15.086    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_99_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.462 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.462    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_67_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.785 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66/O[1]
                         net (fo=4, routed)           0.470    16.255    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_66_n_6
    SLICE_X59Y61         LUT2 (Prop_lut2_I0_O)        0.306    16.561 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86/O
                         net (fo=1, routed)           0.000    16.561    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_86_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.808 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65/O[0]
                         net (fo=1, routed)           0.582    17.390    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_65_n_7
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.299    17.689 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48/O
                         net (fo=1, routed)           0.000    17.689    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_48_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.090 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.090    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[3]_i_21_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.312 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12/O[0]
                         net (fo=5, routed)           0.680    18.991    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]_i_12_n_7
    SLICE_X56Y63         LUT5 (Prop_lut5_I3_O)        0.299    19.290 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9/O
                         net (fo=30, routed)          0.666    19.956    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_9_n_0
    SLICE_X55Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.080 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73/O
                         net (fo=1, routed)           0.000    20.080    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_73_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.612 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.612    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.726 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.726    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_103_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.840 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    20.840    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_106_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.153 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104/O[3]
                         net (fo=1, routed)           1.172    22.325    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[7]_i_104_n_4
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.306    22.631 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76/O
                         net (fo=1, routed)           0.861    23.491    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_76_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.615 f  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43/O
                         net (fo=8, routed)           0.483    24.098    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[7]_i_43_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.222 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_5_comp/O
                         net (fo=4, routed)           0.702    24.924    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[3]_i_5_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.124    25.048 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_2/O
                         net (fo=1, routed)           0.304    25.352    system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_2_n_0
    SLICE_X50Y66         LUT4 (Prop_lut4_I0_O)        0.124    25.476 r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    25.476    system_i/caesar_cipher_accele_0/inst/p_11_out[4]
    SLICE_X50Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.459    12.638    system_i/caesar_cipher_accele_0/inst/clk
    SLICE_X50Y66         FDRE                                         r  system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism              0.263    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X50Y66         FDRE (Setup_fdre_C_D)        0.079    12.826    system_i/caesar_cipher_accele_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -25.476    
  -------------------------------------------------------------------
                         slack                                -12.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.299%)  route 0.191ns (50.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.558     0.894    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X53Y46         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.226    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[43]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.271 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.271    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[13]
    SLICE_X49Y46         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.829     1.195    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X49Y46         FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.091     1.251    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.554     0.890    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y35         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/Q
                         net (fo=1, routed)           0.157     1.195    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[29]
    SLICE_X49Y35         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.824     1.190    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y35         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.017     1.172    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.229%)  route 0.218ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.554     0.890    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/Q
                         net (fo=1, routed)           0.218     1.249    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[30]
    SLICE_X45Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.824     1.190    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.070     1.225    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.238%)  route 0.159ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.557     0.893    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y41         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.159     1.199    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[17]
    SLICE_X48Y42         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.828     1.194    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X48Y42         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.016     1.175    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.644%)  route 0.200ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.591     0.927    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X29Y49         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.200     1.267    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.048     1.315 r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.315    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[22]
    SLICE_X29Y50         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.845     1.211    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X29Y50         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.107     1.288    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.808%)  route 0.222ns (61.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.583     0.919    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X59Y46         FDRE                                         r  system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.222     1.282    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/Q[16]
    SLICE_X56Y50         FDRE                                         r  system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.848     1.214    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X56Y50         FDRE                                         r  system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[21]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.070     1.254    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.203%)  route 0.219ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.554     0.890    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.219     1.249    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[29]
    SLICE_X45Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.824     1.190    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y36         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.066     1.221    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.479%)  route 0.480ns (74.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.554     0.890    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y64         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[29]/Q
                         net (fo=1, routed)           0.480     1.533    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB36_X2Y8          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.871     1.237    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.030     1.207    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.296     1.503    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.640%)  route 0.234ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.559     0.895    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X51Y48         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/Q
                         net (fo=1, routed)           0.234     1.269    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[21]
    SLICE_X42Y47         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.830     1.196    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X42Y47         FDRE                                         r  system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.076     1.237    system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.681%)  route 0.206ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.551     0.887    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y31         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=1, routed)           0.206     1.233    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[21]
    SLICE_X49Y32         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.821     1.187    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y32         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.047     1.199    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y43    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y43    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y43    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y43    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y47    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y35    system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.718ns (23.271%)  route 2.367ns (76.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.539     6.036    <hidden>
    SLICE_X32Y26         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.480    12.660    <hidden>
    SLICE_X32Y26         FDPE                                         r  <hidden>
                         clock pessimism              0.230    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X32Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    12.374    <hidden>
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.331    <hidden>
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.331    <hidden>
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.331    <hidden>
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.331    <hidden>
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X33Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X33Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X33Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.331    <hidden>
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X32Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X32Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X32Y27         FDCE (Recov_fdce_C_CLR)     -0.361    12.375    <hidden>
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X32Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X32Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X32Y27         FDCE (Recov_fdce_C_CLR)     -0.361    12.375    <hidden>
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X32Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X32Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X32Y27         FDCE (Recov_fdce_C_CLR)     -0.361    12.375    <hidden>
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.718ns (23.911%)  route 2.285ns (76.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.657     2.951    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  <hidden>
                         net (fo=2, routed)           0.828     4.198    <hidden>
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.299     4.497 f  <hidden>
                         net (fo=33, routed)          1.457     5.954    <hidden>
    SLICE_X32Y27         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.481    12.660    <hidden>
    SLICE_X32Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X32Y27         FDCE (Recov_fdce_C_CLR)     -0.361    12.375    <hidden>
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.553     0.889    <hidden>
    SLICE_X39Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  <hidden>
                         net (fo=2, routed)           0.063     1.093    <hidden>
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.138 f  <hidden>
                         net (fo=32, routed)          0.180     1.317    <hidden>
    SLICE_X38Y29         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.818     1.184    <hidden>
    SLICE_X38Y29         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.907%)  route 0.228ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.583     0.919    <hidden>
    SLICE_X28Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  <hidden>
                         net (fo=2, routed)           0.097     1.157    <hidden>
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.202 f  <hidden>
                         net (fo=32, routed)          0.131     1.333    <hidden>
    SLICE_X29Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.849     1.215    <hidden>
    SLICE_X29Y31         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.932    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.907%)  route 0.228ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.583     0.919    <hidden>
    SLICE_X28Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  <hidden>
                         net (fo=2, routed)           0.097     1.157    <hidden>
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.202 f  <hidden>
                         net (fo=32, routed)          0.131     1.333    <hidden>
    SLICE_X29Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.849     1.215    <hidden>
    SLICE_X29Y31         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.932    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.907%)  route 0.228ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.583     0.919    <hidden>
    SLICE_X28Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  <hidden>
                         net (fo=2, routed)           0.097     1.157    <hidden>
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.202 f  <hidden>
                         net (fo=32, routed)          0.131     1.333    <hidden>
    SLICE_X29Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.849     1.215    <hidden>
    SLICE_X29Y31         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.932    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.907%)  route 0.228ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.583     0.919    <hidden>
    SLICE_X28Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  <hidden>
                         net (fo=2, routed)           0.097     1.157    <hidden>
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.202 f  <hidden>
                         net (fo=32, routed)          0.131     1.333    <hidden>
    SLICE_X29Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.849     1.215    <hidden>
    SLICE_X29Y31         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.932    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.496    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.124ns (9.999%)  route 1.116ns (90.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.116     1.116    system_i/processing_system7_0_FCLK_RESET0_N
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.240 r  system_i/rst_ps7_0_100M_i_1/O
                         net (fo=1, routed)           0.000     1.240    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X46Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.476     2.655    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X46Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.045ns (8.804%)  route 0.466ns (91.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.466     0.466    system_i/processing_system7_0_FCLK_RESET0_N
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.511 r  system_i/rst_ps7_0_100M_i_1/O
                         net (fo=1, routed)           0.000     0.511    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X46Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.822     1.188    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X46Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 0.608ns (7.631%)  route 7.360ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.918    10.908    <hidden>
    SLICE_X38Y30         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.484     2.663    <hidden>
    SLICE_X38Y30         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 0.608ns (7.631%)  route 7.360ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.918    10.908    <hidden>
    SLICE_X38Y30         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.484     2.663    <hidden>
    SLICE_X38Y30         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 0.608ns (7.631%)  route 7.360ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.918    10.908    <hidden>
    SLICE_X39Y30         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.484     2.663    <hidden>
    SLICE_X39Y30         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 0.608ns (7.631%)  route 7.360ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.918    10.908    <hidden>
    SLICE_X39Y30         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.484     2.663    <hidden>
    SLICE_X39Y30         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 0.608ns (8.682%)  route 6.395ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          1.954     9.943    <hidden>
    SLICE_X32Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.485     2.664    <hidden>
    SLICE_X32Y31         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 0.608ns (8.682%)  route 6.395ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.441     7.837    system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.152     7.989 f  system_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          1.954     9.943    <hidden>
    SLICE_X32Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.485     2.664    <hidden>
    SLICE_X32Y31         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 0.608ns (10.510%)  route 5.177ns (89.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.062     7.458    system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y37         LUT1 (Prop_lut1_I0_O)        0.152     7.610 f  system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.115     8.725    <hidden>
    SLICE_X27Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.562     2.741    <hidden>
    SLICE_X27Y31         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 0.608ns (10.510%)  route 5.177ns (89.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.062     7.458    system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y37         LUT1 (Prop_lut1_I0_O)        0.152     7.610 f  system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.115     8.725    <hidden>
    SLICE_X27Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.562     2.741    <hidden>
    SLICE_X27Y31         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 0.608ns (10.643%)  route 5.104ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.062     7.458    system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y37         LUT1 (Prop_lut1_I0_O)        0.152     7.610 f  system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.043     8.652    <hidden>
    SLICE_X19Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.570     2.749    <hidden>
    SLICE_X19Y31         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 0.608ns (10.643%)  route 5.104ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.646     2.940    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y86         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.062     7.458    system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X24Y37         LUT1 (Prop_lut1_I0_O)        0.152     7.610 f  system_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.043     8.652    <hidden>
    SLICE_X19Y31         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        1.570     2.749    <hidden>
    SLICE_X19Y31         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.562     0.898    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X48Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/Q
                         net (fo=1, routed)           0.119     1.145    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[13]
    SLICE_X48Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.830     1.196    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X48Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][13]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y47         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.119     1.146    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[1]
    SLICE_X39Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.830     1.196    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X39Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.426%)  route 0.121ns (48.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.121     1.147    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[19]
    SLICE_X39Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X39Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][19]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.426%)  route 0.121ns (48.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.121     1.147    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[4]
    SLICE_X37Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X37Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.426%)  route 0.121ns (48.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.565     0.901    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.121     1.149    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[17]
    SLICE_X35Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.826     1.192    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X35Y50         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][17]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.558     0.894    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X32Y53         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.113     1.155    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[11]
    SLICE_X32Y54         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X32Y54         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][11]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.558     0.894    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X34Y53         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.113     1.155    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[16]
    SLICE_X34Y54         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.825     1.191    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X34Y54         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][16]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.559     0.895    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X50Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.113     1.156    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[12]
    SLICE_X50Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.826     1.192    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X50Y49         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][12]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.559     0.895    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X34Y51         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.113     1.156    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[5]
    SLICE_X34Y52         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.826     1.192    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X34Y52         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.563     0.899    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X36Y47         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.113     1.160    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/async_path_bit[14]
    SLICE_X36Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6710, routed)        0.830     1.196    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/dest_clk
    SLICE_X36Y48         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/syncstages_ff_reg[0][14]/C





