
AIGO_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08008658  08008658  00018658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a64  08008a64  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008a64  08008a64  00018a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a6c  08008a6c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a6c  08008a6c  00018a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a70  08008a70  00018a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008a74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000004fc  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006d8  200006d8  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fa9f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000249b  00000000  00000000  0002fcab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d98  00000000  00000000  00032148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ca0  00000000  00000000  00032ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000227a9  00000000  00000000  00033b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f536  00000000  00000000  00056329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ccaec  00000000  00000000  0006585f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013234b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004950  00000000  00000000  001323a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800863c 	.word	0x0800863c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800863c 	.word	0x0800863c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <MX_DMA_Init+0x4c>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	4a0f      	ldr	r2, [pc, #60]	; (8000eec <MX_DMA_Init+0x4c>)
 8000eb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <MX_DMA_Init+0x4c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2039      	movs	r0, #57	; 0x39
 8000ec8:	f001 fa11 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000ecc:	2039      	movs	r0, #57	; 0x39
 8000ece:	f001 fa2a 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2045      	movs	r0, #69	; 0x45
 8000ed8:	f001 fa09 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000edc:	2045      	movs	r0, #69	; 0x45
 8000ede:	f001 fa22 	bl	8002326 <HAL_NVIC_EnableIRQ>

}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800

08000ef0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08c      	sub	sp, #48	; 0x30
 8000ef4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
 8000f04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
 8000f0a:	4b68      	ldr	r3, [pc, #416]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a67      	ldr	r2, [pc, #412]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f10:	f043 0310 	orr.w	r3, r3, #16
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b65      	ldr	r3, [pc, #404]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f003 0310 	and.w	r3, r3, #16
 8000f1e:	61bb      	str	r3, [r7, #24]
 8000f20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	4b61      	ldr	r3, [pc, #388]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	4a60      	ldr	r2, [pc, #384]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	6313      	str	r3, [r2, #48]	; 0x30
 8000f32:	4b5e      	ldr	r3, [pc, #376]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	617b      	str	r3, [r7, #20]
 8000f3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	4b5a      	ldr	r3, [pc, #360]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	4a59      	ldr	r2, [pc, #356]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4e:	4b57      	ldr	r3, [pc, #348]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	4b53      	ldr	r3, [pc, #332]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a52      	ldr	r2, [pc, #328]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b50      	ldr	r3, [pc, #320]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	4b4c      	ldr	r3, [pc, #304]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	4a4b      	ldr	r2, [pc, #300]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	6313      	str	r3, [r2, #48]	; 0x30
 8000f86:	4b49      	ldr	r3, [pc, #292]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	4b45      	ldr	r3, [pc, #276]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a44      	ldr	r2, [pc, #272]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b42      	ldr	r3, [pc, #264]	; (80010ac <MX_GPIO_Init+0x1bc>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2138      	movs	r1, #56	; 0x38
 8000fb2:	483f      	ldr	r0, [pc, #252]	; (80010b0 <MX_GPIO_Init+0x1c0>)
 8000fb4:	f001 ff70 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fbe:	483d      	ldr	r0, [pc, #244]	; (80010b4 <MX_GPIO_Init+0x1c4>)
 8000fc0:	f001 ff6a 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	483a      	ldr	r0, [pc, #232]	; (80010b4 <MX_GPIO_Init+0x1c4>)
 8000fca:	f001 ff65 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000fd4:	4838      	ldr	r0, [pc, #224]	; (80010b8 <MX_GPIO_Init+0x1c8>)
 8000fd6:	f001 ff5f 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 6171 	mov.w	r1, #3856	; 0xf10
 8000fe0:	4836      	ldr	r0, [pc, #216]	; (80010bc <MX_GPIO_Init+0x1cc>)
 8000fe2:	f001 ff59 	bl	8002e98 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PE4 PE5 */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8000fe6:	2338      	movs	r3, #56	; 0x38
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	482c      	ldr	r0, [pc, #176]	; (80010b0 <MX_GPIO_Init+0x1c0>)
 8000ffe:	f001 fdaf 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|OTG_FS_PowerSwitchOn_Pin;
 8001002:	f242 0301 	movw	r3, #8193	; 0x2001
 8001006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001008:	2301      	movs	r3, #1
 800100a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	4619      	mov	r1, r3
 800101a:	4826      	ldr	r0, [pc, #152]	; (80010b4 <MX_GPIO_Init+0x1c4>)
 800101c:	f001 fda0 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001020:	2304      	movs	r3, #4
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001024:	2300      	movs	r3, #0
 8001026:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	4821      	ldr	r0, [pc, #132]	; (80010b8 <MX_GPIO_Init+0x1c8>)
 8001034:	f001 fd94 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001038:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800103c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103e:	2301      	movs	r3, #1
 8001040:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001046:	2300      	movs	r3, #0
 8001048:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	f107 031c 	add.w	r3, r7, #28
 800104e:	4619      	mov	r1, r3
 8001050:	4819      	ldr	r0, [pc, #100]	; (80010b8 <MX_GPIO_Init+0x1c8>)
 8001052:	f001 fd85 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001056:	f44f 6371 	mov.w	r3, #3856	; 0xf10
 800105a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105c:	2301      	movs	r3, #1
 800105e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4619      	mov	r1, r3
 800106e:	4813      	ldr	r0, [pc, #76]	; (80010bc <MX_GPIO_Init+0x1cc>)
 8001070:	f001 fd76 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001074:	2320      	movs	r3, #32
 8001076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001078:	2300      	movs	r3, #0
 800107a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	4619      	mov	r1, r3
 8001086:	480d      	ldr	r0, [pc, #52]	; (80010bc <MX_GPIO_Init+0x1cc>)
 8001088:	f001 fd6a 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800108c:	2302      	movs	r3, #2
 800108e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001090:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <MX_GPIO_Init+0x1d0>)
 8001092:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4619      	mov	r1, r3
 800109e:	4804      	ldr	r0, [pc, #16]	; (80010b0 <MX_GPIO_Init+0x1c0>)
 80010a0:	f001 fd5e 	bl	8002b60 <HAL_GPIO_Init>

}
 80010a4:	bf00      	nop
 80010a6:	3730      	adds	r7, #48	; 0x30
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40020800 	.word	0x40020800
 80010b8:	40020400 	.word	0x40020400
 80010bc:	40020c00 	.word	0x40020c00
 80010c0:	10120000 	.word	0x10120000

080010c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c8:	f000 ffa0 	bl	800200c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010cc:	f000 f882 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d0:	f7ff ff0e 	bl	8000ef0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010d4:	f7ff fee4 	bl	8000ea0 <MX_DMA_Init>
  MX_TIM1_Init();
 80010d8:	f000 fab6 	bl	8001648 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010dc:	f000 fb78 	bl	80017d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010e0:	f000 fbca 	bl	8001878 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010e4:	f000 fc1c 	bl	8001920 <MX_TIM4_Init>
  MX_TIM5_Init();
 80010e8:	f000 fc6e 	bl	80019c8 <MX_TIM5_Init>
  MX_TIM6_Init();
 80010ec:	f000 fcc0 	bl	8001a70 <MX_TIM6_Init>
  MX_USART6_UART_Init();
 80010f0:	f000 fe70 	bl	8001dd4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 80010f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f8:	f000 fffa 	bl	80020f0 <HAL_Delay>
  Initialize_Count();
 80010fc:	f000 f8d4 	bl	80012a8 <Initialize_Count>
  HAL_UART_Receive_DMA(&huart6, rx_data, 10);
 8001100:	220a      	movs	r2, #10
 8001102:	492b      	ldr	r1, [pc, #172]	; (80011b0 <main+0xec>)
 8001104:	482b      	ldr	r0, [pc, #172]	; (80011b4 <main+0xf0>)
 8001106:	f003 fd61 	bl	8004bcc <HAL_UART_Receive_DMA>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800110a:	213c      	movs	r1, #60	; 0x3c
 800110c:	482a      	ldr	r0, [pc, #168]	; (80011b8 <main+0xf4>)
 800110e:	f002 fd67 	bl	8003be0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001112:	213c      	movs	r1, #60	; 0x3c
 8001114:	4829      	ldr	r0, [pc, #164]	; (80011bc <main+0xf8>)
 8001116:	f002 fd63 	bl	8003be0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800111a:	213c      	movs	r1, #60	; 0x3c
 800111c:	4828      	ldr	r0, [pc, #160]	; (80011c0 <main+0xfc>)
 800111e:	f002 fd5f 	bl	8003be0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001122:	213c      	movs	r1, #60	; 0x3c
 8001124:	4827      	ldr	r0, [pc, #156]	; (80011c4 <main+0x100>)
 8001126:	f002 fd5b 	bl	8003be0 <HAL_TIM_Encoder_Start>

  //Initialize for motor PWM
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800112a:	2100      	movs	r1, #0
 800112c:	4826      	ldr	r0, [pc, #152]	; (80011c8 <main+0x104>)
 800112e:	f002 fbe9 	bl	8003904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001132:	2104      	movs	r1, #4
 8001134:	4824      	ldr	r0, [pc, #144]	; (80011c8 <main+0x104>)
 8001136:	f002 fbe5 	bl	8003904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800113a:	2108      	movs	r1, #8
 800113c:	4822      	ldr	r0, [pc, #136]	; (80011c8 <main+0x104>)
 800113e:	f002 fbe1 	bl	8003904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001142:	210c      	movs	r1, #12
 8001144:	4820      	ldr	r0, [pc, #128]	; (80011c8 <main+0x104>)
 8001146:	f002 fbdd 	bl	8003904 <HAL_TIM_PWM_Start>

  //12,13 : LF | 14,15 : RF | 8,9 : RF | 9,10 : RB
  //Write pin SET at lower pin to go forward
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001150:	481e      	ldr	r0, [pc, #120]	; (80011cc <main+0x108>)
 8001152:	f001 fea1 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800115c:	481b      	ldr	r0, [pc, #108]	; (80011cc <main+0x108>)
 800115e:	f001 fe9b 	bl	8002e98 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8001162:	2201      	movs	r2, #1
 8001164:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001168:	4818      	ldr	r0, [pc, #96]	; (80011cc <main+0x108>)
 800116a:	f001 fe95 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001174:	4815      	ldr	r0, [pc, #84]	; (80011cc <main+0x108>)
 8001176:	f001 fe8f 	bl	8002e98 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, SET);
 800117a:	2201      	movs	r2, #1
 800117c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001180:	4813      	ldr	r0, [pc, #76]	; (80011d0 <main+0x10c>)
 8001182:	f001 fe89 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118c:	4810      	ldr	r0, [pc, #64]	; (80011d0 <main+0x10c>)
 800118e:	f001 fe83 	bl	8002e98 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, SET);
 8001192:	2201      	movs	r2, #1
 8001194:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001198:	480d      	ldr	r0, [pc, #52]	; (80011d0 <main+0x10c>)
 800119a:	f001 fe7d 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011a4:	480a      	ldr	r0, [pc, #40]	; (80011d0 <main+0x10c>)
 80011a6:	f001 fe77 	bl	8002e98 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Transmit_Encoder_Count();
 80011aa:	f000 f897 	bl	80012dc <Transmit_Encoder_Count>
 80011ae:	e7fc      	b.n	80011aa <main+0xe6>
 80011b0:	200001f8 	.word	0x200001f8
 80011b4:	20000680 	.word	0x20000680
 80011b8:	20000578 	.word	0x20000578
 80011bc:	200004a0 	.word	0x200004a0
 80011c0:	20000410 	.word	0x20000410
 80011c4:	20000458 	.word	0x20000458
 80011c8:	20000530 	.word	0x20000530
 80011cc:	40020400 	.word	0x40020400
 80011d0:	40020c00 	.word	0x40020c00

080011d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b094      	sub	sp, #80	; 0x50
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 0320 	add.w	r3, r7, #32
 80011de:	2230      	movs	r2, #48	; 0x30
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f004 fb8c 	bl	8005900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <SystemClock_Config+0xcc>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	4a27      	ldr	r2, [pc, #156]	; (80012a0 <SystemClock_Config+0xcc>)
 8001202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001206:	6413      	str	r3, [r2, #64]	; 0x40
 8001208:	4b25      	ldr	r3, [pc, #148]	; (80012a0 <SystemClock_Config+0xcc>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <SystemClock_Config+0xd0>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a21      	ldr	r2, [pc, #132]	; (80012a4 <SystemClock_Config+0xd0>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <SystemClock_Config+0xd0>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001230:	2301      	movs	r3, #1
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123a:	2302      	movs	r3, #2
 800123c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800123e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001242:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001244:	2304      	movs	r3, #4
 8001246:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001248:	23a8      	movs	r3, #168	; 0xa8
 800124a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124c:	2302      	movs	r3, #2
 800124e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001250:	2303      	movs	r3, #3
 8001252:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001254:	f107 0320 	add.w	r3, r7, #32
 8001258:	4618      	mov	r0, r3
 800125a:	f001 fe37 	bl	8002ecc <HAL_RCC_OscConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001264:	f000 f898 	bl	8001398 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001268:	230f      	movs	r3, #15
 800126a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800126c:	2302      	movs	r3, #2
 800126e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001274:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	2105      	movs	r1, #5
 8001286:	4618      	mov	r0, r3
 8001288:	f002 f898 	bl	80033bc <HAL_RCC_ClockConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001292:	f000 f881 	bl	8001398 <Error_Handler>
  }
}
 8001296:	bf00      	nop
 8001298:	3750      	adds	r7, #80	; 0x50
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40007000 	.word	0x40007000

080012a8 <Initialize_Count>:

/* USER CODE BEGIN 4 */
void Initialize_Count(){
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
	TIM2 -> CNT = 0;
 80012ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT = 0;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <Initialize_Count+0x28>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = 0;
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <Initialize_Count+0x2c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5 -> CNT = 0;
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <Initialize_Count+0x30>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	40000400 	.word	0x40000400
 80012d4:	40000800 	.word	0x40000800
 80012d8:	40000c00 	.word	0x40000c00

080012dc <Transmit_Encoder_Count>:
void Transmit_Encoder_Count(){
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	//TIM2 : LF, TIM3 : RF, TIM4 : RB, TIM5 : LB
	if(HAL_GetTick()-last > 100L){
 80012e0:	f000 fefa 	bl	80020d8 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	4b16      	ldr	r3, [pc, #88]	; (8001340 <Transmit_Encoder_Count+0x64>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b64      	cmp	r3, #100	; 0x64
 80012ee:	d925      	bls.n	800133c <Transmit_Encoder_Count+0x60>
	  //CntR = (TIM3 -> CNT >> 3) + (TIM4 -> CNT >> 3);
	  //CntL = (TIM2 -> CNT >> 3) + (TIM5 -> CNT >> 3);
		CntR = TIM4 -> CNT >> 2;
 80012f0:	4b14      	ldr	r3, [pc, #80]	; (8001344 <Transmit_Encoder_Count+0x68>)
 80012f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f4:	089b      	lsrs	r3, r3, #2
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	4b13      	ldr	r3, [pc, #76]	; (8001348 <Transmit_Encoder_Count+0x6c>)
 80012fa:	801a      	strh	r2, [r3, #0]
		CntL = TIM5 -> CNT >> 2;
 80012fc:	4b13      	ldr	r3, [pc, #76]	; (800134c <Transmit_Encoder_Count+0x70>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	089b      	lsrs	r3, r3, #2
 8001302:	b29a      	uxth	r2, r3
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <Transmit_Encoder_Count+0x74>)
 8001306:	801a      	strh	r2, [r3, #0]
	  sprintf(data, "%u,%u\n\r", CntL, CntR);
 8001308:	4b11      	ldr	r3, [pc, #68]	; (8001350 <Transmit_Encoder_Count+0x74>)
 800130a:	881b      	ldrh	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <Transmit_Encoder_Count+0x6c>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	4910      	ldr	r1, [pc, #64]	; (8001354 <Transmit_Encoder_Count+0x78>)
 8001314:	4810      	ldr	r0, [pc, #64]	; (8001358 <Transmit_Encoder_Count+0x7c>)
 8001316:	f004 ff65 	bl	80061e4 <siprintf>
	  HAL_UART_Transmit_DMA(&huart6, (uint8_t*)data, strlen(data));
 800131a:	480f      	ldr	r0, [pc, #60]	; (8001358 <Transmit_Encoder_Count+0x7c>)
 800131c:	f7fe ff58 	bl	80001d0 <strlen>
 8001320:	4603      	mov	r3, r0
 8001322:	b29b      	uxth	r3, r3
 8001324:	461a      	mov	r2, r3
 8001326:	490c      	ldr	r1, [pc, #48]	; (8001358 <Transmit_Encoder_Count+0x7c>)
 8001328:	480c      	ldr	r0, [pc, #48]	; (800135c <Transmit_Encoder_Count+0x80>)
 800132a:	f003 fbe3 	bl	8004af4 <HAL_UART_Transmit_DMA>
	  Initialize_Count();
 800132e:	f7ff ffbb 	bl	80012a8 <Initialize_Count>
	  last = HAL_GetTick();
 8001332:	f000 fed1 	bl	80020d8 <HAL_GetTick>
 8001336:	4603      	mov	r3, r0
 8001338:	4a01      	ldr	r2, [pc, #4]	; (8001340 <Transmit_Encoder_Count+0x64>)
 800133a:	6013      	str	r3, [r2, #0]
	}
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200003fc 	.word	0x200003fc
 8001344:	40000800 	.word	0x40000800
 8001348:	20000402 	.word	0x20000402
 800134c:	40000c00 	.word	0x40000c00
 8001350:	20000400 	.word	0x20000400
 8001354:	08008658 	.word	0x08008658
 8001358:	200001fc 	.word	0x200001fc
 800135c:	20000680 	.word	0x20000680

08001360 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit_DMA(&huart6, rx_data, 10);
 800137c:	220a      	movs	r2, #10
 800137e:	4904      	ldr	r1, [pc, #16]	; (8001390 <HAL_UART_RxCpltCallback+0x1c>)
 8001380:	4804      	ldr	r0, [pc, #16]	; (8001394 <HAL_UART_RxCpltCallback+0x20>)
 8001382:	f003 fbb7 	bl	8004af4 <HAL_UART_Transmit_DMA>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200001f8 	.word	0x200001f8
 8001394:	20000680 	.word	0x20000680

08001398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800139c:	b672      	cpsid	i
}
 800139e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <Error_Handler+0x8>
	...

080013a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <HAL_MspInit+0x4c>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b2:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <HAL_MspInit+0x4c>)
 80013b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <HAL_MspInit+0x4c>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <HAL_MspInit+0x4c>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <HAL_MspInit+0x4c>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <HAL_MspInit+0x4c>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	603b      	str	r3, [r7, #0]
 80013e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013e2:	2007      	movs	r0, #7
 80013e4:	f000 ff78 	bl	80022d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800

080013f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013f8:	e7fe      	b.n	80013f8 <NMI_Handler+0x4>

080013fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013fe:	e7fe      	b.n	80013fe <HardFault_Handler+0x4>

08001400 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001404:	e7fe      	b.n	8001404 <MemManage_Handler+0x4>

08001406 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800140a:	e7fe      	b.n	800140a <BusFault_Handler+0x4>

0800140c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001410:	e7fe      	b.n	8001410 <UsageFault_Handler+0x4>

08001412 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001412:	b480      	push	{r7}
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001440:	f000 fe36 	bl	80020b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}

08001448 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800144c:	4802      	ldr	r0, [pc, #8]	; (8001458 <TIM6_DAC_IRQHandler+0x10>)
 800144e:	f002 fc55 	bl	8003cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200004e8 	.word	0x200004e8

0800145c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001460:	4802      	ldr	r0, [pc, #8]	; (800146c <DMA2_Stream1_IRQHandler+0x10>)
 8001462:	f001 f913 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	200005c0 	.word	0x200005c0

08001470 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001474:	4802      	ldr	r0, [pc, #8]	; (8001480 <DMA2_Stream6_IRQHandler+0x10>)
 8001476:	f001 f909 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000620 	.word	0x20000620

08001484 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001488:	4802      	ldr	r0, [pc, #8]	; (8001494 <USART6_IRQHandler+0x10>)
 800148a:	f003 fbcf 	bl	8004c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000680 	.word	0x20000680

08001498 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_kill>:

int _kill(int pid, int sig)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014b2:	f004 f9fb 	bl	80058ac <__errno>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2216      	movs	r2, #22
 80014ba:	601a      	str	r2, [r3, #0]
	return -1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <_exit>:

void _exit (int status)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff ffe7 	bl	80014a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014da:	e7fe      	b.n	80014da <_exit+0x12>

080014dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	e00a      	b.n	8001504 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014ee:	f3af 8000 	nop.w
 80014f2:	4601      	mov	r1, r0
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	60ba      	str	r2, [r7, #8]
 80014fa:	b2ca      	uxtb	r2, r1
 80014fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	3301      	adds	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	429a      	cmp	r2, r3
 800150a:	dbf0      	blt.n	80014ee <_read+0x12>
	}

return len;
 800150c:	687b      	ldr	r3, [r7, #4]
}
 800150e:	4618      	mov	r0, r3
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e009      	b.n	800153c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	60ba      	str	r2, [r7, #8]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	dbf1      	blt.n	8001528 <_write+0x12>
	}
	return len;
 8001544:	687b      	ldr	r3, [r7, #4]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_close>:

int _close(int file)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
	return -1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001576:	605a      	str	r2, [r3, #4]
	return 0;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <_isatty>:

int _isatty(int file)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
	return 1;
 800158e:	2301      	movs	r3, #1
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
	...

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	; (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f004 f960 	bl	80058ac <__errno>
 80015ec:	4603      	mov	r3, r0
 80015ee:	220c      	movs	r2, #12
 80015f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	4a05      	ldr	r2, [pc, #20]	; (800161c <_sbrk+0x64>)
 8001608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20020000 	.word	0x20020000
 8001618:	00000400 	.word	0x00000400
 800161c:	20000404 	.word	0x20000404
 8001620:	200006d8 	.word	0x200006d8

08001624 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <SystemInit+0x20>)
 800162a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800162e:	4a05      	ldr	r2, [pc, #20]	; (8001644 <SystemInit+0x20>)
 8001630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b096      	sub	sp, #88	; 0x58
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	611a      	str	r2, [r3, #16]
 8001676:	615a      	str	r2, [r3, #20]
 8001678:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	2220      	movs	r2, #32
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f004 f93d 	bl	8005900 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001686:	4b50      	ldr	r3, [pc, #320]	; (80017c8 <MX_TIM1_Init+0x180>)
 8001688:	4a50      	ldr	r2, [pc, #320]	; (80017cc <MX_TIM1_Init+0x184>)
 800168a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800168c:	4b4e      	ldr	r3, [pc, #312]	; (80017c8 <MX_TIM1_Init+0x180>)
 800168e:	22a7      	movs	r2, #167	; 0xa7
 8001690:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001692:	4b4d      	ldr	r3, [pc, #308]	; (80017c8 <MX_TIM1_Init+0x180>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8001698:	4b4b      	ldr	r3, [pc, #300]	; (80017c8 <MX_TIM1_Init+0x180>)
 800169a:	f242 720f 	movw	r2, #9999	; 0x270f
 800169e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a0:	4b49      	ldr	r3, [pc, #292]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016a6:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ac:	4b46      	ldr	r3, [pc, #280]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016b2:	4845      	ldr	r0, [pc, #276]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016b4:	f002 f87e 	bl	80037b4 <HAL_TIM_Base_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016be:	f7ff fe6b 	bl	8001398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016cc:	4619      	mov	r1, r3
 80016ce:	483e      	ldr	r0, [pc, #248]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016d0:	f002 fcda 	bl	8004088 <HAL_TIM_ConfigClockSource>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016da:	f7ff fe5d 	bl	8001398 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016de:	483a      	ldr	r0, [pc, #232]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016e0:	f002 f8b7 	bl	8003852 <HAL_TIM_PWM_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80016ea:	f7ff fe55 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016fa:	4619      	mov	r1, r3
 80016fc:	4832      	ldr	r0, [pc, #200]	; (80017c8 <MX_TIM1_Init+0x180>)
 80016fe:	f003 f8c9 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001708:	f7ff fe46 	bl	8001398 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170c:	2360      	movs	r3, #96	; 0x60
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001718:	2300      	movs	r3, #0
 800171a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800171c:	2300      	movs	r3, #0
 800171e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001720:	2300      	movs	r3, #0
 8001722:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001728:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800172c:	2200      	movs	r2, #0
 800172e:	4619      	mov	r1, r3
 8001730:	4825      	ldr	r0, [pc, #148]	; (80017c8 <MX_TIM1_Init+0x180>)
 8001732:	f002 fbeb 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800173c:	f7ff fe2c 	bl	8001398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001740:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001744:	2204      	movs	r2, #4
 8001746:	4619      	mov	r1, r3
 8001748:	481f      	ldr	r0, [pc, #124]	; (80017c8 <MX_TIM1_Init+0x180>)
 800174a:	f002 fbdf 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001754:	f7ff fe20 	bl	8001398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175c:	2208      	movs	r2, #8
 800175e:	4619      	mov	r1, r3
 8001760:	4819      	ldr	r0, [pc, #100]	; (80017c8 <MX_TIM1_Init+0x180>)
 8001762:	f002 fbd3 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800176c:	f7ff fe14 	bl	8001398 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001774:	220c      	movs	r2, #12
 8001776:	4619      	mov	r1, r3
 8001778:	4813      	ldr	r0, [pc, #76]	; (80017c8 <MX_TIM1_Init+0x180>)
 800177a:	f002 fbc7 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001784:	f7ff fe08 	bl	8001398 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001788:	2300      	movs	r3, #0
 800178a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800179c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	4619      	mov	r1, r3
 80017aa:	4807      	ldr	r0, [pc, #28]	; (80017c8 <MX_TIM1_Init+0x180>)
 80017ac:	f003 f8ee 	bl	800498c <HAL_TIMEx_ConfigBreakDeadTime>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80017b6:	f7ff fdef 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017ba:	4803      	ldr	r0, [pc, #12]	; (80017c8 <MX_TIM1_Init+0x180>)
 80017bc:	f000 fad0 	bl	8001d60 <HAL_TIM_MspPostInit>

}
 80017c0:	bf00      	nop
 80017c2:	3758      	adds	r7, #88	; 0x58
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000530 	.word	0x20000530
 80017cc:	40010000 	.word	0x40010000

080017d0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08c      	sub	sp, #48	; 0x30
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	2224      	movs	r2, #36	; 0x24
 80017dc:	2100      	movs	r1, #0
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 f88e 	bl	8005900 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017ec:	4b21      	ldr	r3, [pc, #132]	; (8001874 <MX_TIM2_Init+0xa4>)
 80017ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017f4:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <MX_TIM2_Init+0xa4>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <MX_TIM2_Init+0xa4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001800:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <MX_TIM2_Init+0xa4>)
 8001802:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001806:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <MX_TIM2_Init+0xa4>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800180e:	4b19      	ldr	r3, [pc, #100]	; (8001874 <MX_TIM2_Init+0xa4>)
 8001810:	2280      	movs	r2, #128	; 0x80
 8001812:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001814:	2303      	movs	r3, #3
 8001816:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800181c:	2301      	movs	r3, #1
 800181e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001820:	2300      	movs	r3, #0
 8001822:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001824:	230a      	movs	r3, #10
 8001826:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001828:	2300      	movs	r3, #0
 800182a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800182c:	2301      	movs	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001834:	230a      	movs	r3, #10
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	4619      	mov	r1, r3
 800183e:	480d      	ldr	r0, [pc, #52]	; (8001874 <MX_TIM2_Init+0xa4>)
 8001840:	f002 f928 	bl	8003a94 <HAL_TIM_Encoder_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800184a:	f7ff fda5 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	4619      	mov	r1, r3
 800185a:	4806      	ldr	r0, [pc, #24]	; (8001874 <MX_TIM2_Init+0xa4>)
 800185c:	f003 f81a 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001866:	f7ff fd97 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	3730      	adds	r7, #48	; 0x30
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000578 	.word	0x20000578

08001878 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08c      	sub	sp, #48	; 0x30
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	2224      	movs	r2, #36	; 0x24
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f004 f83a 	bl	8005900 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001894:	4b20      	ldr	r3, [pc, #128]	; (8001918 <MX_TIM3_Init+0xa0>)
 8001896:	4a21      	ldr	r2, [pc, #132]	; (800191c <MX_TIM3_Init+0xa4>)
 8001898:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800189a:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <MX_TIM3_Init+0xa0>)
 800189c:	2200      	movs	r2, #0
 800189e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a0:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <MX_TIM3_Init+0xa0>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018a6:	4b1c      	ldr	r3, [pc, #112]	; (8001918 <MX_TIM3_Init+0xa0>)
 80018a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_TIM3_Init+0xa0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018b4:	4b18      	ldr	r3, [pc, #96]	; (8001918 <MX_TIM3_Init+0xa0>)
 80018b6:	2280      	movs	r2, #128	; 0x80
 80018b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018ba:	2303      	movs	r3, #3
 80018bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018c2:	2301      	movs	r3, #1
 80018c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80018ca:	230a      	movs	r3, #10
 80018cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018d2:	2301      	movs	r3, #1
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80018da:	230a      	movs	r3, #10
 80018dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	4619      	mov	r1, r3
 80018e4:	480c      	ldr	r0, [pc, #48]	; (8001918 <MX_TIM3_Init+0xa0>)
 80018e6:	f002 f8d5 	bl	8003a94 <HAL_TIM_Encoder_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80018f0:	f7ff fd52 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f4:	2300      	movs	r3, #0
 80018f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	; (8001918 <MX_TIM3_Init+0xa0>)
 8001902:	f002 ffc7 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800190c:	f7ff fd44 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001910:	bf00      	nop
 8001912:	3730      	adds	r7, #48	; 0x30
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200004a0 	.word	0x200004a0
 800191c:	40000400 	.word	0x40000400

08001920 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08c      	sub	sp, #48	; 0x30
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	2224      	movs	r2, #36	; 0x24
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f003 ffe6 	bl	8005900 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800193c:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <MX_TIM4_Init+0xa0>)
 800193e:	4a21      	ldr	r2, [pc, #132]	; (80019c4 <MX_TIM4_Init+0xa4>)
 8001940:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001942:	4b1f      	ldr	r3, [pc, #124]	; (80019c0 <MX_TIM4_Init+0xa0>)
 8001944:	2200      	movs	r2, #0
 8001946:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001948:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <MX_TIM4_Init+0xa0>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <MX_TIM4_Init+0xa0>)
 8001950:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001954:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001956:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <MX_TIM4_Init+0xa0>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800195c:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <MX_TIM4_Init+0xa0>)
 800195e:	2280      	movs	r2, #128	; 0x80
 8001960:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001962:	2303      	movs	r3, #3
 8001964:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800196a:	2301      	movs	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001972:	230a      	movs	r3, #10
 8001974:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001976:	2300      	movs	r3, #0
 8001978:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800197a:	2301      	movs	r3, #1
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800197e:	2300      	movs	r3, #0
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001982:	230a      	movs	r3, #10
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	4619      	mov	r1, r3
 800198c:	480c      	ldr	r0, [pc, #48]	; (80019c0 <MX_TIM4_Init+0xa0>)
 800198e:	f002 f881 	bl	8003a94 <HAL_TIM_Encoder_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001998:	f7ff fcfe 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	4619      	mov	r1, r3
 80019a8:	4805      	ldr	r0, [pc, #20]	; (80019c0 <MX_TIM4_Init+0xa0>)
 80019aa:	f002 ff73 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80019b4:	f7ff fcf0 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	3730      	adds	r7, #48	; 0x30
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000410 	.word	0x20000410
 80019c4:	40000800 	.word	0x40000800

080019c8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08c      	sub	sp, #48	; 0x30
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ce:	f107 030c 	add.w	r3, r7, #12
 80019d2:	2224      	movs	r2, #36	; 0x24
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f003 ff92 	bl	8005900 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <MX_TIM5_Init+0xa0>)
 80019e6:	4a21      	ldr	r2, [pc, #132]	; (8001a6c <MX_TIM5_Init+0xa4>)
 80019e8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80019ea:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <MX_TIM5_Init+0xa0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <MX_TIM5_Init+0xa0>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <MX_TIM5_Init+0xa0>)
 80019f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019fc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fe:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <MX_TIM5_Init+0xa0>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a04:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <MX_TIM5_Init+0xa0>)
 8001a06:	2280      	movs	r2, #128	; 0x80
 8001a08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a12:	2301      	movs	r3, #1
 8001a14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a16:	2300      	movs	r3, #0
 8001a18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a1a:	230a      	movs	r3, #10
 8001a1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a22:	2301      	movs	r3, #1
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001a2a:	230a      	movs	r3, #10
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	4619      	mov	r1, r3
 8001a34:	480c      	ldr	r0, [pc, #48]	; (8001a68 <MX_TIM5_Init+0xa0>)
 8001a36:	f002 f82d 	bl	8003a94 <HAL_TIM_Encoder_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001a40:	f7ff fcaa 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a44:	2300      	movs	r3, #0
 8001a46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	; (8001a68 <MX_TIM5_Init+0xa0>)
 8001a52:	f002 ff1f 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001a5c:	f7ff fc9c 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	3730      	adds	r7, #48	; 0x30
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000458 	.word	0x20000458
 8001a6c:	40000c00 	.word	0x40000c00

08001a70 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a76:	463b      	mov	r3, r7
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001a80:	4a15      	ldr	r2, [pc, #84]	; (8001ad8 <MX_TIM6_Init+0x68>)
 8001a82:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16799;
 8001a84:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001a86:	f244 129f 	movw	r2, #16799	; 0x419f
 8001a8a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001a94:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a98:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001aa0:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001aa2:	f001 fe87 	bl	80037b4 <HAL_TIM_Base_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001aac:	f7ff fc74 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ab8:	463b      	mov	r3, r7
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <MX_TIM6_Init+0x64>)
 8001abe:	f002 fee9 	bl	8004894 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001ac8:	f7ff fc66 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200004e8 	.word	0x200004e8
 8001ad8:	40001000 	.word	0x40001000

08001adc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a18      	ldr	r2, [pc, #96]	; (8001b4c <HAL_TIM_Base_MspInit+0x70>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d10e      	bne.n	8001b0c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af6:	4a16      	ldr	r2, [pc, #88]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6453      	str	r3, [r2, #68]	; 0x44
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001b0a:	e01a      	b.n	8001b42 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <HAL_TIM_Base_MspInit+0x78>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d115      	bne.n	8001b42 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	4a0c      	ldr	r2, [pc, #48]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001b20:	f043 0310 	orr.w	r3, r3, #16
 8001b24:	6413      	str	r3, [r2, #64]	; 0x40
 8001b26:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <HAL_TIM_Base_MspInit+0x74>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2100      	movs	r1, #0
 8001b36:	2036      	movs	r0, #54	; 0x36
 8001b38:	f000 fbd9 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b3c:	2036      	movs	r0, #54	; 0x36
 8001b3e:	f000 fbf2 	bl	8002326 <HAL_NVIC_EnableIRQ>
}
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40010000 	.word	0x40010000
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40001000 	.word	0x40001000

08001b58 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b090      	sub	sp, #64	; 0x40
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b78:	d14a      	bne.n	8001c10 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b7e:	4b71      	ldr	r3, [pc, #452]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a70      	ldr	r2, [pc, #448]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b6e      	ldr	r3, [pc, #440]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b94:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9a:	4b6a      	ldr	r3, [pc, #424]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a69      	ldr	r2, [pc, #420]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b67      	ldr	r3, [pc, #412]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
 8001bb6:	4b63      	ldr	r3, [pc, #396]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4a62      	ldr	r2, [pc, #392]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b60      	ldr	r3, [pc, #384]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	623b      	str	r3, [r7, #32]
 8001bcc:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bce:	2320      	movs	r3, #32
 8001bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bde:	2301      	movs	r3, #1
 8001be0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001be6:	4619      	mov	r1, r3
 8001be8:	4857      	ldr	r0, [pc, #348]	; (8001d48 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8001bea:	f000 ffb9 	bl	8002b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bee:	2308      	movs	r3, #8
 8001bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c06:	4619      	mov	r1, r3
 8001c08:	4850      	ldr	r0, [pc, #320]	; (8001d4c <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001c0a:	f000 ffa9 	bl	8002b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001c0e:	e095      	b.n	8001d3c <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM3)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a4e      	ldr	r2, [pc, #312]	; (8001d50 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d12c      	bne.n	8001c74 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	4b49      	ldr	r3, [pc, #292]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a48      	ldr	r2, [pc, #288]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b46      	ldr	r3, [pc, #280]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	61fb      	str	r3, [r7, #28]
 8001c34:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	4b42      	ldr	r3, [pc, #264]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	4a41      	ldr	r2, [pc, #260]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6313      	str	r3, [r2, #48]	; 0x30
 8001c46:	4b3f      	ldr	r3, [pc, #252]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c52:	23c0      	movs	r3, #192	; 0xc0
 8001c54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	2302      	movs	r3, #2
 8001c58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c62:	2302      	movs	r3, #2
 8001c64:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4836      	ldr	r0, [pc, #216]	; (8001d48 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8001c6e:	f000 ff77 	bl	8002b60 <HAL_GPIO_Init>
}
 8001c72:	e063      	b.n	8001d3c <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a36      	ldr	r2, [pc, #216]	; (8001d54 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d12d      	bne.n	8001cda <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	4b30      	ldr	r3, [pc, #192]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	4a2f      	ldr	r2, [pc, #188]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8e:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	4b29      	ldr	r3, [pc, #164]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a28      	ldr	r2, [pc, #160]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001ca4:	f043 0308 	orr.w	r3, r3, #8
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001cb6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001cba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ccc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4821      	ldr	r0, [pc, #132]	; (8001d58 <HAL_TIM_Encoder_MspInit+0x200>)
 8001cd4:	f000 ff44 	bl	8002b60 <HAL_GPIO_Init>
}
 8001cd8:	e030      	b.n	8001d3c <HAL_TIM_Encoder_MspInit+0x1e4>
  else if(tim_encoderHandle->Instance==TIM5)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1f      	ldr	r2, [pc, #124]	; (8001d5c <HAL_TIM_Encoder_MspInit+0x204>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d12b      	bne.n	8001d3c <HAL_TIM_Encoder_MspInit+0x1e4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	4a15      	ldr	r2, [pc, #84]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001cee:	f043 0308 	orr.w	r3, r3, #8
 8001cf2:	6413      	str	r3, [r2, #64]	; 0x40
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	4b0f      	ldr	r3, [pc, #60]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d08:	4a0e      	ldr	r2, [pc, #56]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	2302      	movs	r3, #2
 8001d22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d34:	4619      	mov	r1, r3
 8001d36:	4804      	ldr	r0, [pc, #16]	; (8001d48 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8001d38:	f000 ff12 	bl	8002b60 <HAL_GPIO_Init>
}
 8001d3c:	bf00      	nop
 8001d3e:	3740      	adds	r7, #64	; 0x40
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	40020400 	.word	0x40020400
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40000800 	.word	0x40000800
 8001d58:	40020c00 	.word	0x40020c00
 8001d5c:	40000c00 	.word	0x40000c00

08001d60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b088      	sub	sp, #32
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 030c 	add.w	r3, r7, #12
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <HAL_TIM_MspPostInit+0x68>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d11e      	bne.n	8001dc0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <HAL_TIM_MspPostInit+0x6c>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a10      	ldr	r2, [pc, #64]	; (8001dcc <HAL_TIM_MspPostInit+0x6c>)
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <HAL_TIM_MspPostInit+0x6c>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001d9e:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8001da2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da4:	2302      	movs	r3, #2
 8001da6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001db0:	2301      	movs	r3, #1
 8001db2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001db4:	f107 030c 	add.w	r3, r7, #12
 8001db8:	4619      	mov	r1, r3
 8001dba:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <HAL_TIM_MspPostInit+0x70>)
 8001dbc:	f000 fed0 	bl	8002b60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001dc0:	bf00      	nop
 8001dc2:	3720      	adds	r7, #32
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001dd8:	4b11      	ldr	r3, [pc, #68]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001dda:	4a12      	ldr	r2, [pc, #72]	; (8001e24 <MX_USART6_UART_Init+0x50>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001dde:	4b10      	ldr	r3, [pc, #64]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001de0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001de4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e0a:	4805      	ldr	r0, [pc, #20]	; (8001e20 <MX_USART6_UART_Init+0x4c>)
 8001e0c:	f002 fe24 	bl	8004a58 <HAL_UART_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e16:	f7ff fabf 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000680 	.word	0x20000680
 8001e24:	40011400 	.word	0x40011400

08001e28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	; 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a55      	ldr	r2, [pc, #340]	; (8001f9c <HAL_UART_MspInit+0x174>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	f040 80a4 	bne.w	8001f94 <HAL_UART_MspInit+0x16c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	4b53      	ldr	r3, [pc, #332]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e54:	4a52      	ldr	r2, [pc, #328]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e56:	f043 0320 	orr.w	r3, r3, #32
 8001e5a:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5c:	4b50      	ldr	r3, [pc, #320]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e60:	f003 0320 	and.w	r3, r3, #32
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	4b4c      	ldr	r3, [pc, #304]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e70:	4a4b      	ldr	r2, [pc, #300]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6313      	str	r3, [r2, #48]	; 0x30
 8001e78:	4b49      	ldr	r3, [pc, #292]	; (8001fa0 <HAL_UART_MspInit+0x178>)
 8001e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e84:	23c0      	movs	r3, #192	; 0xc0
 8001e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e94:	2308      	movs	r3, #8
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4841      	ldr	r0, [pc, #260]	; (8001fa4 <HAL_UART_MspInit+0x17c>)
 8001ea0:	f000 fe5e 	bl	8002b60 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001ea4:	4b40      	ldr	r3, [pc, #256]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ea6:	4a41      	ldr	r2, [pc, #260]	; (8001fac <HAL_UART_MspInit+0x184>)
 8001ea8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001eaa:	4b3f      	ldr	r3, [pc, #252]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001eac:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001eb0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eb2:	4b3d      	ldr	r3, [pc, #244]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eb8:	4b3b      	ldr	r3, [pc, #236]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ebe:	4b3a      	ldr	r3, [pc, #232]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ec0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ec4:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ec6:	4b38      	ldr	r3, [pc, #224]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ecc:	4b36      	ldr	r3, [pc, #216]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001ed2:	4b35      	ldr	r3, [pc, #212]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ed8:	4b33      	ldr	r3, [pc, #204]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001eda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ede:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ee0:	4b31      	ldr	r3, [pc, #196]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ee2:	2204      	movs	r2, #4
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ee6:	4b30      	ldr	r3, [pc, #192]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ee8:	2203      	movs	r2, #3
 8001eea:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001eec:	4b2e      	ldr	r3, [pc, #184]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001ef2:	4b2d      	ldr	r3, [pc, #180]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001ef8:	482b      	ldr	r0, [pc, #172]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001efa:	f000 fa2f 	bl	800235c <HAL_DMA_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8001f04:	f7ff fa48 	bl	8001398 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a27      	ldr	r2, [pc, #156]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001f0c:	639a      	str	r2, [r3, #56]	; 0x38
 8001f0e:	4a26      	ldr	r2, [pc, #152]	; (8001fa8 <HAL_UART_MspInit+0x180>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001f14:	4b26      	ldr	r3, [pc, #152]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f16:	4a27      	ldr	r2, [pc, #156]	; (8001fb4 <HAL_UART_MspInit+0x18c>)
 8001f18:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001f1a:	4b25      	ldr	r3, [pc, #148]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f1c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001f20:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f22:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f24:	2240      	movs	r2, #64	; 0x40
 8001f26:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f28:	4b21      	ldr	r3, [pc, #132]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f2e:	4b20      	ldr	r3, [pc, #128]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f34:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f36:	4b1e      	ldr	r3, [pc, #120]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f3c:	4b1c      	ldr	r3, [pc, #112]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001f42:	4b1b      	ldr	r3, [pc, #108]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001f48:	4b19      	ldr	r3, [pc, #100]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f4e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f50:	4b17      	ldr	r3, [pc, #92]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f52:	2204      	movs	r2, #4
 8001f54:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f56:	4b16      	ldr	r3, [pc, #88]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f58:	2203      	movs	r2, #3
 8001f5a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001f5c:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001f62:	4b13      	ldr	r3, [pc, #76]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001f68:	4811      	ldr	r0, [pc, #68]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f6a:	f000 f9f7 	bl	800235c <HAL_DMA_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <HAL_UART_MspInit+0x150>
    {
      Error_Handler();
 8001f74:	f7ff fa10 	bl	8001398 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a0d      	ldr	r2, [pc, #52]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f7c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f7e:	4a0c      	ldr	r2, [pc, #48]	; (8001fb0 <HAL_UART_MspInit+0x188>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2100      	movs	r1, #0
 8001f88:	2047      	movs	r0, #71	; 0x47
 8001f8a:	f000 f9b0 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001f8e:	2047      	movs	r0, #71	; 0x47
 8001f90:	f000 f9c9 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001f94:	bf00      	nop
 8001f96:	3728      	adds	r7, #40	; 0x28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40011400 	.word	0x40011400
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40020800 	.word	0x40020800
 8001fa8:	200005c0 	.word	0x200005c0
 8001fac:	40026428 	.word	0x40026428
 8001fb0:	20000620 	.word	0x20000620
 8001fb4:	400264a0 	.word	0x400264a0

08001fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fbc:	480d      	ldr	r0, [pc, #52]	; (8001ff4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fbe:	490e      	ldr	r1, [pc, #56]	; (8001ff8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fc0:	4a0e      	ldr	r2, [pc, #56]	; (8001ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fd4:	4c0b      	ldr	r4, [pc, #44]	; (8002004 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fe2:	f7ff fb1f 	bl	8001624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fe6:	f003 fc67 	bl	80058b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fea:	f7ff f86b 	bl	80010c4 <main>
  bx  lr    
 8001fee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ff0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ffc:	08008a74 	.word	0x08008a74
  ldr r2, =_sbss
 8002000:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002004:	200006d8 	.word	0x200006d8

08002008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	; (800204c <HAL_Init+0x40>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800201a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	; (800204c <HAL_Init+0x40>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002026:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	; (800204c <HAL_Init+0x40>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002032:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 f94f 	bl	80022d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f808 	bl	8002050 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002040:	f7ff f9b0 	bl	80013a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023c00 	.word	0x40023c00

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f000 f967 	bl	8002342 <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800208c:	f000 f92f 	bl	80022ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	; (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000008 	.word	0x20000008
 80020ac:	20000004 	.word	0x20000004

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008
 80020d4:	200006c4 	.word	0x200006c4

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	200006c4 	.word	0x200006c4

080020f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff ffee 	bl	80020d8 <HAL_GetTick>
 80020fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002108:	d005      	beq.n	8002116 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800210a:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <HAL_Delay+0x44>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002116:	bf00      	nop
 8002118:	f7ff ffde 	bl	80020d8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8f7      	bhi.n	8002118 <HAL_Delay+0x28>
  {
  }
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000008 	.word	0x20000008

08002138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002154:	4013      	ands	r3, r2
 8002156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002160:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216a:	4a04      	ldr	r2, [pc, #16]	; (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	60d3      	str	r3, [r2, #12]
}
 8002170:	bf00      	nop
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002184:	4b04      	ldr	r3, [pc, #16]	; (8002198 <__NVIC_GetPriorityGrouping+0x18>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	f003 0307 	and.w	r3, r3, #7
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	db0b      	blt.n	80021c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	f003 021f 	and.w	r2, r3, #31
 80021b4:	4907      	ldr	r1, [pc, #28]	; (80021d4 <__NVIC_EnableIRQ+0x38>)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	095b      	lsrs	r3, r3, #5
 80021bc:	2001      	movs	r0, #1
 80021be:	fa00 f202 	lsl.w	r2, r0, r2
 80021c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	6039      	str	r1, [r7, #0]
 80021e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	db0a      	blt.n	8002202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	490c      	ldr	r1, [pc, #48]	; (8002224 <__NVIC_SetPriority+0x4c>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	0112      	lsls	r2, r2, #4
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	440b      	add	r3, r1
 80021fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002200:	e00a      	b.n	8002218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4908      	ldr	r1, [pc, #32]	; (8002228 <__NVIC_SetPriority+0x50>)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	3b04      	subs	r3, #4
 8002210:	0112      	lsls	r2, r2, #4
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	440b      	add	r3, r1
 8002216:	761a      	strb	r2, [r3, #24]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	e000e100 	.word	0xe000e100
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	; 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f1c3 0307 	rsb	r3, r3, #7
 8002246:	2b04      	cmp	r3, #4
 8002248:	bf28      	it	cs
 800224a:	2304      	movcs	r3, #4
 800224c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3304      	adds	r3, #4
 8002252:	2b06      	cmp	r3, #6
 8002254:	d902      	bls.n	800225c <NVIC_EncodePriority+0x30>
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3b03      	subs	r3, #3
 800225a:	e000      	b.n	800225e <NVIC_EncodePriority+0x32>
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	401a      	ands	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002274:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43d9      	mvns	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	4313      	orrs	r3, r2
         );
}
 8002286:	4618      	mov	r0, r3
 8002288:	3724      	adds	r7, #36	; 0x24
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
	...

08002294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3b01      	subs	r3, #1
 80022a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022a4:	d301      	bcc.n	80022aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00f      	b.n	80022ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022aa:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <SysTick_Config+0x40>)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022b2:	210f      	movs	r1, #15
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022b8:	f7ff ff8e 	bl	80021d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022bc:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <SysTick_Config+0x40>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c2:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <SysTick_Config+0x40>)
 80022c4:	2207      	movs	r2, #7
 80022c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	e000e010 	.word	0xe000e010

080022d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ff29 	bl	8002138 <__NVIC_SetPriorityGrouping>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b086      	sub	sp, #24
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	4603      	mov	r3, r0
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
 80022fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002300:	f7ff ff3e 	bl	8002180 <__NVIC_GetPriorityGrouping>
 8002304:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f7ff ff8e 	bl	800222c <NVIC_EncodePriority>
 8002310:	4602      	mov	r2, r0
 8002312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002316:	4611      	mov	r1, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff5d 	bl	80021d8 <__NVIC_SetPriority>
}
 800231e:	bf00      	nop
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	4603      	mov	r3, r0
 800232e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff ff31 	bl	800219c <__NVIC_EnableIRQ>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7ff ffa2 	bl	8002294 <SysTick_Config>
 8002350:	4603      	mov	r3, r0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002368:	f7ff feb6 	bl	80020d8 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e099      	b.n	80024ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0201 	bic.w	r2, r2, #1
 8002396:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002398:	e00f      	b.n	80023ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800239a:	f7ff fe9d 	bl	80020d8 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d908      	bls.n	80023ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2220      	movs	r2, #32
 80023ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2203      	movs	r2, #3
 80023b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e078      	b.n	80024ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e8      	bne.n	800239a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	4b38      	ldr	r3, [pc, #224]	; (80024b4 <HAL_DMA_Init+0x158>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4313      	orrs	r3, r2
 800240a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	2b04      	cmp	r3, #4
 8002412:	d107      	bne.n	8002424 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	4313      	orrs	r3, r2
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	4313      	orrs	r3, r2
 8002422:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f023 0307 	bic.w	r3, r3, #7
 800243a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	4313      	orrs	r3, r2
 8002444:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	2b04      	cmp	r3, #4
 800244c:	d117      	bne.n	800247e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00e      	beq.n	800247e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 fb01 	bl	8002a68 <DMA_CheckFifoParam>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d008      	beq.n	800247e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2240      	movs	r2, #64	; 0x40
 8002470:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800247a:	2301      	movs	r3, #1
 800247c:	e016      	b.n	80024ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fab8 	bl	80029fc <DMA_CalcBaseAndBitshift>
 800248c:	4603      	mov	r3, r0
 800248e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002494:	223f      	movs	r2, #63	; 0x3f
 8002496:	409a      	lsls	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	f010803f 	.word	0xf010803f

080024b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_DMA_Start_IT+0x26>
 80024da:	2302      	movs	r3, #2
 80024dc:	e040      	b.n	8002560 <HAL_DMA_Start_IT+0xa8>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d12f      	bne.n	8002552 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2202      	movs	r2, #2
 80024f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 fa4a 	bl	80029a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002510:	223f      	movs	r2, #63	; 0x3f
 8002512:	409a      	lsls	r2, r3
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f042 0216 	orr.w	r2, r2, #22
 8002526:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0208 	orr.w	r2, r2, #8
 800253e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0201 	orr.w	r2, r2, #1
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	e005      	b.n	800255e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800255a:	2302      	movs	r3, #2
 800255c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800255e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002574:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002576:	f7ff fdaf 	bl	80020d8 <HAL_GetTick>
 800257a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d008      	beq.n	800259a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2280      	movs	r2, #128	; 0x80
 800258c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e052      	b.n	8002640 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0216 	bic.w	r2, r2, #22
 80025a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695a      	ldr	r2, [r3, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d103      	bne.n	80025ca <HAL_DMA_Abort+0x62>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d007      	beq.n	80025da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0208 	bic.w	r2, r2, #8
 80025d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0201 	bic.w	r2, r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ea:	e013      	b.n	8002614 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ec:	f7ff fd74 	bl	80020d8 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b05      	cmp	r3, #5
 80025f8:	d90c      	bls.n	8002614 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2220      	movs	r2, #32
 80025fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2203      	movs	r2, #3
 800260c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e015      	b.n	8002640 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1e4      	bne.n	80025ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002626:	223f      	movs	r2, #63	; 0x3f
 8002628:	409a      	lsls	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d004      	beq.n	8002666 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2280      	movs	r2, #128	; 0x80
 8002660:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00c      	b.n	8002680 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2205      	movs	r2, #5
 800266a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0201 	bic.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002698:	4b92      	ldr	r3, [pc, #584]	; (80028e4 <HAL_DMA_IRQHandler+0x258>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a92      	ldr	r2, [pc, #584]	; (80028e8 <HAL_DMA_IRQHandler+0x25c>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	0a9b      	lsrs	r3, r3, #10
 80026a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b6:	2208      	movs	r2, #8
 80026b8:	409a      	lsls	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4013      	ands	r3, r2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d01a      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d013      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0204 	bic.w	r2, r2, #4
 80026de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e4:	2208      	movs	r2, #8
 80026e6:	409a      	lsls	r2, r3
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f0:	f043 0201 	orr.w	r2, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fc:	2201      	movs	r2, #1
 80026fe:	409a      	lsls	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d012      	beq.n	800272e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00b      	beq.n	800272e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271a:	2201      	movs	r2, #1
 800271c:	409a      	lsls	r2, r3
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002726:	f043 0202 	orr.w	r2, r3, #2
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002732:	2204      	movs	r2, #4
 8002734:	409a      	lsls	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4013      	ands	r3, r2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d012      	beq.n	8002764 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00b      	beq.n	8002764 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002750:	2204      	movs	r2, #4
 8002752:	409a      	lsls	r2, r3
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275c:	f043 0204 	orr.w	r2, r3, #4
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002768:	2210      	movs	r2, #16
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d043      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d03c      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002786:	2210      	movs	r2, #16
 8002788:	409a      	lsls	r2, r3
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d018      	beq.n	80027ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d108      	bne.n	80027bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d024      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	4798      	blx	r3
 80027ba:	e01f      	b.n	80027fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d01b      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	4798      	blx	r3
 80027cc:	e016      	b.n	80027fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d107      	bne.n	80027ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0208 	bic.w	r2, r2, #8
 80027ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002800:	2220      	movs	r2, #32
 8002802:	409a      	lsls	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 808e 	beq.w	800292a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 8086 	beq.w	800292a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002822:	2220      	movs	r2, #32
 8002824:	409a      	lsls	r2, r3
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b05      	cmp	r3, #5
 8002834:	d136      	bne.n	80028a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0216 	bic.w	r2, r2, #22
 8002844:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695a      	ldr	r2, [r3, #20]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002854:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d103      	bne.n	8002866 <HAL_DMA_IRQHandler+0x1da>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002862:	2b00      	cmp	r3, #0
 8002864:	d007      	beq.n	8002876 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0208 	bic.w	r2, r2, #8
 8002874:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287a:	223f      	movs	r2, #63	; 0x3f
 800287c:	409a      	lsls	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002896:	2b00      	cmp	r3, #0
 8002898:	d07d      	beq.n	8002996 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
        }
        return;
 80028a2:	e078      	b.n	8002996 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d01c      	beq.n	80028ec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d108      	bne.n	80028d2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d030      	beq.n	800292a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	4798      	blx	r3
 80028d0:	e02b      	b.n	800292a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d027      	beq.n	800292a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	4798      	blx	r3
 80028e2:	e022      	b.n	800292a <HAL_DMA_IRQHandler+0x29e>
 80028e4:	20000000 	.word	0x20000000
 80028e8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10f      	bne.n	800291a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0210 	bic.w	r2, r2, #16
 8002908:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292e:	2b00      	cmp	r3, #0
 8002930:	d032      	beq.n	8002998 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d022      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2205      	movs	r2, #5
 8002942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3301      	adds	r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	429a      	cmp	r2, r3
 8002960:	d307      	bcc.n	8002972 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f2      	bne.n	8002956 <HAL_DMA_IRQHandler+0x2ca>
 8002970:	e000      	b.n	8002974 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002972:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	4798      	blx	r3
 8002994:	e000      	b.n	8002998 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002996:	bf00      	nop
    }
  }
}
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop

080029a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
 80029ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b40      	cmp	r3, #64	; 0x40
 80029cc:	d108      	bne.n	80029e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029de:	e007      	b.n	80029f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68ba      	ldr	r2, [r7, #8]
 80029e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	60da      	str	r2, [r3, #12]
}
 80029f0:	bf00      	nop
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	3b10      	subs	r3, #16
 8002a0c:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <DMA_CalcBaseAndBitshift+0x64>)
 8002a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a16:	4a13      	ldr	r2, [pc, #76]	; (8002a64 <DMA_CalcBaseAndBitshift+0x68>)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d909      	bls.n	8002a3e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a32:	f023 0303 	bic.w	r3, r3, #3
 8002a36:	1d1a      	adds	r2, r3, #4
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	659a      	str	r2, [r3, #88]	; 0x58
 8002a3c:	e007      	b.n	8002a4e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a46:	f023 0303 	bic.w	r3, r3, #3
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	aaaaaaab 	.word	0xaaaaaaab
 8002a64:	08008678 	.word	0x08008678

08002a68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d11f      	bne.n	8002ac2 <DMA_CheckFifoParam+0x5a>
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b03      	cmp	r3, #3
 8002a86:	d856      	bhi.n	8002b36 <DMA_CheckFifoParam+0xce>
 8002a88:	a201      	add	r2, pc, #4	; (adr r2, 8002a90 <DMA_CheckFifoParam+0x28>)
 8002a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8e:	bf00      	nop
 8002a90:	08002aa1 	.word	0x08002aa1
 8002a94:	08002ab3 	.word	0x08002ab3
 8002a98:	08002aa1 	.word	0x08002aa1
 8002a9c:	08002b37 	.word	0x08002b37
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d046      	beq.n	8002b3a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ab0:	e043      	b.n	8002b3a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002aba:	d140      	bne.n	8002b3e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac0:	e03d      	b.n	8002b3e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aca:	d121      	bne.n	8002b10 <DMA_CheckFifoParam+0xa8>
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b03      	cmp	r3, #3
 8002ad0:	d837      	bhi.n	8002b42 <DMA_CheckFifoParam+0xda>
 8002ad2:	a201      	add	r2, pc, #4	; (adr r2, 8002ad8 <DMA_CheckFifoParam+0x70>)
 8002ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad8:	08002ae9 	.word	0x08002ae9
 8002adc:	08002aef 	.word	0x08002aef
 8002ae0:	08002ae9 	.word	0x08002ae9
 8002ae4:	08002b01 	.word	0x08002b01
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	73fb      	strb	r3, [r7, #15]
      break;
 8002aec:	e030      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d025      	beq.n	8002b46 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002afe:	e022      	b.n	8002b46 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b08:	d11f      	bne.n	8002b4a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b0e:	e01c      	b.n	8002b4a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d903      	bls.n	8002b1e <DMA_CheckFifoParam+0xb6>
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b03      	cmp	r3, #3
 8002b1a:	d003      	beq.n	8002b24 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b1c:	e018      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	73fb      	strb	r3, [r7, #15]
      break;
 8002b22:	e015      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00e      	beq.n	8002b4e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	73fb      	strb	r3, [r7, #15]
      break;
 8002b34:	e00b      	b.n	8002b4e <DMA_CheckFifoParam+0xe6>
      break;
 8002b36:	bf00      	nop
 8002b38:	e00a      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;
 8002b3a:	bf00      	nop
 8002b3c:	e008      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;
 8002b3e:	bf00      	nop
 8002b40:	e006      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;
 8002b42:	bf00      	nop
 8002b44:	e004      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;
 8002b46:	bf00      	nop
 8002b48:	e002      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b4a:	bf00      	nop
 8002b4c:	e000      	b.n	8002b50 <DMA_CheckFifoParam+0xe8>
      break;
 8002b4e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b089      	sub	sp, #36	; 0x24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
 8002b7a:	e16b      	b.n	8002e54 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	f040 815a 	bne.w	8002e4e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 0303 	and.w	r3, r3, #3
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d005      	beq.n	8002bb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d130      	bne.n	8002c14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	68da      	ldr	r2, [r3, #12]
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be8:	2201      	movs	r2, #1
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 0201 	and.w	r2, r3, #1
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	2b03      	cmp	r3, #3
 8002c1e:	d017      	beq.n	8002c50 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4013      	ands	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0303 	and.w	r3, r3, #3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d123      	bne.n	8002ca4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	08da      	lsrs	r2, r3, #3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	3208      	adds	r2, #8
 8002c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	220f      	movs	r2, #15
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	691a      	ldr	r2, [r3, #16]
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	08da      	lsrs	r2, r3, #3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3208      	adds	r2, #8
 8002c9e:	69b9      	ldr	r1, [r7, #24]
 8002ca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	2203      	movs	r2, #3
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0203 	and.w	r2, r3, #3
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80b4 	beq.w	8002e4e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <HAL_GPIO_Init+0x30c>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cee:	4a5f      	ldr	r2, [pc, #380]	; (8002e6c <HAL_GPIO_Init+0x30c>)
 8002cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cf6:	4b5d      	ldr	r3, [pc, #372]	; (8002e6c <HAL_GPIO_Init+0x30c>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d02:	4a5b      	ldr	r2, [pc, #364]	; (8002e70 <HAL_GPIO_Init+0x310>)
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	089b      	lsrs	r3, r3, #2
 8002d08:	3302      	adds	r3, #2
 8002d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	220f      	movs	r2, #15
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4013      	ands	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a52      	ldr	r2, [pc, #328]	; (8002e74 <HAL_GPIO_Init+0x314>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d02b      	beq.n	8002d86 <HAL_GPIO_Init+0x226>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a51      	ldr	r2, [pc, #324]	; (8002e78 <HAL_GPIO_Init+0x318>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d025      	beq.n	8002d82 <HAL_GPIO_Init+0x222>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a50      	ldr	r2, [pc, #320]	; (8002e7c <HAL_GPIO_Init+0x31c>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d01f      	beq.n	8002d7e <HAL_GPIO_Init+0x21e>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a4f      	ldr	r2, [pc, #316]	; (8002e80 <HAL_GPIO_Init+0x320>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d019      	beq.n	8002d7a <HAL_GPIO_Init+0x21a>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a4e      	ldr	r2, [pc, #312]	; (8002e84 <HAL_GPIO_Init+0x324>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d013      	beq.n	8002d76 <HAL_GPIO_Init+0x216>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a4d      	ldr	r2, [pc, #308]	; (8002e88 <HAL_GPIO_Init+0x328>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d00d      	beq.n	8002d72 <HAL_GPIO_Init+0x212>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a4c      	ldr	r2, [pc, #304]	; (8002e8c <HAL_GPIO_Init+0x32c>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d007      	beq.n	8002d6e <HAL_GPIO_Init+0x20e>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a4b      	ldr	r2, [pc, #300]	; (8002e90 <HAL_GPIO_Init+0x330>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d101      	bne.n	8002d6a <HAL_GPIO_Init+0x20a>
 8002d66:	2307      	movs	r3, #7
 8002d68:	e00e      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d6a:	2308      	movs	r3, #8
 8002d6c:	e00c      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d6e:	2306      	movs	r3, #6
 8002d70:	e00a      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d72:	2305      	movs	r3, #5
 8002d74:	e008      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d76:	2304      	movs	r3, #4
 8002d78:	e006      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e004      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e002      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_GPIO_Init+0x228>
 8002d86:	2300      	movs	r3, #0
 8002d88:	69fa      	ldr	r2, [r7, #28]
 8002d8a:	f002 0203 	and.w	r2, r2, #3
 8002d8e:	0092      	lsls	r2, r2, #2
 8002d90:	4093      	lsls	r3, r2
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d98:	4935      	ldr	r1, [pc, #212]	; (8002e70 <HAL_GPIO_Init+0x310>)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	089b      	lsrs	r3, r3, #2
 8002d9e:	3302      	adds	r3, #2
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002da6:	4b3b      	ldr	r3, [pc, #236]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dca:	4a32      	ldr	r2, [pc, #200]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002dd0:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002df4:	4a27      	ldr	r2, [pc, #156]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dfa:	4b26      	ldr	r3, [pc, #152]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	43db      	mvns	r3, r3
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	4013      	ands	r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e1e:	4a1d      	ldr	r2, [pc, #116]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e24:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e48:	4a12      	ldr	r2, [pc, #72]	; (8002e94 <HAL_GPIO_Init+0x334>)
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3301      	adds	r3, #1
 8002e52:	61fb      	str	r3, [r7, #28]
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	2b0f      	cmp	r3, #15
 8002e58:	f67f ae90 	bls.w	8002b7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	bf00      	nop
 8002e60:	3724      	adds	r7, #36	; 0x24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40013800 	.word	0x40013800
 8002e74:	40020000 	.word	0x40020000
 8002e78:	40020400 	.word	0x40020400
 8002e7c:	40020800 	.word	0x40020800
 8002e80:	40020c00 	.word	0x40020c00
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40021400 	.word	0x40021400
 8002e8c:	40021800 	.word	0x40021800
 8002e90:	40021c00 	.word	0x40021c00
 8002e94:	40013c00 	.word	0x40013c00

08002e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	807b      	strh	r3, [r7, #2]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ea8:	787b      	ldrb	r3, [r7, #1]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eae:	887a      	ldrh	r2, [r7, #2]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eb4:	e003      	b.n	8002ebe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eb6:	887b      	ldrh	r3, [r7, #2]
 8002eb8:	041a      	lsls	r2, r3, #16
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	619a      	str	r2, [r3, #24]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
	...

08002ecc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e264      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d075      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eea:	4ba3      	ldr	r3, [pc, #652]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d00c      	beq.n	8002f10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ef6:	4ba0      	ldr	r3, [pc, #640]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d112      	bne.n	8002f28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f02:	4b9d      	ldr	r3, [pc, #628]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f0e:	d10b      	bne.n	8002f28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f10:	4b99      	ldr	r3, [pc, #612]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d05b      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x108>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d157      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e23f      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f30:	d106      	bne.n	8002f40 <HAL_RCC_OscConfig+0x74>
 8002f32:	4b91      	ldr	r3, [pc, #580]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a90      	ldr	r2, [pc, #576]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f3c:	6013      	str	r3, [r2, #0]
 8002f3e:	e01d      	b.n	8002f7c <HAL_RCC_OscConfig+0xb0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f48:	d10c      	bne.n	8002f64 <HAL_RCC_OscConfig+0x98>
 8002f4a:	4b8b      	ldr	r3, [pc, #556]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a8a      	ldr	r2, [pc, #552]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	4b88      	ldr	r3, [pc, #544]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a87      	ldr	r2, [pc, #540]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f60:	6013      	str	r3, [r2, #0]
 8002f62:	e00b      	b.n	8002f7c <HAL_RCC_OscConfig+0xb0>
 8002f64:	4b84      	ldr	r3, [pc, #528]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a83      	ldr	r2, [pc, #524]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f6e:	6013      	str	r3, [r2, #0]
 8002f70:	4b81      	ldr	r3, [pc, #516]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a80      	ldr	r2, [pc, #512]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002f76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d013      	beq.n	8002fac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7ff f8a8 	bl	80020d8 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7ff f8a4 	bl	80020d8 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	; 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e204      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9e:	4b76      	ldr	r3, [pc, #472]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0f0      	beq.n	8002f8c <HAL_RCC_OscConfig+0xc0>
 8002faa:	e014      	b.n	8002fd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7ff f894 	bl	80020d8 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fb4:	f7ff f890 	bl	80020d8 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b64      	cmp	r3, #100	; 0x64
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e1f0      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc6:	4b6c      	ldr	r3, [pc, #432]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f0      	bne.n	8002fb4 <HAL_RCC_OscConfig+0xe8>
 8002fd2:	e000      	b.n	8002fd6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d063      	beq.n	80030aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fe2:	4b65      	ldr	r3, [pc, #404]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00b      	beq.n	8003006 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fee:	4b62      	ldr	r3, [pc, #392]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d11c      	bne.n	8003034 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ffa:	4b5f      	ldr	r3, [pc, #380]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d116      	bne.n	8003034 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003006:	4b5c      	ldr	r3, [pc, #368]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <HAL_RCC_OscConfig+0x152>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d001      	beq.n	800301e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e1c4      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301e:	4b56      	ldr	r3, [pc, #344]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	4952      	ldr	r1, [pc, #328]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800302e:	4313      	orrs	r3, r2
 8003030:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003032:	e03a      	b.n	80030aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d020      	beq.n	800307e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800303c:	4b4f      	ldr	r3, [pc, #316]	; (800317c <HAL_RCC_OscConfig+0x2b0>)
 800303e:	2201      	movs	r2, #1
 8003040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003042:	f7ff f849 	bl	80020d8 <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800304a:	f7ff f845 	bl	80020d8 <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e1a5      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800305c:	4b46      	ldr	r3, [pc, #280]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0f0      	beq.n	800304a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003068:	4b43      	ldr	r3, [pc, #268]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4940      	ldr	r1, [pc, #256]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8003078:	4313      	orrs	r3, r2
 800307a:	600b      	str	r3, [r1, #0]
 800307c:	e015      	b.n	80030aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800307e:	4b3f      	ldr	r3, [pc, #252]	; (800317c <HAL_RCC_OscConfig+0x2b0>)
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7ff f828 	bl	80020d8 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800308c:	f7ff f824 	bl	80020d8 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e184      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309e:	4b36      	ldr	r3, [pc, #216]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d030      	beq.n	8003118 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d016      	beq.n	80030ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030be:	4b30      	ldr	r3, [pc, #192]	; (8003180 <HAL_RCC_OscConfig+0x2b4>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c4:	f7ff f808 	bl	80020d8 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030cc:	f7ff f804 	bl	80020d8 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e164      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030de:	4b26      	ldr	r3, [pc, #152]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 80030e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f0      	beq.n	80030cc <HAL_RCC_OscConfig+0x200>
 80030ea:	e015      	b.n	8003118 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ec:	4b24      	ldr	r3, [pc, #144]	; (8003180 <HAL_RCC_OscConfig+0x2b4>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f2:	f7fe fff1 	bl	80020d8 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030fa:	f7fe ffed 	bl	80020d8 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e14d      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800310c:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800310e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f0      	bne.n	80030fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 80a0 	beq.w	8003266 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003126:	2300      	movs	r3, #0
 8003128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312a:	4b13      	ldr	r3, [pc, #76]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10f      	bne.n	8003156 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	60bb      	str	r3, [r7, #8]
 800313a:	4b0f      	ldr	r3, [pc, #60]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	4a0e      	ldr	r2, [pc, #56]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003144:	6413      	str	r3, [r2, #64]	; 0x40
 8003146:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <HAL_RCC_OscConfig+0x2ac>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <HAL_RCC_OscConfig+0x2b8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d121      	bne.n	80031a6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <HAL_RCC_OscConfig+0x2b8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a07      	ldr	r2, [pc, #28]	; (8003184 <HAL_RCC_OscConfig+0x2b8>)
 8003168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800316c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800316e:	f7fe ffb3 	bl	80020d8 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003174:	e011      	b.n	800319a <HAL_RCC_OscConfig+0x2ce>
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	42470000 	.word	0x42470000
 8003180:	42470e80 	.word	0x42470e80
 8003184:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003188:	f7fe ffa6 	bl	80020d8 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e106      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319a:	4b85      	ldr	r3, [pc, #532]	; (80033b0 <HAL_RCC_OscConfig+0x4e4>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d106      	bne.n	80031bc <HAL_RCC_OscConfig+0x2f0>
 80031ae:	4b81      	ldr	r3, [pc, #516]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b2:	4a80      	ldr	r2, [pc, #512]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	6713      	str	r3, [r2, #112]	; 0x70
 80031ba:	e01c      	b.n	80031f6 <HAL_RCC_OscConfig+0x32a>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d10c      	bne.n	80031de <HAL_RCC_OscConfig+0x312>
 80031c4:	4b7b      	ldr	r3, [pc, #492]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c8:	4a7a      	ldr	r2, [pc, #488]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031ca:	f043 0304 	orr.w	r3, r3, #4
 80031ce:	6713      	str	r3, [r2, #112]	; 0x70
 80031d0:	4b78      	ldr	r3, [pc, #480]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d4:	4a77      	ldr	r2, [pc, #476]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	6713      	str	r3, [r2, #112]	; 0x70
 80031dc:	e00b      	b.n	80031f6 <HAL_RCC_OscConfig+0x32a>
 80031de:	4b75      	ldr	r3, [pc, #468]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e2:	4a74      	ldr	r2, [pc, #464]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031e4:	f023 0301 	bic.w	r3, r3, #1
 80031e8:	6713      	str	r3, [r2, #112]	; 0x70
 80031ea:	4b72      	ldr	r3, [pc, #456]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ee:	4a71      	ldr	r2, [pc, #452]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80031f0:	f023 0304 	bic.w	r3, r3, #4
 80031f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d015      	beq.n	800322a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fe:	f7fe ff6b 	bl	80020d8 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003204:	e00a      	b.n	800321c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003206:	f7fe ff67 	bl	80020d8 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	f241 3288 	movw	r2, #5000	; 0x1388
 8003214:	4293      	cmp	r3, r2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e0c5      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800321c:	4b65      	ldr	r3, [pc, #404]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 800321e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0ee      	beq.n	8003206 <HAL_RCC_OscConfig+0x33a>
 8003228:	e014      	b.n	8003254 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322a:	f7fe ff55 	bl	80020d8 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003230:	e00a      	b.n	8003248 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003232:	f7fe ff51 	bl	80020d8 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003240:	4293      	cmp	r3, r2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e0af      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003248:	4b5a      	ldr	r3, [pc, #360]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 800324a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1ee      	bne.n	8003232 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003254:	7dfb      	ldrb	r3, [r7, #23]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d105      	bne.n	8003266 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800325a:	4b56      	ldr	r3, [pc, #344]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	4a55      	ldr	r2, [pc, #340]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 8003260:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003264:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	2b00      	cmp	r3, #0
 800326c:	f000 809b 	beq.w	80033a6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003270:	4b50      	ldr	r3, [pc, #320]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 030c 	and.w	r3, r3, #12
 8003278:	2b08      	cmp	r3, #8
 800327a:	d05c      	beq.n	8003336 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2b02      	cmp	r3, #2
 8003282:	d141      	bne.n	8003308 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003284:	4b4c      	ldr	r3, [pc, #304]	; (80033b8 <HAL_RCC_OscConfig+0x4ec>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328a:	f7fe ff25 	bl	80020d8 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003292:	f7fe ff21 	bl	80020d8 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e081      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a4:	4b43      	ldr	r3, [pc, #268]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1f0      	bne.n	8003292 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69da      	ldr	r2, [r3, #28]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	431a      	orrs	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	019b      	lsls	r3, r3, #6
 80032c0:	431a      	orrs	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	3b01      	subs	r3, #1
 80032ca:	041b      	lsls	r3, r3, #16
 80032cc:	431a      	orrs	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d2:	061b      	lsls	r3, r3, #24
 80032d4:	4937      	ldr	r1, [pc, #220]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032da:	4b37      	ldr	r3, [pc, #220]	; (80033b8 <HAL_RCC_OscConfig+0x4ec>)
 80032dc:	2201      	movs	r2, #1
 80032de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e0:	f7fe fefa 	bl	80020d8 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032e8:	f7fe fef6 	bl	80020d8 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e056      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fa:	4b2e      	ldr	r3, [pc, #184]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0f0      	beq.n	80032e8 <HAL_RCC_OscConfig+0x41c>
 8003306:	e04e      	b.n	80033a6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003308:	4b2b      	ldr	r3, [pc, #172]	; (80033b8 <HAL_RCC_OscConfig+0x4ec>)
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330e:	f7fe fee3 	bl	80020d8 <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003316:	f7fe fedf 	bl	80020d8 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e03f      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003328:	4b22      	ldr	r3, [pc, #136]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1f0      	bne.n	8003316 <HAL_RCC_OscConfig+0x44a>
 8003334:	e037      	b.n	80033a6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e032      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003342:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <HAL_RCC_OscConfig+0x4e8>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d028      	beq.n	80033a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800335a:	429a      	cmp	r2, r3
 800335c:	d121      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003368:	429a      	cmp	r2, r3
 800336a:	d11a      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003372:	4013      	ands	r3, r2
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003378:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800337a:	4293      	cmp	r3, r2
 800337c:	d111      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	3b01      	subs	r3, #1
 800338c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800339e:	429a      	cmp	r2, r3
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40007000 	.word	0x40007000
 80033b4:	40023800 	.word	0x40023800
 80033b8:	42470060 	.word	0x42470060

080033bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e0cc      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033d0:	4b68      	ldr	r3, [pc, #416]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d90c      	bls.n	80033f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033de:	4b65      	ldr	r3, [pc, #404]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e6:	4b63      	ldr	r3, [pc, #396]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d001      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e0b8      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d020      	beq.n	8003446 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d005      	beq.n	800341c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003410:	4b59      	ldr	r3, [pc, #356]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	4a58      	ldr	r2, [pc, #352]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003416:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800341a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003428:	4b53      	ldr	r3, [pc, #332]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	4a52      	ldr	r2, [pc, #328]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003432:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003434:	4b50      	ldr	r3, [pc, #320]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	494d      	ldr	r1, [pc, #308]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003442:	4313      	orrs	r3, r2
 8003444:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d044      	beq.n	80034dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d107      	bne.n	800346a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345a:	4b47      	ldr	r3, [pc, #284]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d119      	bne.n	800349a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e07f      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b02      	cmp	r3, #2
 8003470:	d003      	beq.n	800347a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003476:	2b03      	cmp	r3, #3
 8003478:	d107      	bne.n	800348a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800347a:	4b3f      	ldr	r3, [pc, #252]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d109      	bne.n	800349a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e06f      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348a:	4b3b      	ldr	r3, [pc, #236]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e067      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800349a:	4b37      	ldr	r3, [pc, #220]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f023 0203 	bic.w	r2, r3, #3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4934      	ldr	r1, [pc, #208]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034ac:	f7fe fe14 	bl	80020d8 <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b2:	e00a      	b.n	80034ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b4:	f7fe fe10 	bl	80020d8 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e04f      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ca:	4b2b      	ldr	r3, [pc, #172]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 020c 	and.w	r2, r3, #12
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	429a      	cmp	r2, r3
 80034da:	d1eb      	bne.n	80034b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034dc:	4b25      	ldr	r3, [pc, #148]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d20c      	bcs.n	8003504 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ea:	4b22      	ldr	r3, [pc, #136]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f2:	4b20      	ldr	r3, [pc, #128]	; (8003574 <HAL_RCC_ClockConfig+0x1b8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d001      	beq.n	8003504 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e032      	b.n	800356a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003510:	4b19      	ldr	r3, [pc, #100]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	4916      	ldr	r1, [pc, #88]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800351e:	4313      	orrs	r3, r2
 8003520:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0308 	and.w	r3, r3, #8
 800352a:	2b00      	cmp	r3, #0
 800352c:	d009      	beq.n	8003542 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800352e:	4b12      	ldr	r3, [pc, #72]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	490e      	ldr	r1, [pc, #56]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	4313      	orrs	r3, r2
 8003540:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003542:	f000 f821 	bl	8003588 <HAL_RCC_GetSysClockFreq>
 8003546:	4602      	mov	r2, r0
 8003548:	4b0b      	ldr	r3, [pc, #44]	; (8003578 <HAL_RCC_ClockConfig+0x1bc>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	490a      	ldr	r1, [pc, #40]	; (800357c <HAL_RCC_ClockConfig+0x1c0>)
 8003554:	5ccb      	ldrb	r3, [r1, r3]
 8003556:	fa22 f303 	lsr.w	r3, r2, r3
 800355a:	4a09      	ldr	r2, [pc, #36]	; (8003580 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800355e:	4b09      	ldr	r3, [pc, #36]	; (8003584 <HAL_RCC_ClockConfig+0x1c8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe fd74 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40023c00 	.word	0x40023c00
 8003578:	40023800 	.word	0x40023800
 800357c:	08008660 	.word	0x08008660
 8003580:	20000000 	.word	0x20000000
 8003584:	20000004 	.word	0x20000004

08003588 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003588:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	607b      	str	r3, [r7, #4]
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	2300      	movs	r3, #0
 800359a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035a0:	4b67      	ldr	r3, [pc, #412]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 030c 	and.w	r3, r3, #12
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d00d      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x40>
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	f200 80bd 	bhi.w	800372c <HAL_RCC_GetSysClockFreq+0x1a4>
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_RCC_GetSysClockFreq+0x34>
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d003      	beq.n	80035c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80035ba:	e0b7      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035bc:	4b61      	ldr	r3, [pc, #388]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80035be:	60bb      	str	r3, [r7, #8]
       break;
 80035c0:	e0b7      	b.n	8003732 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035c2:	4b61      	ldr	r3, [pc, #388]	; (8003748 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80035c4:	60bb      	str	r3, [r7, #8]
      break;
 80035c6:	e0b4      	b.n	8003732 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035c8:	4b5d      	ldr	r3, [pc, #372]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035d2:	4b5b      	ldr	r3, [pc, #364]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d04d      	beq.n	800367a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035de:	4b58      	ldr	r3, [pc, #352]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	099b      	lsrs	r3, r3, #6
 80035e4:	461a      	mov	r2, r3
 80035e6:	f04f 0300 	mov.w	r3, #0
 80035ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80035ee:	f04f 0100 	mov.w	r1, #0
 80035f2:	ea02 0800 	and.w	r8, r2, r0
 80035f6:	ea03 0901 	and.w	r9, r3, r1
 80035fa:	4640      	mov	r0, r8
 80035fc:	4649      	mov	r1, r9
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	f04f 0300 	mov.w	r3, #0
 8003606:	014b      	lsls	r3, r1, #5
 8003608:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800360c:	0142      	lsls	r2, r0, #5
 800360e:	4610      	mov	r0, r2
 8003610:	4619      	mov	r1, r3
 8003612:	ebb0 0008 	subs.w	r0, r0, r8
 8003616:	eb61 0109 	sbc.w	r1, r1, r9
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	018b      	lsls	r3, r1, #6
 8003624:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003628:	0182      	lsls	r2, r0, #6
 800362a:	1a12      	subs	r2, r2, r0
 800362c:	eb63 0301 	sbc.w	r3, r3, r1
 8003630:	f04f 0000 	mov.w	r0, #0
 8003634:	f04f 0100 	mov.w	r1, #0
 8003638:	00d9      	lsls	r1, r3, #3
 800363a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800363e:	00d0      	lsls	r0, r2, #3
 8003640:	4602      	mov	r2, r0
 8003642:	460b      	mov	r3, r1
 8003644:	eb12 0208 	adds.w	r2, r2, r8
 8003648:	eb43 0309 	adc.w	r3, r3, r9
 800364c:	f04f 0000 	mov.w	r0, #0
 8003650:	f04f 0100 	mov.w	r1, #0
 8003654:	0259      	lsls	r1, r3, #9
 8003656:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800365a:	0250      	lsls	r0, r2, #9
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4610      	mov	r0, r2
 8003662:	4619      	mov	r1, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	461a      	mov	r2, r3
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	f7fd fa9c 	bl	8000ba8 <__aeabi_uldivmod>
 8003670:	4602      	mov	r2, r0
 8003672:	460b      	mov	r3, r1
 8003674:	4613      	mov	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	e04a      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800367a:	4b31      	ldr	r3, [pc, #196]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	099b      	lsrs	r3, r3, #6
 8003680:	461a      	mov	r2, r3
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	f240 10ff 	movw	r0, #511	; 0x1ff
 800368a:	f04f 0100 	mov.w	r1, #0
 800368e:	ea02 0400 	and.w	r4, r2, r0
 8003692:	ea03 0501 	and.w	r5, r3, r1
 8003696:	4620      	mov	r0, r4
 8003698:	4629      	mov	r1, r5
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	f04f 0300 	mov.w	r3, #0
 80036a2:	014b      	lsls	r3, r1, #5
 80036a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80036a8:	0142      	lsls	r2, r0, #5
 80036aa:	4610      	mov	r0, r2
 80036ac:	4619      	mov	r1, r3
 80036ae:	1b00      	subs	r0, r0, r4
 80036b0:	eb61 0105 	sbc.w	r1, r1, r5
 80036b4:	f04f 0200 	mov.w	r2, #0
 80036b8:	f04f 0300 	mov.w	r3, #0
 80036bc:	018b      	lsls	r3, r1, #6
 80036be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80036c2:	0182      	lsls	r2, r0, #6
 80036c4:	1a12      	subs	r2, r2, r0
 80036c6:	eb63 0301 	sbc.w	r3, r3, r1
 80036ca:	f04f 0000 	mov.w	r0, #0
 80036ce:	f04f 0100 	mov.w	r1, #0
 80036d2:	00d9      	lsls	r1, r3, #3
 80036d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80036d8:	00d0      	lsls	r0, r2, #3
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	1912      	adds	r2, r2, r4
 80036e0:	eb45 0303 	adc.w	r3, r5, r3
 80036e4:	f04f 0000 	mov.w	r0, #0
 80036e8:	f04f 0100 	mov.w	r1, #0
 80036ec:	0299      	lsls	r1, r3, #10
 80036ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80036f2:	0290      	lsls	r0, r2, #10
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4610      	mov	r0, r2
 80036fa:	4619      	mov	r1, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	461a      	mov	r2, r3
 8003700:	f04f 0300 	mov.w	r3, #0
 8003704:	f7fd fa50 	bl	8000ba8 <__aeabi_uldivmod>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	4613      	mov	r3, r2
 800370e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003710:	4b0b      	ldr	r3, [pc, #44]	; (8003740 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	0c1b      	lsrs	r3, r3, #16
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	3301      	adds	r3, #1
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	fbb2 f3f3 	udiv	r3, r2, r3
 8003728:	60bb      	str	r3, [r7, #8]
      break;
 800372a:	e002      	b.n	8003732 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800372c:	4b05      	ldr	r3, [pc, #20]	; (8003744 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800372e:	60bb      	str	r3, [r7, #8]
      break;
 8003730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003732:	68bb      	ldr	r3, [r7, #8]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800
 8003744:	00f42400 	.word	0x00f42400
 8003748:	007a1200 	.word	0x007a1200

0800374c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <HAL_RCC_GetHCLKFreq+0x14>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20000000 	.word	0x20000000

08003764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003768:	f7ff fff0 	bl	800374c <HAL_RCC_GetHCLKFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b05      	ldr	r3, [pc, #20]	; (8003784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	0a9b      	lsrs	r3, r3, #10
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4903      	ldr	r1, [pc, #12]	; (8003788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40023800 	.word	0x40023800
 8003788:	08008670 	.word	0x08008670

0800378c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003790:	f7ff ffdc 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003794:	4602      	mov	r2, r0
 8003796:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	0b5b      	lsrs	r3, r3, #13
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	4903      	ldr	r1, [pc, #12]	; (80037b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40023800 	.word	0x40023800
 80037b0:	08008670 	.word	0x08008670

080037b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e041      	b.n	800384a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fe f97e 	bl	8001adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2202      	movs	r2, #2
 80037e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3304      	adds	r3, #4
 80037f0:	4619      	mov	r1, r3
 80037f2:	4610      	mov	r0, r2
 80037f4:	f000 fd3e 	bl	8004274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e041      	b.n	80038e8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d106      	bne.n	800387e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 f839 	bl	80038f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2202      	movs	r2, #2
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	4619      	mov	r1, r3
 8003890:	4610      	mov	r0, r2
 8003892:	f000 fcef 	bl	8004274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d109      	bne.n	8003928 <HAL_TIM_PWM_Start+0x24>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b01      	cmp	r3, #1
 800391e:	bf14      	ite	ne
 8003920:	2301      	movne	r3, #1
 8003922:	2300      	moveq	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	e022      	b.n	800396e <HAL_TIM_PWM_Start+0x6a>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	2b04      	cmp	r3, #4
 800392c:	d109      	bne.n	8003942 <HAL_TIM_PWM_Start+0x3e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b01      	cmp	r3, #1
 8003938:	bf14      	ite	ne
 800393a:	2301      	movne	r3, #1
 800393c:	2300      	moveq	r3, #0
 800393e:	b2db      	uxtb	r3, r3
 8003940:	e015      	b.n	800396e <HAL_TIM_PWM_Start+0x6a>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	2b08      	cmp	r3, #8
 8003946:	d109      	bne.n	800395c <HAL_TIM_PWM_Start+0x58>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	bf14      	ite	ne
 8003954:	2301      	movne	r3, #1
 8003956:	2300      	moveq	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	e008      	b.n	800396e <HAL_TIM_PWM_Start+0x6a>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b01      	cmp	r3, #1
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e07c      	b.n	8003a70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d104      	bne.n	8003986 <HAL_TIM_PWM_Start+0x82>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003984:	e013      	b.n	80039ae <HAL_TIM_PWM_Start+0xaa>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d104      	bne.n	8003996 <HAL_TIM_PWM_Start+0x92>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003994:	e00b      	b.n	80039ae <HAL_TIM_PWM_Start+0xaa>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d104      	bne.n	80039a6 <HAL_TIM_PWM_Start+0xa2>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039a4:	e003      	b.n	80039ae <HAL_TIM_PWM_Start+0xaa>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2202      	movs	r2, #2
 80039aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2201      	movs	r2, #1
 80039b4:	6839      	ldr	r1, [r7, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 ff46 	bl	8004848 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a2d      	ldr	r2, [pc, #180]	; (8003a78 <HAL_TIM_PWM_Start+0x174>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d004      	beq.n	80039d0 <HAL_TIM_PWM_Start+0xcc>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a2c      	ldr	r2, [pc, #176]	; (8003a7c <HAL_TIM_PWM_Start+0x178>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d101      	bne.n	80039d4 <HAL_TIM_PWM_Start+0xd0>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <HAL_TIM_PWM_Start+0xd2>
 80039d4:	2300      	movs	r3, #0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d007      	beq.n	80039ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a22      	ldr	r2, [pc, #136]	; (8003a78 <HAL_TIM_PWM_Start+0x174>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d022      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039fc:	d01d      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a1f      	ldr	r2, [pc, #124]	; (8003a80 <HAL_TIM_PWM_Start+0x17c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d018      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a1d      	ldr	r2, [pc, #116]	; (8003a84 <HAL_TIM_PWM_Start+0x180>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d013      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a1c      	ldr	r2, [pc, #112]	; (8003a88 <HAL_TIM_PWM_Start+0x184>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d00e      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a16      	ldr	r2, [pc, #88]	; (8003a7c <HAL_TIM_PWM_Start+0x178>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d009      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a18      	ldr	r2, [pc, #96]	; (8003a8c <HAL_TIM_PWM_Start+0x188>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d004      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x136>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a16      	ldr	r2, [pc, #88]	; (8003a90 <HAL_TIM_PWM_Start+0x18c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d111      	bne.n	8003a5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2b06      	cmp	r3, #6
 8003a4a:	d010      	beq.n	8003a6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a5c:	e007      	b.n	8003a6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f042 0201 	orr.w	r2, r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40010000 	.word	0x40010000
 8003a7c:	40010400 	.word	0x40010400
 8003a80:	40000400 	.word	0x40000400
 8003a84:	40000800 	.word	0x40000800
 8003a88:	40000c00 	.word	0x40000c00
 8003a8c:	40014000 	.word	0x40014000
 8003a90:	40001800 	.word	0x40001800

08003a94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e097      	b.n	8003bd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d106      	bne.n	8003ac2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f7fe f84b 	bl	8001b58 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6812      	ldr	r2, [r2, #0]
 8003ad4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ad8:	f023 0307 	bic.w	r3, r3, #7
 8003adc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4610      	mov	r0, r2
 8003aea:	f000 fbc3 	bl	8004274 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b16:	f023 0303 	bic.w	r3, r3, #3
 8003b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	021b      	lsls	r3, r3, #8
 8003b26:	4313      	orrs	r3, r2
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b34:	f023 030c 	bic.w	r3, r3, #12
 8003b38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	021b      	lsls	r3, r3, #8
 8003b50:	4313      	orrs	r3, r2
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	011a      	lsls	r2, r3, #4
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	031b      	lsls	r3, r3, #12
 8003b64:	4313      	orrs	r3, r2
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003b72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003b7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	4313      	orrs	r3, r2
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bf0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bf8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003c08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d110      	bne.n	8003c32 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d102      	bne.n	8003c1c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c16:	7b7b      	ldrb	r3, [r7, #13]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d001      	beq.n	8003c20 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e069      	b.n	8003cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2202      	movs	r2, #2
 8003c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c30:	e031      	b.n	8003c96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d110      	bne.n	8003c5a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c38:	7bbb      	ldrb	r3, [r7, #14]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d102      	bne.n	8003c44 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c3e:	7b3b      	ldrb	r3, [r7, #12]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d001      	beq.n	8003c48 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e055      	b.n	8003cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c58:	e01d      	b.n	8003c96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d108      	bne.n	8003c72 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c60:	7bbb      	ldrb	r3, [r7, #14]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d105      	bne.n	8003c72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c66:	7b7b      	ldrb	r3, [r7, #13]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d102      	bne.n	8003c72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c6c:	7b3b      	ldrb	r3, [r7, #12]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d001      	beq.n	8003c76 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e03e      	b.n	8003cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2202      	movs	r2, #2
 8003c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2202      	movs	r2, #2
 8003c92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_TIM_Encoder_Start+0xc4>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d008      	beq.n	8003cb4 <HAL_TIM_Encoder_Start+0xd4>
 8003ca2:	e00f      	b.n	8003cc4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	2100      	movs	r1, #0
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fdcb 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003cb2:	e016      	b.n	8003ce2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	2104      	movs	r1, #4
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 fdc3 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003cc2:	e00e      	b.n	8003ce2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 fdbb 	bl	8004848 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	2104      	movs	r1, #4
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fdb4 	bl	8004848 <TIM_CCxChannelCmd>
      break;
 8003ce0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 0201 	orr.w	r2, r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d122      	bne.n	8003d58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d11b      	bne.n	8003d58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f06f 0202 	mvn.w	r2, #2
 8003d28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fa7a 	bl	8004238 <HAL_TIM_IC_CaptureCallback>
 8003d44:	e005      	b.n	8003d52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa6c 	bl	8004224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f000 fa7d 	bl	800424c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b04      	cmp	r3, #4
 8003d64:	d122      	bne.n	8003dac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d11b      	bne.n	8003dac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f06f 0204 	mvn.w	r2, #4
 8003d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2202      	movs	r2, #2
 8003d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fa50 	bl	8004238 <HAL_TIM_IC_CaptureCallback>
 8003d98:	e005      	b.n	8003da6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fa42 	bl	8004224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 fa53 	bl	800424c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d122      	bne.n	8003e00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b08      	cmp	r3, #8
 8003dc6:	d11b      	bne.n	8003e00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0208 	mvn.w	r2, #8
 8003dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2204      	movs	r2, #4
 8003dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fa26 	bl	8004238 <HAL_TIM_IC_CaptureCallback>
 8003dec:	e005      	b.n	8003dfa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fa18 	bl	8004224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 fa29 	bl	800424c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	f003 0310 	and.w	r3, r3, #16
 8003e0a:	2b10      	cmp	r3, #16
 8003e0c:	d122      	bne.n	8003e54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b10      	cmp	r3, #16
 8003e1a:	d11b      	bne.n	8003e54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f06f 0210 	mvn.w	r2, #16
 8003e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2208      	movs	r2, #8
 8003e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f9fc 	bl	8004238 <HAL_TIM_IC_CaptureCallback>
 8003e40:	e005      	b.n	8003e4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f9ee 	bl	8004224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f9ff 	bl	800424c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d10e      	bne.n	8003e80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d107      	bne.n	8003e80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f06f 0201 	mvn.w	r2, #1
 8003e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 f9c8 	bl	8004210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e8a:	2b80      	cmp	r3, #128	; 0x80
 8003e8c:	d10e      	bne.n	8003eac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e98:	2b80      	cmp	r3, #128	; 0x80
 8003e9a:	d107      	bne.n	8003eac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fdcc 	bl	8004a44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d10e      	bne.n	8003ed8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec4:	2b40      	cmp	r3, #64	; 0x40
 8003ec6:	d107      	bne.n	8003ed8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f9c4 	bl	8004260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0320 	and.w	r3, r3, #32
 8003ee2:	2b20      	cmp	r3, #32
 8003ee4:	d10e      	bne.n	8003f04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	f003 0320 	and.w	r3, r3, #32
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d107      	bne.n	8003f04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f06f 0220 	mvn.w	r2, #32
 8003efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fd96 	bl	8004a30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f04:	bf00      	nop
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d101      	bne.n	8003f26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e0ac      	b.n	8004080 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b0c      	cmp	r3, #12
 8003f32:	f200 809f 	bhi.w	8004074 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003f36:	a201      	add	r2, pc, #4	; (adr r2, 8003f3c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3c:	08003f71 	.word	0x08003f71
 8003f40:	08004075 	.word	0x08004075
 8003f44:	08004075 	.word	0x08004075
 8003f48:	08004075 	.word	0x08004075
 8003f4c:	08003fb1 	.word	0x08003fb1
 8003f50:	08004075 	.word	0x08004075
 8003f54:	08004075 	.word	0x08004075
 8003f58:	08004075 	.word	0x08004075
 8003f5c:	08003ff3 	.word	0x08003ff3
 8003f60:	08004075 	.word	0x08004075
 8003f64:	08004075 	.word	0x08004075
 8003f68:	08004075 	.word	0x08004075
 8003f6c:	08004033 	.word	0x08004033
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fa1c 	bl	80043b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699a      	ldr	r2, [r3, #24]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0208 	orr.w	r2, r2, #8
 8003f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0204 	bic.w	r2, r2, #4
 8003f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6999      	ldr	r1, [r3, #24]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	619a      	str	r2, [r3, #24]
      break;
 8003fae:	e062      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68b9      	ldr	r1, [r7, #8]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fa6c 	bl	8004494 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699a      	ldr	r2, [r3, #24]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6999      	ldr	r1, [r3, #24]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	021a      	lsls	r2, r3, #8
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	619a      	str	r2, [r3, #24]
      break;
 8003ff0:	e041      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fac1 	bl	8004580 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0208 	orr.w	r2, r2, #8
 800400c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0204 	bic.w	r2, r2, #4
 800401c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69d9      	ldr	r1, [r3, #28]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	61da      	str	r2, [r3, #28]
      break;
 8004030:	e021      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fb15 	bl	8004668 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	69da      	ldr	r2, [r3, #28]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800404c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800405c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69d9      	ldr	r1, [r3, #28]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	021a      	lsls	r2, r3, #8
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	61da      	str	r2, [r3, #28]
      break;
 8004072:	e000      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004074:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004098:	2b01      	cmp	r3, #1
 800409a:	d101      	bne.n	80040a0 <HAL_TIM_ConfigClockSource+0x18>
 800409c:	2302      	movs	r3, #2
 800409e:	e0b3      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x180>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2202      	movs	r2, #2
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d8:	d03e      	beq.n	8004158 <HAL_TIM_ConfigClockSource+0xd0>
 80040da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040de:	f200 8087 	bhi.w	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 80040e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e6:	f000 8085 	beq.w	80041f4 <HAL_TIM_ConfigClockSource+0x16c>
 80040ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040ee:	d87f      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 80040f0:	2b70      	cmp	r3, #112	; 0x70
 80040f2:	d01a      	beq.n	800412a <HAL_TIM_ConfigClockSource+0xa2>
 80040f4:	2b70      	cmp	r3, #112	; 0x70
 80040f6:	d87b      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 80040f8:	2b60      	cmp	r3, #96	; 0x60
 80040fa:	d050      	beq.n	800419e <HAL_TIM_ConfigClockSource+0x116>
 80040fc:	2b60      	cmp	r3, #96	; 0x60
 80040fe:	d877      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 8004100:	2b50      	cmp	r3, #80	; 0x50
 8004102:	d03c      	beq.n	800417e <HAL_TIM_ConfigClockSource+0xf6>
 8004104:	2b50      	cmp	r3, #80	; 0x50
 8004106:	d873      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 8004108:	2b40      	cmp	r3, #64	; 0x40
 800410a:	d058      	beq.n	80041be <HAL_TIM_ConfigClockSource+0x136>
 800410c:	2b40      	cmp	r3, #64	; 0x40
 800410e:	d86f      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 8004110:	2b30      	cmp	r3, #48	; 0x30
 8004112:	d064      	beq.n	80041de <HAL_TIM_ConfigClockSource+0x156>
 8004114:	2b30      	cmp	r3, #48	; 0x30
 8004116:	d86b      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 8004118:	2b20      	cmp	r3, #32
 800411a:	d060      	beq.n	80041de <HAL_TIM_ConfigClockSource+0x156>
 800411c:	2b20      	cmp	r3, #32
 800411e:	d867      	bhi.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
 8004120:	2b00      	cmp	r3, #0
 8004122:	d05c      	beq.n	80041de <HAL_TIM_ConfigClockSource+0x156>
 8004124:	2b10      	cmp	r3, #16
 8004126:	d05a      	beq.n	80041de <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004128:	e062      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	6899      	ldr	r1, [r3, #8]
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f000 fb65 	bl	8004808 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800414c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	609a      	str	r2, [r3, #8]
      break;
 8004156:	e04e      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6818      	ldr	r0, [r3, #0]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	6899      	ldr	r1, [r3, #8]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f000 fb4e 	bl	8004808 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800417a:	609a      	str	r2, [r3, #8]
      break;
 800417c:	e03b      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6818      	ldr	r0, [r3, #0]
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	6859      	ldr	r1, [r3, #4]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	461a      	mov	r2, r3
 800418c:	f000 fac2 	bl	8004714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2150      	movs	r1, #80	; 0x50
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fb1b 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 800419c:	e02b      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	6859      	ldr	r1, [r3, #4]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	461a      	mov	r2, r3
 80041ac:	f000 fae1 	bl	8004772 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2160      	movs	r1, #96	; 0x60
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fb0b 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 80041bc:	e01b      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6818      	ldr	r0, [r3, #0]
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	6859      	ldr	r1, [r3, #4]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	461a      	mov	r2, r3
 80041cc:	f000 faa2 	bl	8004714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2140      	movs	r1, #64	; 0x40
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fafb 	bl	80047d2 <TIM_ITRx_SetConfig>
      break;
 80041dc:	e00b      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4619      	mov	r1, r3
 80041e8:	4610      	mov	r0, r2
 80041ea:	f000 faf2 	bl	80047d2 <TIM_ITRx_SetConfig>
        break;
 80041ee:	e002      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80041f0:	bf00      	nop
 80041f2:	e000      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80041f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a40      	ldr	r2, [pc, #256]	; (8004388 <TIM_Base_SetConfig+0x114>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d013      	beq.n	80042b4 <TIM_Base_SetConfig+0x40>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004292:	d00f      	beq.n	80042b4 <TIM_Base_SetConfig+0x40>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a3d      	ldr	r2, [pc, #244]	; (800438c <TIM_Base_SetConfig+0x118>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d00b      	beq.n	80042b4 <TIM_Base_SetConfig+0x40>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a3c      	ldr	r2, [pc, #240]	; (8004390 <TIM_Base_SetConfig+0x11c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d007      	beq.n	80042b4 <TIM_Base_SetConfig+0x40>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a3b      	ldr	r2, [pc, #236]	; (8004394 <TIM_Base_SetConfig+0x120>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d003      	beq.n	80042b4 <TIM_Base_SetConfig+0x40>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a3a      	ldr	r2, [pc, #232]	; (8004398 <TIM_Base_SetConfig+0x124>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d108      	bne.n	80042c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a2f      	ldr	r2, [pc, #188]	; (8004388 <TIM_Base_SetConfig+0x114>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d02b      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d4:	d027      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a2c      	ldr	r2, [pc, #176]	; (800438c <TIM_Base_SetConfig+0x118>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d023      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a2b      	ldr	r2, [pc, #172]	; (8004390 <TIM_Base_SetConfig+0x11c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d01f      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a2a      	ldr	r2, [pc, #168]	; (8004394 <TIM_Base_SetConfig+0x120>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d01b      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a29      	ldr	r2, [pc, #164]	; (8004398 <TIM_Base_SetConfig+0x124>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d017      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a28      	ldr	r2, [pc, #160]	; (800439c <TIM_Base_SetConfig+0x128>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d013      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a27      	ldr	r2, [pc, #156]	; (80043a0 <TIM_Base_SetConfig+0x12c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00f      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a26      	ldr	r2, [pc, #152]	; (80043a4 <TIM_Base_SetConfig+0x130>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d00b      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a25      	ldr	r2, [pc, #148]	; (80043a8 <TIM_Base_SetConfig+0x134>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d007      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a24      	ldr	r2, [pc, #144]	; (80043ac <TIM_Base_SetConfig+0x138>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d003      	beq.n	8004326 <TIM_Base_SetConfig+0xb2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a23      	ldr	r2, [pc, #140]	; (80043b0 <TIM_Base_SetConfig+0x13c>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d108      	bne.n	8004338 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800432c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4313      	orrs	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	4313      	orrs	r3, r2
 8004344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a0a      	ldr	r2, [pc, #40]	; (8004388 <TIM_Base_SetConfig+0x114>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d003      	beq.n	800436c <TIM_Base_SetConfig+0xf8>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a0c      	ldr	r2, [pc, #48]	; (8004398 <TIM_Base_SetConfig+0x124>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d103      	bne.n	8004374 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	615a      	str	r2, [r3, #20]
}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40010000 	.word	0x40010000
 800438c:	40000400 	.word	0x40000400
 8004390:	40000800 	.word	0x40000800
 8004394:	40000c00 	.word	0x40000c00
 8004398:	40010400 	.word	0x40010400
 800439c:	40014000 	.word	0x40014000
 80043a0:	40014400 	.word	0x40014400
 80043a4:	40014800 	.word	0x40014800
 80043a8:	40001800 	.word	0x40001800
 80043ac:	40001c00 	.word	0x40001c00
 80043b0:	40002000 	.word	0x40002000

080043b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	f023 0201 	bic.w	r2, r3, #1
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0303 	bic.w	r3, r3, #3
 80043ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f023 0302 	bic.w	r3, r3, #2
 80043fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	4313      	orrs	r3, r2
 8004406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a20      	ldr	r2, [pc, #128]	; (800448c <TIM_OC1_SetConfig+0xd8>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d003      	beq.n	8004418 <TIM_OC1_SetConfig+0x64>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a1f      	ldr	r2, [pc, #124]	; (8004490 <TIM_OC1_SetConfig+0xdc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d10c      	bne.n	8004432 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f023 0308 	bic.w	r3, r3, #8
 800441e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	4313      	orrs	r3, r2
 8004428:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f023 0304 	bic.w	r3, r3, #4
 8004430:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a15      	ldr	r2, [pc, #84]	; (800448c <TIM_OC1_SetConfig+0xd8>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d003      	beq.n	8004442 <TIM_OC1_SetConfig+0x8e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a14      	ldr	r2, [pc, #80]	; (8004490 <TIM_OC1_SetConfig+0xdc>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d111      	bne.n	8004466 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	621a      	str	r2, [r3, #32]
}
 8004480:	bf00      	nop
 8004482:	371c      	adds	r7, #28
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	40010000 	.word	0x40010000
 8004490:	40010400 	.word	0x40010400

08004494 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	f023 0210 	bic.w	r2, r3, #16
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f023 0320 	bic.w	r3, r3, #32
 80044de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a22      	ldr	r2, [pc, #136]	; (8004578 <TIM_OC2_SetConfig+0xe4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d003      	beq.n	80044fc <TIM_OC2_SetConfig+0x68>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a21      	ldr	r2, [pc, #132]	; (800457c <TIM_OC2_SetConfig+0xe8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d10d      	bne.n	8004518 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004502:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	4313      	orrs	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004516:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a17      	ldr	r2, [pc, #92]	; (8004578 <TIM_OC2_SetConfig+0xe4>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d003      	beq.n	8004528 <TIM_OC2_SetConfig+0x94>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a16      	ldr	r2, [pc, #88]	; (800457c <TIM_OC2_SetConfig+0xe8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d113      	bne.n	8004550 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800452e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004536:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4313      	orrs	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	621a      	str	r2, [r3, #32]
}
 800456a:	bf00      	nop
 800456c:	371c      	adds	r7, #28
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40010000 	.word	0x40010000
 800457c:	40010400 	.word	0x40010400

08004580 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0303 	bic.w	r3, r3, #3
 80045b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	4313      	orrs	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	021b      	lsls	r3, r3, #8
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a21      	ldr	r2, [pc, #132]	; (8004660 <TIM_OC3_SetConfig+0xe0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d003      	beq.n	80045e6 <TIM_OC3_SetConfig+0x66>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a20      	ldr	r2, [pc, #128]	; (8004664 <TIM_OC3_SetConfig+0xe4>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d10d      	bne.n	8004602 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a16      	ldr	r2, [pc, #88]	; (8004660 <TIM_OC3_SetConfig+0xe0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d003      	beq.n	8004612 <TIM_OC3_SetConfig+0x92>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a15      	ldr	r2, [pc, #84]	; (8004664 <TIM_OC3_SetConfig+0xe4>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d113      	bne.n	800463a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685a      	ldr	r2, [r3, #4]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	621a      	str	r2, [r3, #32]
}
 8004654:	bf00      	nop
 8004656:	371c      	adds	r7, #28
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	40010000 	.word	0x40010000
 8004664:	40010400 	.word	0x40010400

08004668 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004668:	b480      	push	{r7}
 800466a:	b087      	sub	sp, #28
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800469e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	031b      	lsls	r3, r3, #12
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a12      	ldr	r2, [pc, #72]	; (800470c <TIM_OC4_SetConfig+0xa4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_OC4_SetConfig+0x68>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a11      	ldr	r2, [pc, #68]	; (8004710 <TIM_OC4_SetConfig+0xa8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d109      	bne.n	80046e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	019b      	lsls	r3, r3, #6
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	621a      	str	r2, [r3, #32]
}
 80046fe:	bf00      	nop
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40010000 	.word	0x40010000
 8004710:	40010400 	.word	0x40010400

08004714 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	f023 0201 	bic.w	r2, r3, #1
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800473e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	011b      	lsls	r3, r3, #4
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f023 030a 	bic.w	r3, r3, #10
 8004750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	621a      	str	r2, [r3, #32]
}
 8004766:	bf00      	nop
 8004768:	371c      	adds	r7, #28
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004772:	b480      	push	{r7}
 8004774:	b087      	sub	sp, #28
 8004776:	af00      	add	r7, sp, #0
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	60b9      	str	r1, [r7, #8]
 800477c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	f023 0210 	bic.w	r2, r3, #16
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800479c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	031b      	lsls	r3, r3, #12
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	621a      	str	r2, [r3, #32]
}
 80047c6:	bf00      	nop
 80047c8:	371c      	adds	r7, #28
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f043 0307 	orr.w	r3, r3, #7
 80047f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	609a      	str	r2, [r3, #8]
}
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004822:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	021a      	lsls	r2, r3, #8
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	431a      	orrs	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	4313      	orrs	r3, r2
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	4313      	orrs	r3, r2
 8004834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	609a      	str	r2, [r3, #8]
}
 800483c:	bf00      	nop
 800483e:	371c      	adds	r7, #28
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004848:	b480      	push	{r7}
 800484a:	b087      	sub	sp, #28
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 031f 	and.w	r3, r3, #31
 800485a:	2201      	movs	r2, #1
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a1a      	ldr	r2, [r3, #32]
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	43db      	mvns	r3, r3
 800486a:	401a      	ands	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a1a      	ldr	r2, [r3, #32]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	f003 031f 	and.w	r3, r3, #31
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	fa01 f303 	lsl.w	r3, r1, r3
 8004880:	431a      	orrs	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
	...

08004894 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e05a      	b.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a21      	ldr	r2, [pc, #132]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d022      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f8:	d01d      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1d      	ldr	r2, [pc, #116]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d018      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a1b      	ldr	r2, [pc, #108]	; (8004978 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a1a      	ldr	r2, [pc, #104]	; (800497c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00e      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a17      	ldr	r2, [pc, #92]	; (8004984 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d004      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a15      	ldr	r2, [pc, #84]	; (8004988 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d10c      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	4313      	orrs	r3, r2
 8004946:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	40010000 	.word	0x40010000
 8004974:	40000400 	.word	0x40000400
 8004978:	40000800 	.word	0x40000800
 800497c:	40000c00 	.word	0x40000c00
 8004980:	40010400 	.word	0x40010400
 8004984:	40014000 	.word	0x40014000
 8004988:	40001800 	.word	0x40001800

0800498c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e03d      	b.n	8004a24 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e03f      	b.n	8004aea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fd f9d2 	bl	8001e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2224      	movs	r2, #36	; 0x24
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 fd3d 	bl	800551c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691a      	ldr	r2, [r3, #16]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ab0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695a      	ldr	r2, [r3, #20]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ac0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ad0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b20      	cmp	r3, #32
 8004b0c:	d153      	bne.n	8004bb6 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <HAL_UART_Transmit_DMA+0x26>
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e04c      	b.n	8004bb8 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_UART_Transmit_DMA+0x38>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e045      	b.n	8004bb8 <HAL_UART_Transmit_DMA+0xc4>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	88fa      	ldrh	r2, [r7, #6]
 8004b3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	88fa      	ldrh	r2, [r7, #6]
 8004b44:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2221      	movs	r2, #33	; 0x21
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b58:	4a19      	ldr	r2, [pc, #100]	; (8004bc0 <HAL_UART_Transmit_DMA+0xcc>)
 8004b5a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b60:	4a18      	ldr	r2, [pc, #96]	; (8004bc4 <HAL_UART_Transmit_DMA+0xd0>)
 8004b62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b68:	4a17      	ldr	r2, [pc, #92]	; (8004bc8 <HAL_UART_Transmit_DMA+0xd4>)
 8004b6a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b70:	2200      	movs	r2, #0
 8004b72:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004b74:	f107 0308 	add.w	r3, r7, #8
 8004b78:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	6819      	ldr	r1, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3304      	adds	r3, #4
 8004b88:	461a      	mov	r2, r3
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	f7fd fc94 	bl	80024b8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b98:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	695a      	ldr	r2, [r3, #20]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004bb0:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e000      	b.n	8004bb8 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8004bb6:	2302      	movs	r3, #2
  }
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	08004fd9 	.word	0x08004fd9
 8004bc4:	0800502b 	.word	0x0800502b
 8004bc8:	08005113 	.word	0x08005113

08004bcc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	d11d      	bne.n	8004c22 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <HAL_UART_Receive_DMA+0x26>
 8004bec:	88fb      	ldrh	r3, [r7, #6]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e016      	b.n	8004c24 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_UART_Receive_DMA+0x38>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e00f      	b.n	8004c24 <HAL_UART_Receive_DMA+0x58>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	461a      	mov	r2, r3
 8004c16:	68b9      	ldr	r1, [r7, #8]
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 fac5 	bl	80051a8 <UART_Start_Receive_DMA>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	e000      	b.n	8004c24 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c22:	2302      	movs	r3, #2
  }
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b08a      	sub	sp, #40	; 0x28
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10d      	bne.n	8004c7e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c64:	f003 0320 	and.w	r3, r3, #32
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d008      	beq.n	8004c7e <HAL_UART_IRQHandler+0x52>
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fbb9 	bl	80053ee <UART_Receive_IT>
      return;
 8004c7c:	e17c      	b.n	8004f78 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 80b1 	beq.w	8004de8 <HAL_UART_IRQHandler+0x1bc>
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d105      	bne.n	8004c9c <HAL_UART_IRQHandler+0x70>
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 80a6 	beq.w	8004de8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <HAL_UART_IRQHandler+0x90>
 8004ca6:	6a3b      	ldr	r3, [r7, #32]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d005      	beq.n	8004cbc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	f043 0201 	orr.w	r2, r3, #1
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00a      	beq.n	8004cdc <HAL_UART_IRQHandler+0xb0>
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	f043 0202 	orr.w	r2, r3, #2
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00a      	beq.n	8004cfc <HAL_UART_IRQHandler+0xd0>
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d005      	beq.n	8004cfc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	f043 0204 	orr.w	r2, r3, #4
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00f      	beq.n	8004d26 <HAL_UART_IRQHandler+0xfa>
 8004d06:	6a3b      	ldr	r3, [r7, #32]
 8004d08:	f003 0320 	and.w	r3, r3, #32
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d104      	bne.n	8004d1a <HAL_UART_IRQHandler+0xee>
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d005      	beq.n	8004d26 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	f043 0208 	orr.w	r2, r3, #8
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 811f 	beq.w	8004f6e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <HAL_UART_IRQHandler+0x11e>
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	f003 0320 	and.w	r3, r3, #32
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fb52 	bl	80053ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	695b      	ldr	r3, [r3, #20]
 8004d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d54:	2b40      	cmp	r3, #64	; 0x40
 8004d56:	bf0c      	ite	eq
 8004d58:	2301      	moveq	r3, #1
 8004d5a:	2300      	movne	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	f003 0308 	and.w	r3, r3, #8
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <HAL_UART_IRQHandler+0x146>
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d031      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa92 	bl	800529c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d82:	2b40      	cmp	r3, #64	; 0x40
 8004d84:	d123      	bne.n	8004dce <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695a      	ldr	r2, [r3, #20]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d94:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d013      	beq.n	8004dc6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da2:	4a77      	ldr	r2, [pc, #476]	; (8004f80 <HAL_UART_IRQHandler+0x354>)
 8004da4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fd fc4c 	bl	8002648 <HAL_DMA_Abort_IT>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d016      	beq.n	8004de4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc4:	e00e      	b.n	8004de4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f8f0 	bl	8004fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dcc:	e00a      	b.n	8004de4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 f8ec 	bl	8004fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd4:	e006      	b.n	8004de4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f8e8 	bl	8004fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004de2:	e0c4      	b.n	8004f6e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de4:	bf00      	nop
    return;
 8004de6:	e0c2      	b.n	8004f6e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	f040 80a2 	bne.w	8004f36 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	f003 0310 	and.w	r3, r3, #16
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 809c 	beq.w	8004f36 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 8096 	beq.w	8004f36 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2a:	2b40      	cmp	r3, #64	; 0x40
 8004e2c:	d14f      	bne.n	8004ece <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004e38:	8a3b      	ldrh	r3, [r7, #16]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 8099 	beq.w	8004f72 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e44:	8a3a      	ldrh	r2, [r7, #16]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	f080 8093 	bcs.w	8004f72 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8a3a      	ldrh	r2, [r7, #16]
 8004e50:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e5c:	d02b      	beq.n	8004eb6 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68da      	ldr	r2, [r3, #12]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e6c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695a      	ldr	r2, [r3, #20]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0201 	bic.w	r2, r2, #1
 8004e7c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695a      	ldr	r2, [r3, #20]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e8c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2220      	movs	r2, #32
 8004e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 0210 	bic.w	r2, r2, #16
 8004eaa:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fd fb59 	bl	8002568 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f87a 	bl	8004fc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004ecc:	e051      	b.n	8004f72 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d047      	beq.n	8004f76 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8004ee6:	8a7b      	ldrh	r3, [r7, #18]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d044      	beq.n	8004f76 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004efa:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695a      	ldr	r2, [r3, #20]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0201 	bic.w	r2, r2, #1
 8004f0a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68da      	ldr	r2, [r3, #12]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 0210 	bic.w	r2, r2, #16
 8004f28:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f2a:	8a7b      	ldrh	r3, [r7, #18]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f846 	bl	8004fc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004f34:	e01f      	b.n	8004f76 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d008      	beq.n	8004f52 <HAL_UART_IRQHandler+0x326>
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f9e7 	bl	800531e <UART_Transmit_IT>
    return;
 8004f50:	e012      	b.n	8004f78 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00d      	beq.n	8004f78 <HAL_UART_IRQHandler+0x34c>
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fa29 	bl	80053be <UART_EndTransmit_IT>
    return;
 8004f6c:	e004      	b.n	8004f78 <HAL_UART_IRQHandler+0x34c>
    return;
 8004f6e:	bf00      	nop
 8004f70:	e002      	b.n	8004f78 <HAL_UART_IRQHandler+0x34c>
      return;
 8004f72:	bf00      	nop
 8004f74:	e000      	b.n	8004f78 <HAL_UART_IRQHandler+0x34c>
      return;
 8004f76:	bf00      	nop
  }
}
 8004f78:	3728      	adds	r7, #40	; 0x28
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	080052f7 	.word	0x080052f7

08004f84 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d113      	bne.n	800501c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005008:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005018:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800501a:	e002      	b.n	8005022 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f7fc f99f 	bl	8001360 <HAL_UART_TxCpltCallback>
}
 8005022:	bf00      	nop
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800502a:	b580      	push	{r7, lr}
 800502c:	b084      	sub	sp, #16
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005036:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f7ff ffa3 	bl	8004f84 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800503e:	bf00      	nop
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b084      	sub	sp, #16
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505e:	2b00      	cmp	r3, #0
 8005060:	d12a      	bne.n	80050b8 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005076:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	695a      	ldr	r2, [r3, #20]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0201 	bic.w	r2, r2, #1
 8005086:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005096:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2220      	movs	r2, #32
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d107      	bne.n	80050b8 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0210 	bic.w	r2, r2, #16
 80050b6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d106      	bne.n	80050ce <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050c4:	4619      	mov	r1, r3
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f7ff ff7a 	bl	8004fc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050cc:	e002      	b.n	80050d4 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f7fc f950 	bl	8001374 <HAL_UART_RxCpltCallback>
}
 80050d4:	bf00      	nop
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d108      	bne.n	8005104 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	4619      	mov	r1, r3
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f7ff ff5f 	bl	8004fc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005102:	e002      	b.n	800510a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f7ff ff47 	bl	8004f98 <HAL_UART_RxHalfCpltCallback>
}
 800510a:	bf00      	nop
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b084      	sub	sp, #16
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005122:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800512e:	2b80      	cmp	r3, #128	; 0x80
 8005130:	bf0c      	ite	eq
 8005132:	2301      	moveq	r3, #1
 8005134:	2300      	movne	r3, #0
 8005136:	b2db      	uxtb	r3, r3
 8005138:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b21      	cmp	r3, #33	; 0x21
 8005144:	d108      	bne.n	8005158 <UART_DMAError+0x46>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2200      	movs	r2, #0
 8005150:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005152:	68b8      	ldr	r0, [r7, #8]
 8005154:	f000 f88c 	bl	8005270 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005162:	2b40      	cmp	r3, #64	; 0x40
 8005164:	bf0c      	ite	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	2300      	movne	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b22      	cmp	r3, #34	; 0x22
 8005178:	d108      	bne.n	800518c <UART_DMAError+0x7a>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d005      	beq.n	800518c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2200      	movs	r2, #0
 8005184:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005186:	68b8      	ldr	r0, [r7, #8]
 8005188:	f000 f888 	bl	800529c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	f043 0210 	orr.w	r2, r3, #16
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005198:	68b8      	ldr	r0, [r7, #8]
 800519a:	f7ff ff07 	bl	8004fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800519e:	bf00      	nop
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	4613      	mov	r3, r2
 80051b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	88fa      	ldrh	r2, [r7, #6]
 80051c0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2222      	movs	r2, #34	; 0x22
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d4:	4a23      	ldr	r2, [pc, #140]	; (8005264 <UART_Start_Receive_DMA+0xbc>)
 80051d6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051dc:	4a22      	ldr	r2, [pc, #136]	; (8005268 <UART_Start_Receive_DMA+0xc0>)
 80051de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e4:	4a21      	ldr	r2, [pc, #132]	; (800526c <UART_Start_Receive_DMA+0xc4>)
 80051e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ec:	2200      	movs	r2, #0
 80051ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80051f0:	f107 0308 	add.w	r3, r7, #8
 80051f4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3304      	adds	r3, #4
 8005200:	4619      	mov	r1, r3
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	88fb      	ldrh	r3, [r7, #6]
 8005208:	f7fd f956 	bl	80024b8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800520c:	2300      	movs	r3, #0
 800520e:	613b      	str	r3, [r7, #16]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	613b      	str	r3, [r7, #16]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	613b      	str	r3, [r7, #16]
 8005220:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005238:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695a      	ldr	r2, [r3, #20]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f042 0201 	orr.w	r2, r2, #1
 8005248:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695a      	ldr	r2, [r3, #20]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005258:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	08005047 	.word	0x08005047
 8005268:	080050dd 	.word	0x080050dd
 800526c:	08005113 	.word	0x08005113

08005270 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005286:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68da      	ldr	r2, [r3, #12]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052b2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695a      	ldr	r2, [r3, #20]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f022 0201 	bic.w	r2, r2, #1
 80052c2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d107      	bne.n	80052dc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68da      	ldr	r2, [r3, #12]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0210 	bic.w	r2, r2, #16
 80052da:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80052ea:	bf00      	nop
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b084      	sub	sp, #16
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005302:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f7ff fe4b 	bl	8004fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005316:	bf00      	nop
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800531e:	b480      	push	{r7}
 8005320:	b085      	sub	sp, #20
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b21      	cmp	r3, #33	; 0x21
 8005330:	d13e      	bne.n	80053b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800533a:	d114      	bne.n	8005366 <UART_Transmit_IT+0x48>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d110      	bne.n	8005366 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	461a      	mov	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005358:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	1c9a      	adds	r2, r3, #2
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	621a      	str	r2, [r3, #32]
 8005364:	e008      	b.n	8005378 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	1c59      	adds	r1, r3, #1
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6211      	str	r1, [r2, #32]
 8005370:	781a      	ldrb	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800537c:	b29b      	uxth	r3, r3
 800537e:	3b01      	subs	r3, #1
 8005380:	b29b      	uxth	r3, r3
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	4619      	mov	r1, r3
 8005386:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10f      	bne.n	80053ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800539a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	e000      	b.n	80053b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80053b0:	2302      	movs	r3, #2
  }
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fb ffbe 	bl	8001360 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b22      	cmp	r3, #34	; 0x22
 8005400:	f040 8087 	bne.w	8005512 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800540c:	d117      	bne.n	800543e <UART_Receive_IT+0x50>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d113      	bne.n	800543e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005416:	2300      	movs	r3, #0
 8005418:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	b29b      	uxth	r3, r3
 8005428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800542c:	b29a      	uxth	r2, r3
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005436:	1c9a      	adds	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	629a      	str	r2, [r3, #40]	; 0x28
 800543c:	e026      	b.n	800548c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005442:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005444:	2300      	movs	r3, #0
 8005446:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005450:	d007      	beq.n	8005462 <UART_Receive_IT+0x74>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10a      	bne.n	8005470 <UART_Receive_IT+0x82>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d106      	bne.n	8005470 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	b2da      	uxtb	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	701a      	strb	r2, [r3, #0]
 800546e:	e008      	b.n	8005482 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	b2db      	uxtb	r3, r3
 8005478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800547c:	b2da      	uxtb	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005490:	b29b      	uxth	r3, r3
 8005492:	3b01      	subs	r3, #1
 8005494:	b29b      	uxth	r3, r3
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	4619      	mov	r1, r3
 800549a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800549c:	2b00      	cmp	r3, #0
 800549e:	d136      	bne.n	800550e <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 0220 	bic.w	r2, r2, #32
 80054ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68da      	ldr	r2, [r3, #12]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f022 0201 	bic.w	r2, r2, #1
 80054ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2220      	movs	r2, #32
 80054d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d10e      	bne.n	80054fe <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0210 	bic.w	r2, r2, #16
 80054ee:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054f4:	4619      	mov	r1, r3
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff fd62 	bl	8004fc0 <HAL_UARTEx_RxEventCallback>
 80054fc:	e002      	b.n	8005504 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7fb ff38 	bl	8001374 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e002      	b.n	8005514 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800550e:	2300      	movs	r3, #0
 8005510:	e000      	b.n	8005514 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005512:	2302      	movs	r3, #2
  }
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800551c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005520:	b09f      	sub	sp, #124	; 0x7c
 8005522:	af00      	add	r7, sp, #0
 8005524:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005532:	68d9      	ldr	r1, [r3, #12]
 8005534:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	ea40 0301 	orr.w	r3, r0, r1
 800553c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800553e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	431a      	orrs	r2, r3
 8005548:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	431a      	orrs	r2, r3
 800554e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	4313      	orrs	r3, r2
 8005554:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005560:	f021 010c 	bic.w	r1, r1, #12
 8005564:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800556a:	430b      	orrs	r3, r1
 800556c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800556e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557a:	6999      	ldr	r1, [r3, #24]
 800557c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	ea40 0301 	orr.w	r3, r0, r1
 8005584:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	4bc5      	ldr	r3, [pc, #788]	; (80058a0 <UART_SetConfig+0x384>)
 800558c:	429a      	cmp	r2, r3
 800558e:	d004      	beq.n	800559a <UART_SetConfig+0x7e>
 8005590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4bc3      	ldr	r3, [pc, #780]	; (80058a4 <UART_SetConfig+0x388>)
 8005596:	429a      	cmp	r2, r3
 8005598:	d103      	bne.n	80055a2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800559a:	f7fe f8f7 	bl	800378c <HAL_RCC_GetPCLK2Freq>
 800559e:	6778      	str	r0, [r7, #116]	; 0x74
 80055a0:	e002      	b.n	80055a8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055a2:	f7fe f8df 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 80055a6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055aa:	69db      	ldr	r3, [r3, #28]
 80055ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b0:	f040 80b6 	bne.w	8005720 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055b6:	461c      	mov	r4, r3
 80055b8:	f04f 0500 	mov.w	r5, #0
 80055bc:	4622      	mov	r2, r4
 80055be:	462b      	mov	r3, r5
 80055c0:	1891      	adds	r1, r2, r2
 80055c2:	6439      	str	r1, [r7, #64]	; 0x40
 80055c4:	415b      	adcs	r3, r3
 80055c6:	647b      	str	r3, [r7, #68]	; 0x44
 80055c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055cc:	1912      	adds	r2, r2, r4
 80055ce:	eb45 0303 	adc.w	r3, r5, r3
 80055d2:	f04f 0000 	mov.w	r0, #0
 80055d6:	f04f 0100 	mov.w	r1, #0
 80055da:	00d9      	lsls	r1, r3, #3
 80055dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055e0:	00d0      	lsls	r0, r2, #3
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	1911      	adds	r1, r2, r4
 80055e8:	6639      	str	r1, [r7, #96]	; 0x60
 80055ea:	416b      	adcs	r3, r5
 80055ec:	667b      	str	r3, [r7, #100]	; 0x64
 80055ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	461a      	mov	r2, r3
 80055f4:	f04f 0300 	mov.w	r3, #0
 80055f8:	1891      	adds	r1, r2, r2
 80055fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80055fc:	415b      	adcs	r3, r3
 80055fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005600:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005604:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005608:	f7fb face 	bl	8000ba8 <__aeabi_uldivmod>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4ba5      	ldr	r3, [pc, #660]	; (80058a8 <UART_SetConfig+0x38c>)
 8005612:	fba3 2302 	umull	r2, r3, r3, r2
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	011e      	lsls	r6, r3, #4
 800561a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800561c:	461c      	mov	r4, r3
 800561e:	f04f 0500 	mov.w	r5, #0
 8005622:	4622      	mov	r2, r4
 8005624:	462b      	mov	r3, r5
 8005626:	1891      	adds	r1, r2, r2
 8005628:	6339      	str	r1, [r7, #48]	; 0x30
 800562a:	415b      	adcs	r3, r3
 800562c:	637b      	str	r3, [r7, #52]	; 0x34
 800562e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005632:	1912      	adds	r2, r2, r4
 8005634:	eb45 0303 	adc.w	r3, r5, r3
 8005638:	f04f 0000 	mov.w	r0, #0
 800563c:	f04f 0100 	mov.w	r1, #0
 8005640:	00d9      	lsls	r1, r3, #3
 8005642:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005646:	00d0      	lsls	r0, r2, #3
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	1911      	adds	r1, r2, r4
 800564e:	65b9      	str	r1, [r7, #88]	; 0x58
 8005650:	416b      	adcs	r3, r5
 8005652:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	461a      	mov	r2, r3
 800565a:	f04f 0300 	mov.w	r3, #0
 800565e:	1891      	adds	r1, r2, r2
 8005660:	62b9      	str	r1, [r7, #40]	; 0x28
 8005662:	415b      	adcs	r3, r3
 8005664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005666:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800566a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800566e:	f7fb fa9b 	bl	8000ba8 <__aeabi_uldivmod>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4b8c      	ldr	r3, [pc, #560]	; (80058a8 <UART_SetConfig+0x38c>)
 8005678:	fba3 1302 	umull	r1, r3, r3, r2
 800567c:	095b      	lsrs	r3, r3, #5
 800567e:	2164      	movs	r1, #100	; 0x64
 8005680:	fb01 f303 	mul.w	r3, r1, r3
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	3332      	adds	r3, #50	; 0x32
 800568a:	4a87      	ldr	r2, [pc, #540]	; (80058a8 <UART_SetConfig+0x38c>)
 800568c:	fba2 2303 	umull	r2, r3, r2, r3
 8005690:	095b      	lsrs	r3, r3, #5
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005698:	441e      	add	r6, r3
 800569a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800569c:	4618      	mov	r0, r3
 800569e:	f04f 0100 	mov.w	r1, #0
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	1894      	adds	r4, r2, r2
 80056a8:	623c      	str	r4, [r7, #32]
 80056aa:	415b      	adcs	r3, r3
 80056ac:	627b      	str	r3, [r7, #36]	; 0x24
 80056ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056b2:	1812      	adds	r2, r2, r0
 80056b4:	eb41 0303 	adc.w	r3, r1, r3
 80056b8:	f04f 0400 	mov.w	r4, #0
 80056bc:	f04f 0500 	mov.w	r5, #0
 80056c0:	00dd      	lsls	r5, r3, #3
 80056c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80056c6:	00d4      	lsls	r4, r2, #3
 80056c8:	4622      	mov	r2, r4
 80056ca:	462b      	mov	r3, r5
 80056cc:	1814      	adds	r4, r2, r0
 80056ce:	653c      	str	r4, [r7, #80]	; 0x50
 80056d0:	414b      	adcs	r3, r1
 80056d2:	657b      	str	r3, [r7, #84]	; 0x54
 80056d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	461a      	mov	r2, r3
 80056da:	f04f 0300 	mov.w	r3, #0
 80056de:	1891      	adds	r1, r2, r2
 80056e0:	61b9      	str	r1, [r7, #24]
 80056e2:	415b      	adcs	r3, r3
 80056e4:	61fb      	str	r3, [r7, #28]
 80056e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056ea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80056ee:	f7fb fa5b 	bl	8000ba8 <__aeabi_uldivmod>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4b6c      	ldr	r3, [pc, #432]	; (80058a8 <UART_SetConfig+0x38c>)
 80056f8:	fba3 1302 	umull	r1, r3, r3, r2
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	2164      	movs	r1, #100	; 0x64
 8005700:	fb01 f303 	mul.w	r3, r1, r3
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	3332      	adds	r3, #50	; 0x32
 800570a:	4a67      	ldr	r2, [pc, #412]	; (80058a8 <UART_SetConfig+0x38c>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	095b      	lsrs	r3, r3, #5
 8005712:	f003 0207 	and.w	r2, r3, #7
 8005716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4432      	add	r2, r6
 800571c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800571e:	e0b9      	b.n	8005894 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005722:	461c      	mov	r4, r3
 8005724:	f04f 0500 	mov.w	r5, #0
 8005728:	4622      	mov	r2, r4
 800572a:	462b      	mov	r3, r5
 800572c:	1891      	adds	r1, r2, r2
 800572e:	6139      	str	r1, [r7, #16]
 8005730:	415b      	adcs	r3, r3
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005738:	1912      	adds	r2, r2, r4
 800573a:	eb45 0303 	adc.w	r3, r5, r3
 800573e:	f04f 0000 	mov.w	r0, #0
 8005742:	f04f 0100 	mov.w	r1, #0
 8005746:	00d9      	lsls	r1, r3, #3
 8005748:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800574c:	00d0      	lsls	r0, r2, #3
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	eb12 0804 	adds.w	r8, r2, r4
 8005756:	eb43 0905 	adc.w	r9, r3, r5
 800575a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	4618      	mov	r0, r3
 8005760:	f04f 0100 	mov.w	r1, #0
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	008b      	lsls	r3, r1, #2
 800576e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005772:	0082      	lsls	r2, r0, #2
 8005774:	4640      	mov	r0, r8
 8005776:	4649      	mov	r1, r9
 8005778:	f7fb fa16 	bl	8000ba8 <__aeabi_uldivmod>
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4b49      	ldr	r3, [pc, #292]	; (80058a8 <UART_SetConfig+0x38c>)
 8005782:	fba3 2302 	umull	r2, r3, r3, r2
 8005786:	095b      	lsrs	r3, r3, #5
 8005788:	011e      	lsls	r6, r3, #4
 800578a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800578c:	4618      	mov	r0, r3
 800578e:	f04f 0100 	mov.w	r1, #0
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	1894      	adds	r4, r2, r2
 8005798:	60bc      	str	r4, [r7, #8]
 800579a:	415b      	adcs	r3, r3
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057a2:	1812      	adds	r2, r2, r0
 80057a4:	eb41 0303 	adc.w	r3, r1, r3
 80057a8:	f04f 0400 	mov.w	r4, #0
 80057ac:	f04f 0500 	mov.w	r5, #0
 80057b0:	00dd      	lsls	r5, r3, #3
 80057b2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80057b6:	00d4      	lsls	r4, r2, #3
 80057b8:	4622      	mov	r2, r4
 80057ba:	462b      	mov	r3, r5
 80057bc:	1814      	adds	r4, r2, r0
 80057be:	64bc      	str	r4, [r7, #72]	; 0x48
 80057c0:	414b      	adcs	r3, r1
 80057c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f04f 0100 	mov.w	r1, #0
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	008b      	lsls	r3, r1, #2
 80057d8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80057dc:	0082      	lsls	r2, r0, #2
 80057de:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80057e2:	f7fb f9e1 	bl	8000ba8 <__aeabi_uldivmod>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	4b2f      	ldr	r3, [pc, #188]	; (80058a8 <UART_SetConfig+0x38c>)
 80057ec:	fba3 1302 	umull	r1, r3, r3, r2
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	2164      	movs	r1, #100	; 0x64
 80057f4:	fb01 f303 	mul.w	r3, r1, r3
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	011b      	lsls	r3, r3, #4
 80057fc:	3332      	adds	r3, #50	; 0x32
 80057fe:	4a2a      	ldr	r2, [pc, #168]	; (80058a8 <UART_SetConfig+0x38c>)
 8005800:	fba2 2303 	umull	r2, r3, r2, r3
 8005804:	095b      	lsrs	r3, r3, #5
 8005806:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800580a:	441e      	add	r6, r3
 800580c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800580e:	4618      	mov	r0, r3
 8005810:	f04f 0100 	mov.w	r1, #0
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	1894      	adds	r4, r2, r2
 800581a:	603c      	str	r4, [r7, #0]
 800581c:	415b      	adcs	r3, r3
 800581e:	607b      	str	r3, [r7, #4]
 8005820:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005824:	1812      	adds	r2, r2, r0
 8005826:	eb41 0303 	adc.w	r3, r1, r3
 800582a:	f04f 0400 	mov.w	r4, #0
 800582e:	f04f 0500 	mov.w	r5, #0
 8005832:	00dd      	lsls	r5, r3, #3
 8005834:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005838:	00d4      	lsls	r4, r2, #3
 800583a:	4622      	mov	r2, r4
 800583c:	462b      	mov	r3, r5
 800583e:	eb12 0a00 	adds.w	sl, r2, r0
 8005842:	eb43 0b01 	adc.w	fp, r3, r1
 8005846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	4618      	mov	r0, r3
 800584c:	f04f 0100 	mov.w	r1, #0
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	008b      	lsls	r3, r1, #2
 800585a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800585e:	0082      	lsls	r2, r0, #2
 8005860:	4650      	mov	r0, sl
 8005862:	4659      	mov	r1, fp
 8005864:	f7fb f9a0 	bl	8000ba8 <__aeabi_uldivmod>
 8005868:	4602      	mov	r2, r0
 800586a:	460b      	mov	r3, r1
 800586c:	4b0e      	ldr	r3, [pc, #56]	; (80058a8 <UART_SetConfig+0x38c>)
 800586e:	fba3 1302 	umull	r1, r3, r3, r2
 8005872:	095b      	lsrs	r3, r3, #5
 8005874:	2164      	movs	r1, #100	; 0x64
 8005876:	fb01 f303 	mul.w	r3, r1, r3
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	3332      	adds	r3, #50	; 0x32
 8005880:	4a09      	ldr	r2, [pc, #36]	; (80058a8 <UART_SetConfig+0x38c>)
 8005882:	fba2 2303 	umull	r2, r3, r2, r3
 8005886:	095b      	lsrs	r3, r3, #5
 8005888:	f003 020f 	and.w	r2, r3, #15
 800588c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4432      	add	r2, r6
 8005892:	609a      	str	r2, [r3, #8]
}
 8005894:	bf00      	nop
 8005896:	377c      	adds	r7, #124	; 0x7c
 8005898:	46bd      	mov	sp, r7
 800589a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800589e:	bf00      	nop
 80058a0:	40011000 	.word	0x40011000
 80058a4:	40011400 	.word	0x40011400
 80058a8:	51eb851f 	.word	0x51eb851f

080058ac <__errno>:
 80058ac:	4b01      	ldr	r3, [pc, #4]	; (80058b4 <__errno+0x8>)
 80058ae:	6818      	ldr	r0, [r3, #0]
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	2000000c 	.word	0x2000000c

080058b8 <__libc_init_array>:
 80058b8:	b570      	push	{r4, r5, r6, lr}
 80058ba:	4d0d      	ldr	r5, [pc, #52]	; (80058f0 <__libc_init_array+0x38>)
 80058bc:	4c0d      	ldr	r4, [pc, #52]	; (80058f4 <__libc_init_array+0x3c>)
 80058be:	1b64      	subs	r4, r4, r5
 80058c0:	10a4      	asrs	r4, r4, #2
 80058c2:	2600      	movs	r6, #0
 80058c4:	42a6      	cmp	r6, r4
 80058c6:	d109      	bne.n	80058dc <__libc_init_array+0x24>
 80058c8:	4d0b      	ldr	r5, [pc, #44]	; (80058f8 <__libc_init_array+0x40>)
 80058ca:	4c0c      	ldr	r4, [pc, #48]	; (80058fc <__libc_init_array+0x44>)
 80058cc:	f002 feb6 	bl	800863c <_init>
 80058d0:	1b64      	subs	r4, r4, r5
 80058d2:	10a4      	asrs	r4, r4, #2
 80058d4:	2600      	movs	r6, #0
 80058d6:	42a6      	cmp	r6, r4
 80058d8:	d105      	bne.n	80058e6 <__libc_init_array+0x2e>
 80058da:	bd70      	pop	{r4, r5, r6, pc}
 80058dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e0:	4798      	blx	r3
 80058e2:	3601      	adds	r6, #1
 80058e4:	e7ee      	b.n	80058c4 <__libc_init_array+0xc>
 80058e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ea:	4798      	blx	r3
 80058ec:	3601      	adds	r6, #1
 80058ee:	e7f2      	b.n	80058d6 <__libc_init_array+0x1e>
 80058f0:	08008a6c 	.word	0x08008a6c
 80058f4:	08008a6c 	.word	0x08008a6c
 80058f8:	08008a6c 	.word	0x08008a6c
 80058fc:	08008a70 	.word	0x08008a70

08005900 <memset>:
 8005900:	4402      	add	r2, r0
 8005902:	4603      	mov	r3, r0
 8005904:	4293      	cmp	r3, r2
 8005906:	d100      	bne.n	800590a <memset+0xa>
 8005908:	4770      	bx	lr
 800590a:	f803 1b01 	strb.w	r1, [r3], #1
 800590e:	e7f9      	b.n	8005904 <memset+0x4>

08005910 <__cvt>:
 8005910:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005914:	ec55 4b10 	vmov	r4, r5, d0
 8005918:	2d00      	cmp	r5, #0
 800591a:	460e      	mov	r6, r1
 800591c:	4619      	mov	r1, r3
 800591e:	462b      	mov	r3, r5
 8005920:	bfbb      	ittet	lt
 8005922:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005926:	461d      	movlt	r5, r3
 8005928:	2300      	movge	r3, #0
 800592a:	232d      	movlt	r3, #45	; 0x2d
 800592c:	700b      	strb	r3, [r1, #0]
 800592e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005930:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005934:	4691      	mov	r9, r2
 8005936:	f023 0820 	bic.w	r8, r3, #32
 800593a:	bfbc      	itt	lt
 800593c:	4622      	movlt	r2, r4
 800593e:	4614      	movlt	r4, r2
 8005940:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005944:	d005      	beq.n	8005952 <__cvt+0x42>
 8005946:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800594a:	d100      	bne.n	800594e <__cvt+0x3e>
 800594c:	3601      	adds	r6, #1
 800594e:	2102      	movs	r1, #2
 8005950:	e000      	b.n	8005954 <__cvt+0x44>
 8005952:	2103      	movs	r1, #3
 8005954:	ab03      	add	r3, sp, #12
 8005956:	9301      	str	r3, [sp, #4]
 8005958:	ab02      	add	r3, sp, #8
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	ec45 4b10 	vmov	d0, r4, r5
 8005960:	4653      	mov	r3, sl
 8005962:	4632      	mov	r2, r6
 8005964:	f000 fcec 	bl	8006340 <_dtoa_r>
 8005968:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800596c:	4607      	mov	r7, r0
 800596e:	d102      	bne.n	8005976 <__cvt+0x66>
 8005970:	f019 0f01 	tst.w	r9, #1
 8005974:	d022      	beq.n	80059bc <__cvt+0xac>
 8005976:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800597a:	eb07 0906 	add.w	r9, r7, r6
 800597e:	d110      	bne.n	80059a2 <__cvt+0x92>
 8005980:	783b      	ldrb	r3, [r7, #0]
 8005982:	2b30      	cmp	r3, #48	; 0x30
 8005984:	d10a      	bne.n	800599c <__cvt+0x8c>
 8005986:	2200      	movs	r2, #0
 8005988:	2300      	movs	r3, #0
 800598a:	4620      	mov	r0, r4
 800598c:	4629      	mov	r1, r5
 800598e:	f7fb f89b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005992:	b918      	cbnz	r0, 800599c <__cvt+0x8c>
 8005994:	f1c6 0601 	rsb	r6, r6, #1
 8005998:	f8ca 6000 	str.w	r6, [sl]
 800599c:	f8da 3000 	ldr.w	r3, [sl]
 80059a0:	4499      	add	r9, r3
 80059a2:	2200      	movs	r2, #0
 80059a4:	2300      	movs	r3, #0
 80059a6:	4620      	mov	r0, r4
 80059a8:	4629      	mov	r1, r5
 80059aa:	f7fb f88d 	bl	8000ac8 <__aeabi_dcmpeq>
 80059ae:	b108      	cbz	r0, 80059b4 <__cvt+0xa4>
 80059b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059b4:	2230      	movs	r2, #48	; 0x30
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	454b      	cmp	r3, r9
 80059ba:	d307      	bcc.n	80059cc <__cvt+0xbc>
 80059bc:	9b03      	ldr	r3, [sp, #12]
 80059be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059c0:	1bdb      	subs	r3, r3, r7
 80059c2:	4638      	mov	r0, r7
 80059c4:	6013      	str	r3, [r2, #0]
 80059c6:	b004      	add	sp, #16
 80059c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059cc:	1c59      	adds	r1, r3, #1
 80059ce:	9103      	str	r1, [sp, #12]
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e7f0      	b.n	80059b6 <__cvt+0xa6>

080059d4 <__exponent>:
 80059d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059d6:	4603      	mov	r3, r0
 80059d8:	2900      	cmp	r1, #0
 80059da:	bfb8      	it	lt
 80059dc:	4249      	neglt	r1, r1
 80059de:	f803 2b02 	strb.w	r2, [r3], #2
 80059e2:	bfb4      	ite	lt
 80059e4:	222d      	movlt	r2, #45	; 0x2d
 80059e6:	222b      	movge	r2, #43	; 0x2b
 80059e8:	2909      	cmp	r1, #9
 80059ea:	7042      	strb	r2, [r0, #1]
 80059ec:	dd2a      	ble.n	8005a44 <__exponent+0x70>
 80059ee:	f10d 0407 	add.w	r4, sp, #7
 80059f2:	46a4      	mov	ip, r4
 80059f4:	270a      	movs	r7, #10
 80059f6:	46a6      	mov	lr, r4
 80059f8:	460a      	mov	r2, r1
 80059fa:	fb91 f6f7 	sdiv	r6, r1, r7
 80059fe:	fb07 1516 	mls	r5, r7, r6, r1
 8005a02:	3530      	adds	r5, #48	; 0x30
 8005a04:	2a63      	cmp	r2, #99	; 0x63
 8005a06:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005a0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005a0e:	4631      	mov	r1, r6
 8005a10:	dcf1      	bgt.n	80059f6 <__exponent+0x22>
 8005a12:	3130      	adds	r1, #48	; 0x30
 8005a14:	f1ae 0502 	sub.w	r5, lr, #2
 8005a18:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005a1c:	1c44      	adds	r4, r0, #1
 8005a1e:	4629      	mov	r1, r5
 8005a20:	4561      	cmp	r1, ip
 8005a22:	d30a      	bcc.n	8005a3a <__exponent+0x66>
 8005a24:	f10d 0209 	add.w	r2, sp, #9
 8005a28:	eba2 020e 	sub.w	r2, r2, lr
 8005a2c:	4565      	cmp	r5, ip
 8005a2e:	bf88      	it	hi
 8005a30:	2200      	movhi	r2, #0
 8005a32:	4413      	add	r3, r2
 8005a34:	1a18      	subs	r0, r3, r0
 8005a36:	b003      	add	sp, #12
 8005a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005a42:	e7ed      	b.n	8005a20 <__exponent+0x4c>
 8005a44:	2330      	movs	r3, #48	; 0x30
 8005a46:	3130      	adds	r1, #48	; 0x30
 8005a48:	7083      	strb	r3, [r0, #2]
 8005a4a:	70c1      	strb	r1, [r0, #3]
 8005a4c:	1d03      	adds	r3, r0, #4
 8005a4e:	e7f1      	b.n	8005a34 <__exponent+0x60>

08005a50 <_printf_float>:
 8005a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a54:	ed2d 8b02 	vpush	{d8}
 8005a58:	b08d      	sub	sp, #52	; 0x34
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a60:	4616      	mov	r6, r2
 8005a62:	461f      	mov	r7, r3
 8005a64:	4605      	mov	r5, r0
 8005a66:	f001 fa57 	bl	8006f18 <_localeconv_r>
 8005a6a:	f8d0 a000 	ldr.w	sl, [r0]
 8005a6e:	4650      	mov	r0, sl
 8005a70:	f7fa fbae 	bl	80001d0 <strlen>
 8005a74:	2300      	movs	r3, #0
 8005a76:	930a      	str	r3, [sp, #40]	; 0x28
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	9305      	str	r3, [sp, #20]
 8005a7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a80:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a84:	3307      	adds	r3, #7
 8005a86:	f023 0307 	bic.w	r3, r3, #7
 8005a8a:	f103 0208 	add.w	r2, r3, #8
 8005a8e:	f8c8 2000 	str.w	r2, [r8]
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005a9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005aa2:	9307      	str	r3, [sp, #28]
 8005aa4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005aa8:	ee08 0a10 	vmov	s16, r0
 8005aac:	4b9f      	ldr	r3, [pc, #636]	; (8005d2c <_printf_float+0x2dc>)
 8005aae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ab2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ab6:	f7fb f839 	bl	8000b2c <__aeabi_dcmpun>
 8005aba:	bb88      	cbnz	r0, 8005b20 <_printf_float+0xd0>
 8005abc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ac0:	4b9a      	ldr	r3, [pc, #616]	; (8005d2c <_printf_float+0x2dc>)
 8005ac2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ac6:	f7fb f813 	bl	8000af0 <__aeabi_dcmple>
 8005aca:	bb48      	cbnz	r0, 8005b20 <_printf_float+0xd0>
 8005acc:	2200      	movs	r2, #0
 8005ace:	2300      	movs	r3, #0
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	4649      	mov	r1, r9
 8005ad4:	f7fb f802 	bl	8000adc <__aeabi_dcmplt>
 8005ad8:	b110      	cbz	r0, 8005ae0 <_printf_float+0x90>
 8005ada:	232d      	movs	r3, #45	; 0x2d
 8005adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ae0:	4b93      	ldr	r3, [pc, #588]	; (8005d30 <_printf_float+0x2e0>)
 8005ae2:	4894      	ldr	r0, [pc, #592]	; (8005d34 <_printf_float+0x2e4>)
 8005ae4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ae8:	bf94      	ite	ls
 8005aea:	4698      	movls	r8, r3
 8005aec:	4680      	movhi	r8, r0
 8005aee:	2303      	movs	r3, #3
 8005af0:	6123      	str	r3, [r4, #16]
 8005af2:	9b05      	ldr	r3, [sp, #20]
 8005af4:	f023 0204 	bic.w	r2, r3, #4
 8005af8:	6022      	str	r2, [r4, #0]
 8005afa:	f04f 0900 	mov.w	r9, #0
 8005afe:	9700      	str	r7, [sp, #0]
 8005b00:	4633      	mov	r3, r6
 8005b02:	aa0b      	add	r2, sp, #44	; 0x2c
 8005b04:	4621      	mov	r1, r4
 8005b06:	4628      	mov	r0, r5
 8005b08:	f000 f9d8 	bl	8005ebc <_printf_common>
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	f040 8090 	bne.w	8005c32 <_printf_float+0x1e2>
 8005b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b16:	b00d      	add	sp, #52	; 0x34
 8005b18:	ecbd 8b02 	vpop	{d8}
 8005b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b20:	4642      	mov	r2, r8
 8005b22:	464b      	mov	r3, r9
 8005b24:	4640      	mov	r0, r8
 8005b26:	4649      	mov	r1, r9
 8005b28:	f7fb f800 	bl	8000b2c <__aeabi_dcmpun>
 8005b2c:	b140      	cbz	r0, 8005b40 <_printf_float+0xf0>
 8005b2e:	464b      	mov	r3, r9
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	bfbc      	itt	lt
 8005b34:	232d      	movlt	r3, #45	; 0x2d
 8005b36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b3a:	487f      	ldr	r0, [pc, #508]	; (8005d38 <_printf_float+0x2e8>)
 8005b3c:	4b7f      	ldr	r3, [pc, #508]	; (8005d3c <_printf_float+0x2ec>)
 8005b3e:	e7d1      	b.n	8005ae4 <_printf_float+0x94>
 8005b40:	6863      	ldr	r3, [r4, #4]
 8005b42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b46:	9206      	str	r2, [sp, #24]
 8005b48:	1c5a      	adds	r2, r3, #1
 8005b4a:	d13f      	bne.n	8005bcc <_printf_float+0x17c>
 8005b4c:	2306      	movs	r3, #6
 8005b4e:	6063      	str	r3, [r4, #4]
 8005b50:	9b05      	ldr	r3, [sp, #20]
 8005b52:	6861      	ldr	r1, [r4, #4]
 8005b54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b58:	2300      	movs	r3, #0
 8005b5a:	9303      	str	r3, [sp, #12]
 8005b5c:	ab0a      	add	r3, sp, #40	; 0x28
 8005b5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b62:	ab09      	add	r3, sp, #36	; 0x24
 8005b64:	ec49 8b10 	vmov	d0, r8, r9
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	6022      	str	r2, [r4, #0]
 8005b6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b70:	4628      	mov	r0, r5
 8005b72:	f7ff fecd 	bl	8005910 <__cvt>
 8005b76:	9b06      	ldr	r3, [sp, #24]
 8005b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b7a:	2b47      	cmp	r3, #71	; 0x47
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	d108      	bne.n	8005b92 <_printf_float+0x142>
 8005b80:	1cc8      	adds	r0, r1, #3
 8005b82:	db02      	blt.n	8005b8a <_printf_float+0x13a>
 8005b84:	6863      	ldr	r3, [r4, #4]
 8005b86:	4299      	cmp	r1, r3
 8005b88:	dd41      	ble.n	8005c0e <_printf_float+0x1be>
 8005b8a:	f1ab 0b02 	sub.w	fp, fp, #2
 8005b8e:	fa5f fb8b 	uxtb.w	fp, fp
 8005b92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b96:	d820      	bhi.n	8005bda <_printf_float+0x18a>
 8005b98:	3901      	subs	r1, #1
 8005b9a:	465a      	mov	r2, fp
 8005b9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ba0:	9109      	str	r1, [sp, #36]	; 0x24
 8005ba2:	f7ff ff17 	bl	80059d4 <__exponent>
 8005ba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ba8:	1813      	adds	r3, r2, r0
 8005baa:	2a01      	cmp	r2, #1
 8005bac:	4681      	mov	r9, r0
 8005bae:	6123      	str	r3, [r4, #16]
 8005bb0:	dc02      	bgt.n	8005bb8 <_printf_float+0x168>
 8005bb2:	6822      	ldr	r2, [r4, #0]
 8005bb4:	07d2      	lsls	r2, r2, #31
 8005bb6:	d501      	bpl.n	8005bbc <_printf_float+0x16c>
 8005bb8:	3301      	adds	r3, #1
 8005bba:	6123      	str	r3, [r4, #16]
 8005bbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d09c      	beq.n	8005afe <_printf_float+0xae>
 8005bc4:	232d      	movs	r3, #45	; 0x2d
 8005bc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bca:	e798      	b.n	8005afe <_printf_float+0xae>
 8005bcc:	9a06      	ldr	r2, [sp, #24]
 8005bce:	2a47      	cmp	r2, #71	; 0x47
 8005bd0:	d1be      	bne.n	8005b50 <_printf_float+0x100>
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1bc      	bne.n	8005b50 <_printf_float+0x100>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e7b9      	b.n	8005b4e <_printf_float+0xfe>
 8005bda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005bde:	d118      	bne.n	8005c12 <_printf_float+0x1c2>
 8005be0:	2900      	cmp	r1, #0
 8005be2:	6863      	ldr	r3, [r4, #4]
 8005be4:	dd0b      	ble.n	8005bfe <_printf_float+0x1ae>
 8005be6:	6121      	str	r1, [r4, #16]
 8005be8:	b913      	cbnz	r3, 8005bf0 <_printf_float+0x1a0>
 8005bea:	6822      	ldr	r2, [r4, #0]
 8005bec:	07d0      	lsls	r0, r2, #31
 8005bee:	d502      	bpl.n	8005bf6 <_printf_float+0x1a6>
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	440b      	add	r3, r1
 8005bf4:	6123      	str	r3, [r4, #16]
 8005bf6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005bf8:	f04f 0900 	mov.w	r9, #0
 8005bfc:	e7de      	b.n	8005bbc <_printf_float+0x16c>
 8005bfe:	b913      	cbnz	r3, 8005c06 <_printf_float+0x1b6>
 8005c00:	6822      	ldr	r2, [r4, #0]
 8005c02:	07d2      	lsls	r2, r2, #31
 8005c04:	d501      	bpl.n	8005c0a <_printf_float+0x1ba>
 8005c06:	3302      	adds	r3, #2
 8005c08:	e7f4      	b.n	8005bf4 <_printf_float+0x1a4>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e7f2      	b.n	8005bf4 <_printf_float+0x1a4>
 8005c0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005c12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c14:	4299      	cmp	r1, r3
 8005c16:	db05      	blt.n	8005c24 <_printf_float+0x1d4>
 8005c18:	6823      	ldr	r3, [r4, #0]
 8005c1a:	6121      	str	r1, [r4, #16]
 8005c1c:	07d8      	lsls	r0, r3, #31
 8005c1e:	d5ea      	bpl.n	8005bf6 <_printf_float+0x1a6>
 8005c20:	1c4b      	adds	r3, r1, #1
 8005c22:	e7e7      	b.n	8005bf4 <_printf_float+0x1a4>
 8005c24:	2900      	cmp	r1, #0
 8005c26:	bfd4      	ite	le
 8005c28:	f1c1 0202 	rsble	r2, r1, #2
 8005c2c:	2201      	movgt	r2, #1
 8005c2e:	4413      	add	r3, r2
 8005c30:	e7e0      	b.n	8005bf4 <_printf_float+0x1a4>
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	055a      	lsls	r2, r3, #21
 8005c36:	d407      	bmi.n	8005c48 <_printf_float+0x1f8>
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	4642      	mov	r2, r8
 8005c3c:	4631      	mov	r1, r6
 8005c3e:	4628      	mov	r0, r5
 8005c40:	47b8      	blx	r7
 8005c42:	3001      	adds	r0, #1
 8005c44:	d12c      	bne.n	8005ca0 <_printf_float+0x250>
 8005c46:	e764      	b.n	8005b12 <_printf_float+0xc2>
 8005c48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c4c:	f240 80e0 	bls.w	8005e10 <_printf_float+0x3c0>
 8005c50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c54:	2200      	movs	r2, #0
 8005c56:	2300      	movs	r3, #0
 8005c58:	f7fa ff36 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	d034      	beq.n	8005cca <_printf_float+0x27a>
 8005c60:	4a37      	ldr	r2, [pc, #220]	; (8005d40 <_printf_float+0x2f0>)
 8005c62:	2301      	movs	r3, #1
 8005c64:	4631      	mov	r1, r6
 8005c66:	4628      	mov	r0, r5
 8005c68:	47b8      	blx	r7
 8005c6a:	3001      	adds	r0, #1
 8005c6c:	f43f af51 	beq.w	8005b12 <_printf_float+0xc2>
 8005c70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c74:	429a      	cmp	r2, r3
 8005c76:	db02      	blt.n	8005c7e <_printf_float+0x22e>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	07d8      	lsls	r0, r3, #31
 8005c7c:	d510      	bpl.n	8005ca0 <_printf_float+0x250>
 8005c7e:	ee18 3a10 	vmov	r3, s16
 8005c82:	4652      	mov	r2, sl
 8005c84:	4631      	mov	r1, r6
 8005c86:	4628      	mov	r0, r5
 8005c88:	47b8      	blx	r7
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	f43f af41 	beq.w	8005b12 <_printf_float+0xc2>
 8005c90:	f04f 0800 	mov.w	r8, #0
 8005c94:	f104 091a 	add.w	r9, r4, #26
 8005c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	4543      	cmp	r3, r8
 8005c9e:	dc09      	bgt.n	8005cb4 <_printf_float+0x264>
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	079b      	lsls	r3, r3, #30
 8005ca4:	f100 8105 	bmi.w	8005eb2 <_printf_float+0x462>
 8005ca8:	68e0      	ldr	r0, [r4, #12]
 8005caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cac:	4298      	cmp	r0, r3
 8005cae:	bfb8      	it	lt
 8005cb0:	4618      	movlt	r0, r3
 8005cb2:	e730      	b.n	8005b16 <_printf_float+0xc6>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	464a      	mov	r2, r9
 8005cb8:	4631      	mov	r1, r6
 8005cba:	4628      	mov	r0, r5
 8005cbc:	47b8      	blx	r7
 8005cbe:	3001      	adds	r0, #1
 8005cc0:	f43f af27 	beq.w	8005b12 <_printf_float+0xc2>
 8005cc4:	f108 0801 	add.w	r8, r8, #1
 8005cc8:	e7e6      	b.n	8005c98 <_printf_float+0x248>
 8005cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	dc39      	bgt.n	8005d44 <_printf_float+0x2f4>
 8005cd0:	4a1b      	ldr	r2, [pc, #108]	; (8005d40 <_printf_float+0x2f0>)
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	4631      	mov	r1, r6
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	47b8      	blx	r7
 8005cda:	3001      	adds	r0, #1
 8005cdc:	f43f af19 	beq.w	8005b12 <_printf_float+0xc2>
 8005ce0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	d102      	bne.n	8005cee <_printf_float+0x29e>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	07d9      	lsls	r1, r3, #31
 8005cec:	d5d8      	bpl.n	8005ca0 <_printf_float+0x250>
 8005cee:	ee18 3a10 	vmov	r3, s16
 8005cf2:	4652      	mov	r2, sl
 8005cf4:	4631      	mov	r1, r6
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	47b8      	blx	r7
 8005cfa:	3001      	adds	r0, #1
 8005cfc:	f43f af09 	beq.w	8005b12 <_printf_float+0xc2>
 8005d00:	f04f 0900 	mov.w	r9, #0
 8005d04:	f104 0a1a 	add.w	sl, r4, #26
 8005d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d0a:	425b      	negs	r3, r3
 8005d0c:	454b      	cmp	r3, r9
 8005d0e:	dc01      	bgt.n	8005d14 <_printf_float+0x2c4>
 8005d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d12:	e792      	b.n	8005c3a <_printf_float+0x1ea>
 8005d14:	2301      	movs	r3, #1
 8005d16:	4652      	mov	r2, sl
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f aef7 	beq.w	8005b12 <_printf_float+0xc2>
 8005d24:	f109 0901 	add.w	r9, r9, #1
 8005d28:	e7ee      	b.n	8005d08 <_printf_float+0x2b8>
 8005d2a:	bf00      	nop
 8005d2c:	7fefffff 	.word	0x7fefffff
 8005d30:	08008684 	.word	0x08008684
 8005d34:	08008688 	.word	0x08008688
 8005d38:	08008690 	.word	0x08008690
 8005d3c:	0800868c 	.word	0x0800868c
 8005d40:	08008694 	.word	0x08008694
 8005d44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	bfa8      	it	ge
 8005d4c:	461a      	movge	r2, r3
 8005d4e:	2a00      	cmp	r2, #0
 8005d50:	4691      	mov	r9, r2
 8005d52:	dc37      	bgt.n	8005dc4 <_printf_float+0x374>
 8005d54:	f04f 0b00 	mov.w	fp, #0
 8005d58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d5c:	f104 021a 	add.w	r2, r4, #26
 8005d60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d62:	9305      	str	r3, [sp, #20]
 8005d64:	eba3 0309 	sub.w	r3, r3, r9
 8005d68:	455b      	cmp	r3, fp
 8005d6a:	dc33      	bgt.n	8005dd4 <_printf_float+0x384>
 8005d6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d70:	429a      	cmp	r2, r3
 8005d72:	db3b      	blt.n	8005dec <_printf_float+0x39c>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	07da      	lsls	r2, r3, #31
 8005d78:	d438      	bmi.n	8005dec <_printf_float+0x39c>
 8005d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d7c:	9b05      	ldr	r3, [sp, #20]
 8005d7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	eba2 0901 	sub.w	r9, r2, r1
 8005d86:	4599      	cmp	r9, r3
 8005d88:	bfa8      	it	ge
 8005d8a:	4699      	movge	r9, r3
 8005d8c:	f1b9 0f00 	cmp.w	r9, #0
 8005d90:	dc35      	bgt.n	8005dfe <_printf_float+0x3ae>
 8005d92:	f04f 0800 	mov.w	r8, #0
 8005d96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d9a:	f104 0a1a 	add.w	sl, r4, #26
 8005d9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005da2:	1a9b      	subs	r3, r3, r2
 8005da4:	eba3 0309 	sub.w	r3, r3, r9
 8005da8:	4543      	cmp	r3, r8
 8005daa:	f77f af79 	ble.w	8005ca0 <_printf_float+0x250>
 8005dae:	2301      	movs	r3, #1
 8005db0:	4652      	mov	r2, sl
 8005db2:	4631      	mov	r1, r6
 8005db4:	4628      	mov	r0, r5
 8005db6:	47b8      	blx	r7
 8005db8:	3001      	adds	r0, #1
 8005dba:	f43f aeaa 	beq.w	8005b12 <_printf_float+0xc2>
 8005dbe:	f108 0801 	add.w	r8, r8, #1
 8005dc2:	e7ec      	b.n	8005d9e <_printf_float+0x34e>
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4642      	mov	r2, r8
 8005dca:	4628      	mov	r0, r5
 8005dcc:	47b8      	blx	r7
 8005dce:	3001      	adds	r0, #1
 8005dd0:	d1c0      	bne.n	8005d54 <_printf_float+0x304>
 8005dd2:	e69e      	b.n	8005b12 <_printf_float+0xc2>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4628      	mov	r0, r5
 8005dda:	9205      	str	r2, [sp, #20]
 8005ddc:	47b8      	blx	r7
 8005dde:	3001      	adds	r0, #1
 8005de0:	f43f ae97 	beq.w	8005b12 <_printf_float+0xc2>
 8005de4:	9a05      	ldr	r2, [sp, #20]
 8005de6:	f10b 0b01 	add.w	fp, fp, #1
 8005dea:	e7b9      	b.n	8005d60 <_printf_float+0x310>
 8005dec:	ee18 3a10 	vmov	r3, s16
 8005df0:	4652      	mov	r2, sl
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d1be      	bne.n	8005d7a <_printf_float+0x32a>
 8005dfc:	e689      	b.n	8005b12 <_printf_float+0xc2>
 8005dfe:	9a05      	ldr	r2, [sp, #20]
 8005e00:	464b      	mov	r3, r9
 8005e02:	4442      	add	r2, r8
 8005e04:	4631      	mov	r1, r6
 8005e06:	4628      	mov	r0, r5
 8005e08:	47b8      	blx	r7
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	d1c1      	bne.n	8005d92 <_printf_float+0x342>
 8005e0e:	e680      	b.n	8005b12 <_printf_float+0xc2>
 8005e10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e12:	2a01      	cmp	r2, #1
 8005e14:	dc01      	bgt.n	8005e1a <_printf_float+0x3ca>
 8005e16:	07db      	lsls	r3, r3, #31
 8005e18:	d538      	bpl.n	8005e8c <_printf_float+0x43c>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	4631      	mov	r1, r6
 8005e20:	4628      	mov	r0, r5
 8005e22:	47b8      	blx	r7
 8005e24:	3001      	adds	r0, #1
 8005e26:	f43f ae74 	beq.w	8005b12 <_printf_float+0xc2>
 8005e2a:	ee18 3a10 	vmov	r3, s16
 8005e2e:	4652      	mov	r2, sl
 8005e30:	4631      	mov	r1, r6
 8005e32:	4628      	mov	r0, r5
 8005e34:	47b8      	blx	r7
 8005e36:	3001      	adds	r0, #1
 8005e38:	f43f ae6b 	beq.w	8005b12 <_printf_float+0xc2>
 8005e3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e40:	2200      	movs	r2, #0
 8005e42:	2300      	movs	r3, #0
 8005e44:	f7fa fe40 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e48:	b9d8      	cbnz	r0, 8005e82 <_printf_float+0x432>
 8005e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e4c:	f108 0201 	add.w	r2, r8, #1
 8005e50:	3b01      	subs	r3, #1
 8005e52:	4631      	mov	r1, r6
 8005e54:	4628      	mov	r0, r5
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	d10e      	bne.n	8005e7a <_printf_float+0x42a>
 8005e5c:	e659      	b.n	8005b12 <_printf_float+0xc2>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4652      	mov	r2, sl
 8005e62:	4631      	mov	r1, r6
 8005e64:	4628      	mov	r0, r5
 8005e66:	47b8      	blx	r7
 8005e68:	3001      	adds	r0, #1
 8005e6a:	f43f ae52 	beq.w	8005b12 <_printf_float+0xc2>
 8005e6e:	f108 0801 	add.w	r8, r8, #1
 8005e72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e74:	3b01      	subs	r3, #1
 8005e76:	4543      	cmp	r3, r8
 8005e78:	dcf1      	bgt.n	8005e5e <_printf_float+0x40e>
 8005e7a:	464b      	mov	r3, r9
 8005e7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e80:	e6dc      	b.n	8005c3c <_printf_float+0x1ec>
 8005e82:	f04f 0800 	mov.w	r8, #0
 8005e86:	f104 0a1a 	add.w	sl, r4, #26
 8005e8a:	e7f2      	b.n	8005e72 <_printf_float+0x422>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	4642      	mov	r2, r8
 8005e90:	e7df      	b.n	8005e52 <_printf_float+0x402>
 8005e92:	2301      	movs	r3, #1
 8005e94:	464a      	mov	r2, r9
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	f43f ae38 	beq.w	8005b12 <_printf_float+0xc2>
 8005ea2:	f108 0801 	add.w	r8, r8, #1
 8005ea6:	68e3      	ldr	r3, [r4, #12]
 8005ea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005eaa:	1a5b      	subs	r3, r3, r1
 8005eac:	4543      	cmp	r3, r8
 8005eae:	dcf0      	bgt.n	8005e92 <_printf_float+0x442>
 8005eb0:	e6fa      	b.n	8005ca8 <_printf_float+0x258>
 8005eb2:	f04f 0800 	mov.w	r8, #0
 8005eb6:	f104 0919 	add.w	r9, r4, #25
 8005eba:	e7f4      	b.n	8005ea6 <_printf_float+0x456>

08005ebc <_printf_common>:
 8005ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec0:	4616      	mov	r6, r2
 8005ec2:	4699      	mov	r9, r3
 8005ec4:	688a      	ldr	r2, [r1, #8]
 8005ec6:	690b      	ldr	r3, [r1, #16]
 8005ec8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	bfb8      	it	lt
 8005ed0:	4613      	movlt	r3, r2
 8005ed2:	6033      	str	r3, [r6, #0]
 8005ed4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ed8:	4607      	mov	r7, r0
 8005eda:	460c      	mov	r4, r1
 8005edc:	b10a      	cbz	r2, 8005ee2 <_printf_common+0x26>
 8005ede:	3301      	adds	r3, #1
 8005ee0:	6033      	str	r3, [r6, #0]
 8005ee2:	6823      	ldr	r3, [r4, #0]
 8005ee4:	0699      	lsls	r1, r3, #26
 8005ee6:	bf42      	ittt	mi
 8005ee8:	6833      	ldrmi	r3, [r6, #0]
 8005eea:	3302      	addmi	r3, #2
 8005eec:	6033      	strmi	r3, [r6, #0]
 8005eee:	6825      	ldr	r5, [r4, #0]
 8005ef0:	f015 0506 	ands.w	r5, r5, #6
 8005ef4:	d106      	bne.n	8005f04 <_printf_common+0x48>
 8005ef6:	f104 0a19 	add.w	sl, r4, #25
 8005efa:	68e3      	ldr	r3, [r4, #12]
 8005efc:	6832      	ldr	r2, [r6, #0]
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	42ab      	cmp	r3, r5
 8005f02:	dc26      	bgt.n	8005f52 <_printf_common+0x96>
 8005f04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f08:	1e13      	subs	r3, r2, #0
 8005f0a:	6822      	ldr	r2, [r4, #0]
 8005f0c:	bf18      	it	ne
 8005f0e:	2301      	movne	r3, #1
 8005f10:	0692      	lsls	r2, r2, #26
 8005f12:	d42b      	bmi.n	8005f6c <_printf_common+0xb0>
 8005f14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f18:	4649      	mov	r1, r9
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	47c0      	blx	r8
 8005f1e:	3001      	adds	r0, #1
 8005f20:	d01e      	beq.n	8005f60 <_printf_common+0xa4>
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	68e5      	ldr	r5, [r4, #12]
 8005f26:	6832      	ldr	r2, [r6, #0]
 8005f28:	f003 0306 	and.w	r3, r3, #6
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	bf08      	it	eq
 8005f30:	1aad      	subeq	r5, r5, r2
 8005f32:	68a3      	ldr	r3, [r4, #8]
 8005f34:	6922      	ldr	r2, [r4, #16]
 8005f36:	bf0c      	ite	eq
 8005f38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f3c:	2500      	movne	r5, #0
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	bfc4      	itt	gt
 8005f42:	1a9b      	subgt	r3, r3, r2
 8005f44:	18ed      	addgt	r5, r5, r3
 8005f46:	2600      	movs	r6, #0
 8005f48:	341a      	adds	r4, #26
 8005f4a:	42b5      	cmp	r5, r6
 8005f4c:	d11a      	bne.n	8005f84 <_printf_common+0xc8>
 8005f4e:	2000      	movs	r0, #0
 8005f50:	e008      	b.n	8005f64 <_printf_common+0xa8>
 8005f52:	2301      	movs	r3, #1
 8005f54:	4652      	mov	r2, sl
 8005f56:	4649      	mov	r1, r9
 8005f58:	4638      	mov	r0, r7
 8005f5a:	47c0      	blx	r8
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	d103      	bne.n	8005f68 <_printf_common+0xac>
 8005f60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f68:	3501      	adds	r5, #1
 8005f6a:	e7c6      	b.n	8005efa <_printf_common+0x3e>
 8005f6c:	18e1      	adds	r1, r4, r3
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	2030      	movs	r0, #48	; 0x30
 8005f72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f76:	4422      	add	r2, r4
 8005f78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f80:	3302      	adds	r3, #2
 8005f82:	e7c7      	b.n	8005f14 <_printf_common+0x58>
 8005f84:	2301      	movs	r3, #1
 8005f86:	4622      	mov	r2, r4
 8005f88:	4649      	mov	r1, r9
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	47c0      	blx	r8
 8005f8e:	3001      	adds	r0, #1
 8005f90:	d0e6      	beq.n	8005f60 <_printf_common+0xa4>
 8005f92:	3601      	adds	r6, #1
 8005f94:	e7d9      	b.n	8005f4a <_printf_common+0x8e>
	...

08005f98 <_printf_i>:
 8005f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	4691      	mov	r9, r2
 8005fa0:	7e27      	ldrb	r7, [r4, #24]
 8005fa2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fa4:	2f78      	cmp	r7, #120	; 0x78
 8005fa6:	4680      	mov	r8, r0
 8005fa8:	469a      	mov	sl, r3
 8005faa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fae:	d807      	bhi.n	8005fc0 <_printf_i+0x28>
 8005fb0:	2f62      	cmp	r7, #98	; 0x62
 8005fb2:	d80a      	bhi.n	8005fca <_printf_i+0x32>
 8005fb4:	2f00      	cmp	r7, #0
 8005fb6:	f000 80d8 	beq.w	800616a <_printf_i+0x1d2>
 8005fba:	2f58      	cmp	r7, #88	; 0x58
 8005fbc:	f000 80a3 	beq.w	8006106 <_printf_i+0x16e>
 8005fc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fc8:	e03a      	b.n	8006040 <_printf_i+0xa8>
 8005fca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fce:	2b15      	cmp	r3, #21
 8005fd0:	d8f6      	bhi.n	8005fc0 <_printf_i+0x28>
 8005fd2:	a001      	add	r0, pc, #4	; (adr r0, 8005fd8 <_printf_i+0x40>)
 8005fd4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005fd8:	08006031 	.word	0x08006031
 8005fdc:	08006045 	.word	0x08006045
 8005fe0:	08005fc1 	.word	0x08005fc1
 8005fe4:	08005fc1 	.word	0x08005fc1
 8005fe8:	08005fc1 	.word	0x08005fc1
 8005fec:	08005fc1 	.word	0x08005fc1
 8005ff0:	08006045 	.word	0x08006045
 8005ff4:	08005fc1 	.word	0x08005fc1
 8005ff8:	08005fc1 	.word	0x08005fc1
 8005ffc:	08005fc1 	.word	0x08005fc1
 8006000:	08005fc1 	.word	0x08005fc1
 8006004:	08006151 	.word	0x08006151
 8006008:	08006075 	.word	0x08006075
 800600c:	08006133 	.word	0x08006133
 8006010:	08005fc1 	.word	0x08005fc1
 8006014:	08005fc1 	.word	0x08005fc1
 8006018:	08006173 	.word	0x08006173
 800601c:	08005fc1 	.word	0x08005fc1
 8006020:	08006075 	.word	0x08006075
 8006024:	08005fc1 	.word	0x08005fc1
 8006028:	08005fc1 	.word	0x08005fc1
 800602c:	0800613b 	.word	0x0800613b
 8006030:	680b      	ldr	r3, [r1, #0]
 8006032:	1d1a      	adds	r2, r3, #4
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	600a      	str	r2, [r1, #0]
 8006038:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800603c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006040:	2301      	movs	r3, #1
 8006042:	e0a3      	b.n	800618c <_printf_i+0x1f4>
 8006044:	6825      	ldr	r5, [r4, #0]
 8006046:	6808      	ldr	r0, [r1, #0]
 8006048:	062e      	lsls	r6, r5, #24
 800604a:	f100 0304 	add.w	r3, r0, #4
 800604e:	d50a      	bpl.n	8006066 <_printf_i+0xce>
 8006050:	6805      	ldr	r5, [r0, #0]
 8006052:	600b      	str	r3, [r1, #0]
 8006054:	2d00      	cmp	r5, #0
 8006056:	da03      	bge.n	8006060 <_printf_i+0xc8>
 8006058:	232d      	movs	r3, #45	; 0x2d
 800605a:	426d      	negs	r5, r5
 800605c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006060:	485e      	ldr	r0, [pc, #376]	; (80061dc <_printf_i+0x244>)
 8006062:	230a      	movs	r3, #10
 8006064:	e019      	b.n	800609a <_printf_i+0x102>
 8006066:	f015 0f40 	tst.w	r5, #64	; 0x40
 800606a:	6805      	ldr	r5, [r0, #0]
 800606c:	600b      	str	r3, [r1, #0]
 800606e:	bf18      	it	ne
 8006070:	b22d      	sxthne	r5, r5
 8006072:	e7ef      	b.n	8006054 <_printf_i+0xbc>
 8006074:	680b      	ldr	r3, [r1, #0]
 8006076:	6825      	ldr	r5, [r4, #0]
 8006078:	1d18      	adds	r0, r3, #4
 800607a:	6008      	str	r0, [r1, #0]
 800607c:	0628      	lsls	r0, r5, #24
 800607e:	d501      	bpl.n	8006084 <_printf_i+0xec>
 8006080:	681d      	ldr	r5, [r3, #0]
 8006082:	e002      	b.n	800608a <_printf_i+0xf2>
 8006084:	0669      	lsls	r1, r5, #25
 8006086:	d5fb      	bpl.n	8006080 <_printf_i+0xe8>
 8006088:	881d      	ldrh	r5, [r3, #0]
 800608a:	4854      	ldr	r0, [pc, #336]	; (80061dc <_printf_i+0x244>)
 800608c:	2f6f      	cmp	r7, #111	; 0x6f
 800608e:	bf0c      	ite	eq
 8006090:	2308      	moveq	r3, #8
 8006092:	230a      	movne	r3, #10
 8006094:	2100      	movs	r1, #0
 8006096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800609a:	6866      	ldr	r6, [r4, #4]
 800609c:	60a6      	str	r6, [r4, #8]
 800609e:	2e00      	cmp	r6, #0
 80060a0:	bfa2      	ittt	ge
 80060a2:	6821      	ldrge	r1, [r4, #0]
 80060a4:	f021 0104 	bicge.w	r1, r1, #4
 80060a8:	6021      	strge	r1, [r4, #0]
 80060aa:	b90d      	cbnz	r5, 80060b0 <_printf_i+0x118>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	d04d      	beq.n	800614c <_printf_i+0x1b4>
 80060b0:	4616      	mov	r6, r2
 80060b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80060b6:	fb03 5711 	mls	r7, r3, r1, r5
 80060ba:	5dc7      	ldrb	r7, [r0, r7]
 80060bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060c0:	462f      	mov	r7, r5
 80060c2:	42bb      	cmp	r3, r7
 80060c4:	460d      	mov	r5, r1
 80060c6:	d9f4      	bls.n	80060b2 <_printf_i+0x11a>
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d10b      	bne.n	80060e4 <_printf_i+0x14c>
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	07df      	lsls	r7, r3, #31
 80060d0:	d508      	bpl.n	80060e4 <_printf_i+0x14c>
 80060d2:	6923      	ldr	r3, [r4, #16]
 80060d4:	6861      	ldr	r1, [r4, #4]
 80060d6:	4299      	cmp	r1, r3
 80060d8:	bfde      	ittt	le
 80060da:	2330      	movle	r3, #48	; 0x30
 80060dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060e0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80060e4:	1b92      	subs	r2, r2, r6
 80060e6:	6122      	str	r2, [r4, #16]
 80060e8:	f8cd a000 	str.w	sl, [sp]
 80060ec:	464b      	mov	r3, r9
 80060ee:	aa03      	add	r2, sp, #12
 80060f0:	4621      	mov	r1, r4
 80060f2:	4640      	mov	r0, r8
 80060f4:	f7ff fee2 	bl	8005ebc <_printf_common>
 80060f8:	3001      	adds	r0, #1
 80060fa:	d14c      	bne.n	8006196 <_printf_i+0x1fe>
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006100:	b004      	add	sp, #16
 8006102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006106:	4835      	ldr	r0, [pc, #212]	; (80061dc <_printf_i+0x244>)
 8006108:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	680e      	ldr	r6, [r1, #0]
 8006110:	061f      	lsls	r7, r3, #24
 8006112:	f856 5b04 	ldr.w	r5, [r6], #4
 8006116:	600e      	str	r6, [r1, #0]
 8006118:	d514      	bpl.n	8006144 <_printf_i+0x1ac>
 800611a:	07d9      	lsls	r1, r3, #31
 800611c:	bf44      	itt	mi
 800611e:	f043 0320 	orrmi.w	r3, r3, #32
 8006122:	6023      	strmi	r3, [r4, #0]
 8006124:	b91d      	cbnz	r5, 800612e <_printf_i+0x196>
 8006126:	6823      	ldr	r3, [r4, #0]
 8006128:	f023 0320 	bic.w	r3, r3, #32
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	2310      	movs	r3, #16
 8006130:	e7b0      	b.n	8006094 <_printf_i+0xfc>
 8006132:	6823      	ldr	r3, [r4, #0]
 8006134:	f043 0320 	orr.w	r3, r3, #32
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	2378      	movs	r3, #120	; 0x78
 800613c:	4828      	ldr	r0, [pc, #160]	; (80061e0 <_printf_i+0x248>)
 800613e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006142:	e7e3      	b.n	800610c <_printf_i+0x174>
 8006144:	065e      	lsls	r6, r3, #25
 8006146:	bf48      	it	mi
 8006148:	b2ad      	uxthmi	r5, r5
 800614a:	e7e6      	b.n	800611a <_printf_i+0x182>
 800614c:	4616      	mov	r6, r2
 800614e:	e7bb      	b.n	80060c8 <_printf_i+0x130>
 8006150:	680b      	ldr	r3, [r1, #0]
 8006152:	6826      	ldr	r6, [r4, #0]
 8006154:	6960      	ldr	r0, [r4, #20]
 8006156:	1d1d      	adds	r5, r3, #4
 8006158:	600d      	str	r5, [r1, #0]
 800615a:	0635      	lsls	r5, r6, #24
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	d501      	bpl.n	8006164 <_printf_i+0x1cc>
 8006160:	6018      	str	r0, [r3, #0]
 8006162:	e002      	b.n	800616a <_printf_i+0x1d2>
 8006164:	0671      	lsls	r1, r6, #25
 8006166:	d5fb      	bpl.n	8006160 <_printf_i+0x1c8>
 8006168:	8018      	strh	r0, [r3, #0]
 800616a:	2300      	movs	r3, #0
 800616c:	6123      	str	r3, [r4, #16]
 800616e:	4616      	mov	r6, r2
 8006170:	e7ba      	b.n	80060e8 <_printf_i+0x150>
 8006172:	680b      	ldr	r3, [r1, #0]
 8006174:	1d1a      	adds	r2, r3, #4
 8006176:	600a      	str	r2, [r1, #0]
 8006178:	681e      	ldr	r6, [r3, #0]
 800617a:	6862      	ldr	r2, [r4, #4]
 800617c:	2100      	movs	r1, #0
 800617e:	4630      	mov	r0, r6
 8006180:	f7fa f82e 	bl	80001e0 <memchr>
 8006184:	b108      	cbz	r0, 800618a <_printf_i+0x1f2>
 8006186:	1b80      	subs	r0, r0, r6
 8006188:	6060      	str	r0, [r4, #4]
 800618a:	6863      	ldr	r3, [r4, #4]
 800618c:	6123      	str	r3, [r4, #16]
 800618e:	2300      	movs	r3, #0
 8006190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006194:	e7a8      	b.n	80060e8 <_printf_i+0x150>
 8006196:	6923      	ldr	r3, [r4, #16]
 8006198:	4632      	mov	r2, r6
 800619a:	4649      	mov	r1, r9
 800619c:	4640      	mov	r0, r8
 800619e:	47d0      	blx	sl
 80061a0:	3001      	adds	r0, #1
 80061a2:	d0ab      	beq.n	80060fc <_printf_i+0x164>
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	079b      	lsls	r3, r3, #30
 80061a8:	d413      	bmi.n	80061d2 <_printf_i+0x23a>
 80061aa:	68e0      	ldr	r0, [r4, #12]
 80061ac:	9b03      	ldr	r3, [sp, #12]
 80061ae:	4298      	cmp	r0, r3
 80061b0:	bfb8      	it	lt
 80061b2:	4618      	movlt	r0, r3
 80061b4:	e7a4      	b.n	8006100 <_printf_i+0x168>
 80061b6:	2301      	movs	r3, #1
 80061b8:	4632      	mov	r2, r6
 80061ba:	4649      	mov	r1, r9
 80061bc:	4640      	mov	r0, r8
 80061be:	47d0      	blx	sl
 80061c0:	3001      	adds	r0, #1
 80061c2:	d09b      	beq.n	80060fc <_printf_i+0x164>
 80061c4:	3501      	adds	r5, #1
 80061c6:	68e3      	ldr	r3, [r4, #12]
 80061c8:	9903      	ldr	r1, [sp, #12]
 80061ca:	1a5b      	subs	r3, r3, r1
 80061cc:	42ab      	cmp	r3, r5
 80061ce:	dcf2      	bgt.n	80061b6 <_printf_i+0x21e>
 80061d0:	e7eb      	b.n	80061aa <_printf_i+0x212>
 80061d2:	2500      	movs	r5, #0
 80061d4:	f104 0619 	add.w	r6, r4, #25
 80061d8:	e7f5      	b.n	80061c6 <_printf_i+0x22e>
 80061da:	bf00      	nop
 80061dc:	08008696 	.word	0x08008696
 80061e0:	080086a7 	.word	0x080086a7

080061e4 <siprintf>:
 80061e4:	b40e      	push	{r1, r2, r3}
 80061e6:	b500      	push	{lr}
 80061e8:	b09c      	sub	sp, #112	; 0x70
 80061ea:	ab1d      	add	r3, sp, #116	; 0x74
 80061ec:	9002      	str	r0, [sp, #8]
 80061ee:	9006      	str	r0, [sp, #24]
 80061f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061f4:	4809      	ldr	r0, [pc, #36]	; (800621c <siprintf+0x38>)
 80061f6:	9107      	str	r1, [sp, #28]
 80061f8:	9104      	str	r1, [sp, #16]
 80061fa:	4909      	ldr	r1, [pc, #36]	; (8006220 <siprintf+0x3c>)
 80061fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006200:	9105      	str	r1, [sp, #20]
 8006202:	6800      	ldr	r0, [r0, #0]
 8006204:	9301      	str	r3, [sp, #4]
 8006206:	a902      	add	r1, sp, #8
 8006208:	f001 fb34 	bl	8007874 <_svfiprintf_r>
 800620c:	9b02      	ldr	r3, [sp, #8]
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	b01c      	add	sp, #112	; 0x70
 8006214:	f85d eb04 	ldr.w	lr, [sp], #4
 8006218:	b003      	add	sp, #12
 800621a:	4770      	bx	lr
 800621c:	2000000c 	.word	0x2000000c
 8006220:	ffff0208 	.word	0xffff0208

08006224 <quorem>:
 8006224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006228:	6903      	ldr	r3, [r0, #16]
 800622a:	690c      	ldr	r4, [r1, #16]
 800622c:	42a3      	cmp	r3, r4
 800622e:	4607      	mov	r7, r0
 8006230:	f2c0 8081 	blt.w	8006336 <quorem+0x112>
 8006234:	3c01      	subs	r4, #1
 8006236:	f101 0814 	add.w	r8, r1, #20
 800623a:	f100 0514 	add.w	r5, r0, #20
 800623e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006248:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800624c:	3301      	adds	r3, #1
 800624e:	429a      	cmp	r2, r3
 8006250:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006254:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006258:	fbb2 f6f3 	udiv	r6, r2, r3
 800625c:	d331      	bcc.n	80062c2 <quorem+0x9e>
 800625e:	f04f 0e00 	mov.w	lr, #0
 8006262:	4640      	mov	r0, r8
 8006264:	46ac      	mov	ip, r5
 8006266:	46f2      	mov	sl, lr
 8006268:	f850 2b04 	ldr.w	r2, [r0], #4
 800626c:	b293      	uxth	r3, r2
 800626e:	fb06 e303 	mla	r3, r6, r3, lr
 8006272:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006276:	b29b      	uxth	r3, r3
 8006278:	ebaa 0303 	sub.w	r3, sl, r3
 800627c:	0c12      	lsrs	r2, r2, #16
 800627e:	f8dc a000 	ldr.w	sl, [ip]
 8006282:	fb06 e202 	mla	r2, r6, r2, lr
 8006286:	fa13 f38a 	uxtah	r3, r3, sl
 800628a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800628e:	fa1f fa82 	uxth.w	sl, r2
 8006292:	f8dc 2000 	ldr.w	r2, [ip]
 8006296:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800629a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a4:	4581      	cmp	r9, r0
 80062a6:	f84c 3b04 	str.w	r3, [ip], #4
 80062aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062ae:	d2db      	bcs.n	8006268 <quorem+0x44>
 80062b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80062b4:	b92b      	cbnz	r3, 80062c2 <quorem+0x9e>
 80062b6:	9b01      	ldr	r3, [sp, #4]
 80062b8:	3b04      	subs	r3, #4
 80062ba:	429d      	cmp	r5, r3
 80062bc:	461a      	mov	r2, r3
 80062be:	d32e      	bcc.n	800631e <quorem+0xfa>
 80062c0:	613c      	str	r4, [r7, #16]
 80062c2:	4638      	mov	r0, r7
 80062c4:	f001 f8c0 	bl	8007448 <__mcmp>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	db24      	blt.n	8006316 <quorem+0xf2>
 80062cc:	3601      	adds	r6, #1
 80062ce:	4628      	mov	r0, r5
 80062d0:	f04f 0c00 	mov.w	ip, #0
 80062d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80062d8:	f8d0 e000 	ldr.w	lr, [r0]
 80062dc:	b293      	uxth	r3, r2
 80062de:	ebac 0303 	sub.w	r3, ip, r3
 80062e2:	0c12      	lsrs	r2, r2, #16
 80062e4:	fa13 f38e 	uxtah	r3, r3, lr
 80062e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80062ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062f6:	45c1      	cmp	r9, r8
 80062f8:	f840 3b04 	str.w	r3, [r0], #4
 80062fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006300:	d2e8      	bcs.n	80062d4 <quorem+0xb0>
 8006302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800630a:	b922      	cbnz	r2, 8006316 <quorem+0xf2>
 800630c:	3b04      	subs	r3, #4
 800630e:	429d      	cmp	r5, r3
 8006310:	461a      	mov	r2, r3
 8006312:	d30a      	bcc.n	800632a <quorem+0x106>
 8006314:	613c      	str	r4, [r7, #16]
 8006316:	4630      	mov	r0, r6
 8006318:	b003      	add	sp, #12
 800631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	3b04      	subs	r3, #4
 8006322:	2a00      	cmp	r2, #0
 8006324:	d1cc      	bne.n	80062c0 <quorem+0x9c>
 8006326:	3c01      	subs	r4, #1
 8006328:	e7c7      	b.n	80062ba <quorem+0x96>
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	3b04      	subs	r3, #4
 800632e:	2a00      	cmp	r2, #0
 8006330:	d1f0      	bne.n	8006314 <quorem+0xf0>
 8006332:	3c01      	subs	r4, #1
 8006334:	e7eb      	b.n	800630e <quorem+0xea>
 8006336:	2000      	movs	r0, #0
 8006338:	e7ee      	b.n	8006318 <quorem+0xf4>
 800633a:	0000      	movs	r0, r0
 800633c:	0000      	movs	r0, r0
	...

08006340 <_dtoa_r>:
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	ed2d 8b02 	vpush	{d8}
 8006348:	ec57 6b10 	vmov	r6, r7, d0
 800634c:	b095      	sub	sp, #84	; 0x54
 800634e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006350:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006354:	9105      	str	r1, [sp, #20]
 8006356:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800635a:	4604      	mov	r4, r0
 800635c:	9209      	str	r2, [sp, #36]	; 0x24
 800635e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006360:	b975      	cbnz	r5, 8006380 <_dtoa_r+0x40>
 8006362:	2010      	movs	r0, #16
 8006364:	f000 fddc 	bl	8006f20 <malloc>
 8006368:	4602      	mov	r2, r0
 800636a:	6260      	str	r0, [r4, #36]	; 0x24
 800636c:	b920      	cbnz	r0, 8006378 <_dtoa_r+0x38>
 800636e:	4bb2      	ldr	r3, [pc, #712]	; (8006638 <_dtoa_r+0x2f8>)
 8006370:	21ea      	movs	r1, #234	; 0xea
 8006372:	48b2      	ldr	r0, [pc, #712]	; (800663c <_dtoa_r+0x2fc>)
 8006374:	f001 fb8e 	bl	8007a94 <__assert_func>
 8006378:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800637c:	6005      	str	r5, [r0, #0]
 800637e:	60c5      	str	r5, [r0, #12]
 8006380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	b151      	cbz	r1, 800639c <_dtoa_r+0x5c>
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	604a      	str	r2, [r1, #4]
 800638a:	2301      	movs	r3, #1
 800638c:	4093      	lsls	r3, r2
 800638e:	608b      	str	r3, [r1, #8]
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fe1b 	bl	8006fcc <_Bfree>
 8006396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006398:	2200      	movs	r2, #0
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	1e3b      	subs	r3, r7, #0
 800639e:	bfb9      	ittee	lt
 80063a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063a4:	9303      	strlt	r3, [sp, #12]
 80063a6:	2300      	movge	r3, #0
 80063a8:	f8c8 3000 	strge.w	r3, [r8]
 80063ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80063b0:	4ba3      	ldr	r3, [pc, #652]	; (8006640 <_dtoa_r+0x300>)
 80063b2:	bfbc      	itt	lt
 80063b4:	2201      	movlt	r2, #1
 80063b6:	f8c8 2000 	strlt.w	r2, [r8]
 80063ba:	ea33 0309 	bics.w	r3, r3, r9
 80063be:	d11b      	bne.n	80063f8 <_dtoa_r+0xb8>
 80063c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80063c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063cc:	4333      	orrs	r3, r6
 80063ce:	f000 857a 	beq.w	8006ec6 <_dtoa_r+0xb86>
 80063d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d4:	b963      	cbnz	r3, 80063f0 <_dtoa_r+0xb0>
 80063d6:	4b9b      	ldr	r3, [pc, #620]	; (8006644 <_dtoa_r+0x304>)
 80063d8:	e024      	b.n	8006424 <_dtoa_r+0xe4>
 80063da:	4b9b      	ldr	r3, [pc, #620]	; (8006648 <_dtoa_r+0x308>)
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	3308      	adds	r3, #8
 80063e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	9800      	ldr	r0, [sp, #0]
 80063e6:	b015      	add	sp, #84	; 0x54
 80063e8:	ecbd 8b02 	vpop	{d8}
 80063ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f0:	4b94      	ldr	r3, [pc, #592]	; (8006644 <_dtoa_r+0x304>)
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	3303      	adds	r3, #3
 80063f6:	e7f3      	b.n	80063e0 <_dtoa_r+0xa0>
 80063f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063fc:	2200      	movs	r2, #0
 80063fe:	ec51 0b17 	vmov	r0, r1, d7
 8006402:	2300      	movs	r3, #0
 8006404:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006408:	f7fa fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800640c:	4680      	mov	r8, r0
 800640e:	b158      	cbz	r0, 8006428 <_dtoa_r+0xe8>
 8006410:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006412:	2301      	movs	r3, #1
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006418:	2b00      	cmp	r3, #0
 800641a:	f000 8551 	beq.w	8006ec0 <_dtoa_r+0xb80>
 800641e:	488b      	ldr	r0, [pc, #556]	; (800664c <_dtoa_r+0x30c>)
 8006420:	6018      	str	r0, [r3, #0]
 8006422:	1e43      	subs	r3, r0, #1
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	e7dd      	b.n	80063e4 <_dtoa_r+0xa4>
 8006428:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800642c:	aa12      	add	r2, sp, #72	; 0x48
 800642e:	a913      	add	r1, sp, #76	; 0x4c
 8006430:	4620      	mov	r0, r4
 8006432:	f001 f8ad 	bl	8007590 <__d2b>
 8006436:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800643a:	4683      	mov	fp, r0
 800643c:	2d00      	cmp	r5, #0
 800643e:	d07c      	beq.n	800653a <_dtoa_r+0x1fa>
 8006440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006442:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800644a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800644e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006452:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800645a:	4b7d      	ldr	r3, [pc, #500]	; (8006650 <_dtoa_r+0x310>)
 800645c:	2200      	movs	r2, #0
 800645e:	4630      	mov	r0, r6
 8006460:	4639      	mov	r1, r7
 8006462:	f7f9 ff11 	bl	8000288 <__aeabi_dsub>
 8006466:	a36e      	add	r3, pc, #440	; (adr r3, 8006620 <_dtoa_r+0x2e0>)
 8006468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646c:	f7fa f8c4 	bl	80005f8 <__aeabi_dmul>
 8006470:	a36d      	add	r3, pc, #436	; (adr r3, 8006628 <_dtoa_r+0x2e8>)
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7f9 ff09 	bl	800028c <__adddf3>
 800647a:	4606      	mov	r6, r0
 800647c:	4628      	mov	r0, r5
 800647e:	460f      	mov	r7, r1
 8006480:	f7fa f850 	bl	8000524 <__aeabi_i2d>
 8006484:	a36a      	add	r3, pc, #424	; (adr r3, 8006630 <_dtoa_r+0x2f0>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7fa f8b5 	bl	80005f8 <__aeabi_dmul>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4630      	mov	r0, r6
 8006494:	4639      	mov	r1, r7
 8006496:	f7f9 fef9 	bl	800028c <__adddf3>
 800649a:	4606      	mov	r6, r0
 800649c:	460f      	mov	r7, r1
 800649e:	f7fa fb5b 	bl	8000b58 <__aeabi_d2iz>
 80064a2:	2200      	movs	r2, #0
 80064a4:	4682      	mov	sl, r0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4630      	mov	r0, r6
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa fb16 	bl	8000adc <__aeabi_dcmplt>
 80064b0:	b148      	cbz	r0, 80064c6 <_dtoa_r+0x186>
 80064b2:	4650      	mov	r0, sl
 80064b4:	f7fa f836 	bl	8000524 <__aeabi_i2d>
 80064b8:	4632      	mov	r2, r6
 80064ba:	463b      	mov	r3, r7
 80064bc:	f7fa fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80064c0:	b908      	cbnz	r0, 80064c6 <_dtoa_r+0x186>
 80064c2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80064c6:	f1ba 0f16 	cmp.w	sl, #22
 80064ca:	d854      	bhi.n	8006576 <_dtoa_r+0x236>
 80064cc:	4b61      	ldr	r3, [pc, #388]	; (8006654 <_dtoa_r+0x314>)
 80064ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80064da:	f7fa faff 	bl	8000adc <__aeabi_dcmplt>
 80064de:	2800      	cmp	r0, #0
 80064e0:	d04b      	beq.n	800657a <_dtoa_r+0x23a>
 80064e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80064e6:	2300      	movs	r3, #0
 80064e8:	930e      	str	r3, [sp, #56]	; 0x38
 80064ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064ec:	1b5d      	subs	r5, r3, r5
 80064ee:	1e6b      	subs	r3, r5, #1
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	bf43      	ittte	mi
 80064f4:	2300      	movmi	r3, #0
 80064f6:	f1c5 0801 	rsbmi	r8, r5, #1
 80064fa:	9304      	strmi	r3, [sp, #16]
 80064fc:	f04f 0800 	movpl.w	r8, #0
 8006500:	f1ba 0f00 	cmp.w	sl, #0
 8006504:	db3b      	blt.n	800657e <_dtoa_r+0x23e>
 8006506:	9b04      	ldr	r3, [sp, #16]
 8006508:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800650c:	4453      	add	r3, sl
 800650e:	9304      	str	r3, [sp, #16]
 8006510:	2300      	movs	r3, #0
 8006512:	9306      	str	r3, [sp, #24]
 8006514:	9b05      	ldr	r3, [sp, #20]
 8006516:	2b09      	cmp	r3, #9
 8006518:	d869      	bhi.n	80065ee <_dtoa_r+0x2ae>
 800651a:	2b05      	cmp	r3, #5
 800651c:	bfc4      	itt	gt
 800651e:	3b04      	subgt	r3, #4
 8006520:	9305      	strgt	r3, [sp, #20]
 8006522:	9b05      	ldr	r3, [sp, #20]
 8006524:	f1a3 0302 	sub.w	r3, r3, #2
 8006528:	bfcc      	ite	gt
 800652a:	2500      	movgt	r5, #0
 800652c:	2501      	movle	r5, #1
 800652e:	2b03      	cmp	r3, #3
 8006530:	d869      	bhi.n	8006606 <_dtoa_r+0x2c6>
 8006532:	e8df f003 	tbb	[pc, r3]
 8006536:	4e2c      	.short	0x4e2c
 8006538:	5a4c      	.short	0x5a4c
 800653a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800653e:	441d      	add	r5, r3
 8006540:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006544:	2b20      	cmp	r3, #32
 8006546:	bfc1      	itttt	gt
 8006548:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800654c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006550:	fa09 f303 	lslgt.w	r3, r9, r3
 8006554:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006558:	bfda      	itte	le
 800655a:	f1c3 0320 	rsble	r3, r3, #32
 800655e:	fa06 f003 	lslle.w	r0, r6, r3
 8006562:	4318      	orrgt	r0, r3
 8006564:	f7f9 ffce 	bl	8000504 <__aeabi_ui2d>
 8006568:	2301      	movs	r3, #1
 800656a:	4606      	mov	r6, r0
 800656c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006570:	3d01      	subs	r5, #1
 8006572:	9310      	str	r3, [sp, #64]	; 0x40
 8006574:	e771      	b.n	800645a <_dtoa_r+0x11a>
 8006576:	2301      	movs	r3, #1
 8006578:	e7b6      	b.n	80064e8 <_dtoa_r+0x1a8>
 800657a:	900e      	str	r0, [sp, #56]	; 0x38
 800657c:	e7b5      	b.n	80064ea <_dtoa_r+0x1aa>
 800657e:	f1ca 0300 	rsb	r3, sl, #0
 8006582:	9306      	str	r3, [sp, #24]
 8006584:	2300      	movs	r3, #0
 8006586:	eba8 080a 	sub.w	r8, r8, sl
 800658a:	930d      	str	r3, [sp, #52]	; 0x34
 800658c:	e7c2      	b.n	8006514 <_dtoa_r+0x1d4>
 800658e:	2300      	movs	r3, #0
 8006590:	9308      	str	r3, [sp, #32]
 8006592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006594:	2b00      	cmp	r3, #0
 8006596:	dc39      	bgt.n	800660c <_dtoa_r+0x2cc>
 8006598:	f04f 0901 	mov.w	r9, #1
 800659c:	f8cd 9004 	str.w	r9, [sp, #4]
 80065a0:	464b      	mov	r3, r9
 80065a2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80065a6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80065a8:	2200      	movs	r2, #0
 80065aa:	6042      	str	r2, [r0, #4]
 80065ac:	2204      	movs	r2, #4
 80065ae:	f102 0614 	add.w	r6, r2, #20
 80065b2:	429e      	cmp	r6, r3
 80065b4:	6841      	ldr	r1, [r0, #4]
 80065b6:	d92f      	bls.n	8006618 <_dtoa_r+0x2d8>
 80065b8:	4620      	mov	r0, r4
 80065ba:	f000 fcc7 	bl	8006f4c <_Balloc>
 80065be:	9000      	str	r0, [sp, #0]
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d14b      	bne.n	800665c <_dtoa_r+0x31c>
 80065c4:	4b24      	ldr	r3, [pc, #144]	; (8006658 <_dtoa_r+0x318>)
 80065c6:	4602      	mov	r2, r0
 80065c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065cc:	e6d1      	b.n	8006372 <_dtoa_r+0x32>
 80065ce:	2301      	movs	r3, #1
 80065d0:	e7de      	b.n	8006590 <_dtoa_r+0x250>
 80065d2:	2300      	movs	r3, #0
 80065d4:	9308      	str	r3, [sp, #32]
 80065d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d8:	eb0a 0903 	add.w	r9, sl, r3
 80065dc:	f109 0301 	add.w	r3, r9, #1
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	9301      	str	r3, [sp, #4]
 80065e4:	bfb8      	it	lt
 80065e6:	2301      	movlt	r3, #1
 80065e8:	e7dd      	b.n	80065a6 <_dtoa_r+0x266>
 80065ea:	2301      	movs	r3, #1
 80065ec:	e7f2      	b.n	80065d4 <_dtoa_r+0x294>
 80065ee:	2501      	movs	r5, #1
 80065f0:	2300      	movs	r3, #0
 80065f2:	9305      	str	r3, [sp, #20]
 80065f4:	9508      	str	r5, [sp, #32]
 80065f6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006600:	2312      	movs	r3, #18
 8006602:	9209      	str	r2, [sp, #36]	; 0x24
 8006604:	e7cf      	b.n	80065a6 <_dtoa_r+0x266>
 8006606:	2301      	movs	r3, #1
 8006608:	9308      	str	r3, [sp, #32]
 800660a:	e7f4      	b.n	80065f6 <_dtoa_r+0x2b6>
 800660c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006610:	f8cd 9004 	str.w	r9, [sp, #4]
 8006614:	464b      	mov	r3, r9
 8006616:	e7c6      	b.n	80065a6 <_dtoa_r+0x266>
 8006618:	3101      	adds	r1, #1
 800661a:	6041      	str	r1, [r0, #4]
 800661c:	0052      	lsls	r2, r2, #1
 800661e:	e7c6      	b.n	80065ae <_dtoa_r+0x26e>
 8006620:	636f4361 	.word	0x636f4361
 8006624:	3fd287a7 	.word	0x3fd287a7
 8006628:	8b60c8b3 	.word	0x8b60c8b3
 800662c:	3fc68a28 	.word	0x3fc68a28
 8006630:	509f79fb 	.word	0x509f79fb
 8006634:	3fd34413 	.word	0x3fd34413
 8006638:	080086c5 	.word	0x080086c5
 800663c:	080086dc 	.word	0x080086dc
 8006640:	7ff00000 	.word	0x7ff00000
 8006644:	080086c1 	.word	0x080086c1
 8006648:	080086b8 	.word	0x080086b8
 800664c:	08008695 	.word	0x08008695
 8006650:	3ff80000 	.word	0x3ff80000
 8006654:	080087d8 	.word	0x080087d8
 8006658:	0800873b 	.word	0x0800873b
 800665c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800665e:	9a00      	ldr	r2, [sp, #0]
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	9b01      	ldr	r3, [sp, #4]
 8006664:	2b0e      	cmp	r3, #14
 8006666:	f200 80ad 	bhi.w	80067c4 <_dtoa_r+0x484>
 800666a:	2d00      	cmp	r5, #0
 800666c:	f000 80aa 	beq.w	80067c4 <_dtoa_r+0x484>
 8006670:	f1ba 0f00 	cmp.w	sl, #0
 8006674:	dd36      	ble.n	80066e4 <_dtoa_r+0x3a4>
 8006676:	4ac3      	ldr	r2, [pc, #780]	; (8006984 <_dtoa_r+0x644>)
 8006678:	f00a 030f 	and.w	r3, sl, #15
 800667c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006680:	ed93 7b00 	vldr	d7, [r3]
 8006684:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006688:	ea4f 172a 	mov.w	r7, sl, asr #4
 800668c:	eeb0 8a47 	vmov.f32	s16, s14
 8006690:	eef0 8a67 	vmov.f32	s17, s15
 8006694:	d016      	beq.n	80066c4 <_dtoa_r+0x384>
 8006696:	4bbc      	ldr	r3, [pc, #752]	; (8006988 <_dtoa_r+0x648>)
 8006698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800669c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066a0:	f7fa f8d4 	bl	800084c <__aeabi_ddiv>
 80066a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066a8:	f007 070f 	and.w	r7, r7, #15
 80066ac:	2503      	movs	r5, #3
 80066ae:	4eb6      	ldr	r6, [pc, #728]	; (8006988 <_dtoa_r+0x648>)
 80066b0:	b957      	cbnz	r7, 80066c8 <_dtoa_r+0x388>
 80066b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066b6:	ec53 2b18 	vmov	r2, r3, d8
 80066ba:	f7fa f8c7 	bl	800084c <__aeabi_ddiv>
 80066be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066c2:	e029      	b.n	8006718 <_dtoa_r+0x3d8>
 80066c4:	2502      	movs	r5, #2
 80066c6:	e7f2      	b.n	80066ae <_dtoa_r+0x36e>
 80066c8:	07f9      	lsls	r1, r7, #31
 80066ca:	d508      	bpl.n	80066de <_dtoa_r+0x39e>
 80066cc:	ec51 0b18 	vmov	r0, r1, d8
 80066d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066d4:	f7f9 ff90 	bl	80005f8 <__aeabi_dmul>
 80066d8:	ec41 0b18 	vmov	d8, r0, r1
 80066dc:	3501      	adds	r5, #1
 80066de:	107f      	asrs	r7, r7, #1
 80066e0:	3608      	adds	r6, #8
 80066e2:	e7e5      	b.n	80066b0 <_dtoa_r+0x370>
 80066e4:	f000 80a6 	beq.w	8006834 <_dtoa_r+0x4f4>
 80066e8:	f1ca 0600 	rsb	r6, sl, #0
 80066ec:	4ba5      	ldr	r3, [pc, #660]	; (8006984 <_dtoa_r+0x644>)
 80066ee:	4fa6      	ldr	r7, [pc, #664]	; (8006988 <_dtoa_r+0x648>)
 80066f0:	f006 020f 	and.w	r2, r6, #15
 80066f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006700:	f7f9 ff7a 	bl	80005f8 <__aeabi_dmul>
 8006704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006708:	1136      	asrs	r6, r6, #4
 800670a:	2300      	movs	r3, #0
 800670c:	2502      	movs	r5, #2
 800670e:	2e00      	cmp	r6, #0
 8006710:	f040 8085 	bne.w	800681e <_dtoa_r+0x4de>
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1d2      	bne.n	80066be <_dtoa_r+0x37e>
 8006718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 808c 	beq.w	8006838 <_dtoa_r+0x4f8>
 8006720:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006724:	4b99      	ldr	r3, [pc, #612]	; (800698c <_dtoa_r+0x64c>)
 8006726:	2200      	movs	r2, #0
 8006728:	4630      	mov	r0, r6
 800672a:	4639      	mov	r1, r7
 800672c:	f7fa f9d6 	bl	8000adc <__aeabi_dcmplt>
 8006730:	2800      	cmp	r0, #0
 8006732:	f000 8081 	beq.w	8006838 <_dtoa_r+0x4f8>
 8006736:	9b01      	ldr	r3, [sp, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d07d      	beq.n	8006838 <_dtoa_r+0x4f8>
 800673c:	f1b9 0f00 	cmp.w	r9, #0
 8006740:	dd3c      	ble.n	80067bc <_dtoa_r+0x47c>
 8006742:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006746:	9307      	str	r3, [sp, #28]
 8006748:	2200      	movs	r2, #0
 800674a:	4b91      	ldr	r3, [pc, #580]	; (8006990 <_dtoa_r+0x650>)
 800674c:	4630      	mov	r0, r6
 800674e:	4639      	mov	r1, r7
 8006750:	f7f9 ff52 	bl	80005f8 <__aeabi_dmul>
 8006754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006758:	3501      	adds	r5, #1
 800675a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800675e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006762:	4628      	mov	r0, r5
 8006764:	f7f9 fede 	bl	8000524 <__aeabi_i2d>
 8006768:	4632      	mov	r2, r6
 800676a:	463b      	mov	r3, r7
 800676c:	f7f9 ff44 	bl	80005f8 <__aeabi_dmul>
 8006770:	4b88      	ldr	r3, [pc, #544]	; (8006994 <_dtoa_r+0x654>)
 8006772:	2200      	movs	r2, #0
 8006774:	f7f9 fd8a 	bl	800028c <__adddf3>
 8006778:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800677c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006780:	9303      	str	r3, [sp, #12]
 8006782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006784:	2b00      	cmp	r3, #0
 8006786:	d15c      	bne.n	8006842 <_dtoa_r+0x502>
 8006788:	4b83      	ldr	r3, [pc, #524]	; (8006998 <_dtoa_r+0x658>)
 800678a:	2200      	movs	r2, #0
 800678c:	4630      	mov	r0, r6
 800678e:	4639      	mov	r1, r7
 8006790:	f7f9 fd7a 	bl	8000288 <__aeabi_dsub>
 8006794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006798:	4606      	mov	r6, r0
 800679a:	460f      	mov	r7, r1
 800679c:	f7fa f9bc 	bl	8000b18 <__aeabi_dcmpgt>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	f040 8296 	bne.w	8006cd2 <_dtoa_r+0x992>
 80067a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80067aa:	4630      	mov	r0, r6
 80067ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067b0:	4639      	mov	r1, r7
 80067b2:	f7fa f993 	bl	8000adc <__aeabi_dcmplt>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	f040 8288 	bne.w	8006ccc <_dtoa_r+0x98c>
 80067bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80067c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f2c0 8158 	blt.w	8006a7c <_dtoa_r+0x73c>
 80067cc:	f1ba 0f0e 	cmp.w	sl, #14
 80067d0:	f300 8154 	bgt.w	8006a7c <_dtoa_r+0x73c>
 80067d4:	4b6b      	ldr	r3, [pc, #428]	; (8006984 <_dtoa_r+0x644>)
 80067d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f280 80e3 	bge.w	80069ac <_dtoa_r+0x66c>
 80067e6:	9b01      	ldr	r3, [sp, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f300 80df 	bgt.w	80069ac <_dtoa_r+0x66c>
 80067ee:	f040 826d 	bne.w	8006ccc <_dtoa_r+0x98c>
 80067f2:	4b69      	ldr	r3, [pc, #420]	; (8006998 <_dtoa_r+0x658>)
 80067f4:	2200      	movs	r2, #0
 80067f6:	4640      	mov	r0, r8
 80067f8:	4649      	mov	r1, r9
 80067fa:	f7f9 fefd 	bl	80005f8 <__aeabi_dmul>
 80067fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006802:	f7fa f97f 	bl	8000b04 <__aeabi_dcmpge>
 8006806:	9e01      	ldr	r6, [sp, #4]
 8006808:	4637      	mov	r7, r6
 800680a:	2800      	cmp	r0, #0
 800680c:	f040 8243 	bne.w	8006c96 <_dtoa_r+0x956>
 8006810:	9d00      	ldr	r5, [sp, #0]
 8006812:	2331      	movs	r3, #49	; 0x31
 8006814:	f805 3b01 	strb.w	r3, [r5], #1
 8006818:	f10a 0a01 	add.w	sl, sl, #1
 800681c:	e23f      	b.n	8006c9e <_dtoa_r+0x95e>
 800681e:	07f2      	lsls	r2, r6, #31
 8006820:	d505      	bpl.n	800682e <_dtoa_r+0x4ee>
 8006822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006826:	f7f9 fee7 	bl	80005f8 <__aeabi_dmul>
 800682a:	3501      	adds	r5, #1
 800682c:	2301      	movs	r3, #1
 800682e:	1076      	asrs	r6, r6, #1
 8006830:	3708      	adds	r7, #8
 8006832:	e76c      	b.n	800670e <_dtoa_r+0x3ce>
 8006834:	2502      	movs	r5, #2
 8006836:	e76f      	b.n	8006718 <_dtoa_r+0x3d8>
 8006838:	9b01      	ldr	r3, [sp, #4]
 800683a:	f8cd a01c 	str.w	sl, [sp, #28]
 800683e:	930c      	str	r3, [sp, #48]	; 0x30
 8006840:	e78d      	b.n	800675e <_dtoa_r+0x41e>
 8006842:	9900      	ldr	r1, [sp, #0]
 8006844:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006846:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006848:	4b4e      	ldr	r3, [pc, #312]	; (8006984 <_dtoa_r+0x644>)
 800684a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800684e:	4401      	add	r1, r0
 8006850:	9102      	str	r1, [sp, #8]
 8006852:	9908      	ldr	r1, [sp, #32]
 8006854:	eeb0 8a47 	vmov.f32	s16, s14
 8006858:	eef0 8a67 	vmov.f32	s17, s15
 800685c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006864:	2900      	cmp	r1, #0
 8006866:	d045      	beq.n	80068f4 <_dtoa_r+0x5b4>
 8006868:	494c      	ldr	r1, [pc, #304]	; (800699c <_dtoa_r+0x65c>)
 800686a:	2000      	movs	r0, #0
 800686c:	f7f9 ffee 	bl	800084c <__aeabi_ddiv>
 8006870:	ec53 2b18 	vmov	r2, r3, d8
 8006874:	f7f9 fd08 	bl	8000288 <__aeabi_dsub>
 8006878:	9d00      	ldr	r5, [sp, #0]
 800687a:	ec41 0b18 	vmov	d8, r0, r1
 800687e:	4639      	mov	r1, r7
 8006880:	4630      	mov	r0, r6
 8006882:	f7fa f969 	bl	8000b58 <__aeabi_d2iz>
 8006886:	900c      	str	r0, [sp, #48]	; 0x30
 8006888:	f7f9 fe4c 	bl	8000524 <__aeabi_i2d>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4630      	mov	r0, r6
 8006892:	4639      	mov	r1, r7
 8006894:	f7f9 fcf8 	bl	8000288 <__aeabi_dsub>
 8006898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800689a:	3330      	adds	r3, #48	; 0x30
 800689c:	f805 3b01 	strb.w	r3, [r5], #1
 80068a0:	ec53 2b18 	vmov	r2, r3, d8
 80068a4:	4606      	mov	r6, r0
 80068a6:	460f      	mov	r7, r1
 80068a8:	f7fa f918 	bl	8000adc <__aeabi_dcmplt>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	d165      	bne.n	800697c <_dtoa_r+0x63c>
 80068b0:	4632      	mov	r2, r6
 80068b2:	463b      	mov	r3, r7
 80068b4:	4935      	ldr	r1, [pc, #212]	; (800698c <_dtoa_r+0x64c>)
 80068b6:	2000      	movs	r0, #0
 80068b8:	f7f9 fce6 	bl	8000288 <__aeabi_dsub>
 80068bc:	ec53 2b18 	vmov	r2, r3, d8
 80068c0:	f7fa f90c 	bl	8000adc <__aeabi_dcmplt>
 80068c4:	2800      	cmp	r0, #0
 80068c6:	f040 80b9 	bne.w	8006a3c <_dtoa_r+0x6fc>
 80068ca:	9b02      	ldr	r3, [sp, #8]
 80068cc:	429d      	cmp	r5, r3
 80068ce:	f43f af75 	beq.w	80067bc <_dtoa_r+0x47c>
 80068d2:	4b2f      	ldr	r3, [pc, #188]	; (8006990 <_dtoa_r+0x650>)
 80068d4:	ec51 0b18 	vmov	r0, r1, d8
 80068d8:	2200      	movs	r2, #0
 80068da:	f7f9 fe8d 	bl	80005f8 <__aeabi_dmul>
 80068de:	4b2c      	ldr	r3, [pc, #176]	; (8006990 <_dtoa_r+0x650>)
 80068e0:	ec41 0b18 	vmov	d8, r0, r1
 80068e4:	2200      	movs	r2, #0
 80068e6:	4630      	mov	r0, r6
 80068e8:	4639      	mov	r1, r7
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	4606      	mov	r6, r0
 80068f0:	460f      	mov	r7, r1
 80068f2:	e7c4      	b.n	800687e <_dtoa_r+0x53e>
 80068f4:	ec51 0b17 	vmov	r0, r1, d7
 80068f8:	f7f9 fe7e 	bl	80005f8 <__aeabi_dmul>
 80068fc:	9b02      	ldr	r3, [sp, #8]
 80068fe:	9d00      	ldr	r5, [sp, #0]
 8006900:	930c      	str	r3, [sp, #48]	; 0x30
 8006902:	ec41 0b18 	vmov	d8, r0, r1
 8006906:	4639      	mov	r1, r7
 8006908:	4630      	mov	r0, r6
 800690a:	f7fa f925 	bl	8000b58 <__aeabi_d2iz>
 800690e:	9011      	str	r0, [sp, #68]	; 0x44
 8006910:	f7f9 fe08 	bl	8000524 <__aeabi_i2d>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	4630      	mov	r0, r6
 800691a:	4639      	mov	r1, r7
 800691c:	f7f9 fcb4 	bl	8000288 <__aeabi_dsub>
 8006920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006922:	3330      	adds	r3, #48	; 0x30
 8006924:	f805 3b01 	strb.w	r3, [r5], #1
 8006928:	9b02      	ldr	r3, [sp, #8]
 800692a:	429d      	cmp	r5, r3
 800692c:	4606      	mov	r6, r0
 800692e:	460f      	mov	r7, r1
 8006930:	f04f 0200 	mov.w	r2, #0
 8006934:	d134      	bne.n	80069a0 <_dtoa_r+0x660>
 8006936:	4b19      	ldr	r3, [pc, #100]	; (800699c <_dtoa_r+0x65c>)
 8006938:	ec51 0b18 	vmov	r0, r1, d8
 800693c:	f7f9 fca6 	bl	800028c <__adddf3>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4630      	mov	r0, r6
 8006946:	4639      	mov	r1, r7
 8006948:	f7fa f8e6 	bl	8000b18 <__aeabi_dcmpgt>
 800694c:	2800      	cmp	r0, #0
 800694e:	d175      	bne.n	8006a3c <_dtoa_r+0x6fc>
 8006950:	ec53 2b18 	vmov	r2, r3, d8
 8006954:	4911      	ldr	r1, [pc, #68]	; (800699c <_dtoa_r+0x65c>)
 8006956:	2000      	movs	r0, #0
 8006958:	f7f9 fc96 	bl	8000288 <__aeabi_dsub>
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	4630      	mov	r0, r6
 8006962:	4639      	mov	r1, r7
 8006964:	f7fa f8ba 	bl	8000adc <__aeabi_dcmplt>
 8006968:	2800      	cmp	r0, #0
 800696a:	f43f af27 	beq.w	80067bc <_dtoa_r+0x47c>
 800696e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006970:	1e6b      	subs	r3, r5, #1
 8006972:	930c      	str	r3, [sp, #48]	; 0x30
 8006974:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006978:	2b30      	cmp	r3, #48	; 0x30
 800697a:	d0f8      	beq.n	800696e <_dtoa_r+0x62e>
 800697c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006980:	e04a      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006982:	bf00      	nop
 8006984:	080087d8 	.word	0x080087d8
 8006988:	080087b0 	.word	0x080087b0
 800698c:	3ff00000 	.word	0x3ff00000
 8006990:	40240000 	.word	0x40240000
 8006994:	401c0000 	.word	0x401c0000
 8006998:	40140000 	.word	0x40140000
 800699c:	3fe00000 	.word	0x3fe00000
 80069a0:	4baf      	ldr	r3, [pc, #700]	; (8006c60 <_dtoa_r+0x920>)
 80069a2:	f7f9 fe29 	bl	80005f8 <__aeabi_dmul>
 80069a6:	4606      	mov	r6, r0
 80069a8:	460f      	mov	r7, r1
 80069aa:	e7ac      	b.n	8006906 <_dtoa_r+0x5c6>
 80069ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069b0:	9d00      	ldr	r5, [sp, #0]
 80069b2:	4642      	mov	r2, r8
 80069b4:	464b      	mov	r3, r9
 80069b6:	4630      	mov	r0, r6
 80069b8:	4639      	mov	r1, r7
 80069ba:	f7f9 ff47 	bl	800084c <__aeabi_ddiv>
 80069be:	f7fa f8cb 	bl	8000b58 <__aeabi_d2iz>
 80069c2:	9002      	str	r0, [sp, #8]
 80069c4:	f7f9 fdae 	bl	8000524 <__aeabi_i2d>
 80069c8:	4642      	mov	r2, r8
 80069ca:	464b      	mov	r3, r9
 80069cc:	f7f9 fe14 	bl	80005f8 <__aeabi_dmul>
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	4630      	mov	r0, r6
 80069d6:	4639      	mov	r1, r7
 80069d8:	f7f9 fc56 	bl	8000288 <__aeabi_dsub>
 80069dc:	9e02      	ldr	r6, [sp, #8]
 80069de:	9f01      	ldr	r7, [sp, #4]
 80069e0:	3630      	adds	r6, #48	; 0x30
 80069e2:	f805 6b01 	strb.w	r6, [r5], #1
 80069e6:	9e00      	ldr	r6, [sp, #0]
 80069e8:	1bae      	subs	r6, r5, r6
 80069ea:	42b7      	cmp	r7, r6
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	d137      	bne.n	8006a62 <_dtoa_r+0x722>
 80069f2:	f7f9 fc4b 	bl	800028c <__adddf3>
 80069f6:	4642      	mov	r2, r8
 80069f8:	464b      	mov	r3, r9
 80069fa:	4606      	mov	r6, r0
 80069fc:	460f      	mov	r7, r1
 80069fe:	f7fa f88b 	bl	8000b18 <__aeabi_dcmpgt>
 8006a02:	b9c8      	cbnz	r0, 8006a38 <_dtoa_r+0x6f8>
 8006a04:	4642      	mov	r2, r8
 8006a06:	464b      	mov	r3, r9
 8006a08:	4630      	mov	r0, r6
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	f7fa f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a10:	b110      	cbz	r0, 8006a18 <_dtoa_r+0x6d8>
 8006a12:	9b02      	ldr	r3, [sp, #8]
 8006a14:	07d9      	lsls	r1, r3, #31
 8006a16:	d40f      	bmi.n	8006a38 <_dtoa_r+0x6f8>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	4659      	mov	r1, fp
 8006a1c:	f000 fad6 	bl	8006fcc <_Bfree>
 8006a20:	2300      	movs	r3, #0
 8006a22:	702b      	strb	r3, [r5, #0]
 8006a24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a26:	f10a 0001 	add.w	r0, sl, #1
 8006a2a:	6018      	str	r0, [r3, #0]
 8006a2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f43f acd8 	beq.w	80063e4 <_dtoa_r+0xa4>
 8006a34:	601d      	str	r5, [r3, #0]
 8006a36:	e4d5      	b.n	80063e4 <_dtoa_r+0xa4>
 8006a38:	f8cd a01c 	str.w	sl, [sp, #28]
 8006a3c:	462b      	mov	r3, r5
 8006a3e:	461d      	mov	r5, r3
 8006a40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a44:	2a39      	cmp	r2, #57	; 0x39
 8006a46:	d108      	bne.n	8006a5a <_dtoa_r+0x71a>
 8006a48:	9a00      	ldr	r2, [sp, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d1f7      	bne.n	8006a3e <_dtoa_r+0x6fe>
 8006a4e:	9a07      	ldr	r2, [sp, #28]
 8006a50:	9900      	ldr	r1, [sp, #0]
 8006a52:	3201      	adds	r2, #1
 8006a54:	9207      	str	r2, [sp, #28]
 8006a56:	2230      	movs	r2, #48	; 0x30
 8006a58:	700a      	strb	r2, [r1, #0]
 8006a5a:	781a      	ldrb	r2, [r3, #0]
 8006a5c:	3201      	adds	r2, #1
 8006a5e:	701a      	strb	r2, [r3, #0]
 8006a60:	e78c      	b.n	800697c <_dtoa_r+0x63c>
 8006a62:	4b7f      	ldr	r3, [pc, #508]	; (8006c60 <_dtoa_r+0x920>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	f7f9 fdc7 	bl	80005f8 <__aeabi_dmul>
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	4606      	mov	r6, r0
 8006a70:	460f      	mov	r7, r1
 8006a72:	f7fa f829 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	d09b      	beq.n	80069b2 <_dtoa_r+0x672>
 8006a7a:	e7cd      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006a7c:	9a08      	ldr	r2, [sp, #32]
 8006a7e:	2a00      	cmp	r2, #0
 8006a80:	f000 80c4 	beq.w	8006c0c <_dtoa_r+0x8cc>
 8006a84:	9a05      	ldr	r2, [sp, #20]
 8006a86:	2a01      	cmp	r2, #1
 8006a88:	f300 80a8 	bgt.w	8006bdc <_dtoa_r+0x89c>
 8006a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	f000 80a0 	beq.w	8006bd4 <_dtoa_r+0x894>
 8006a94:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a98:	9e06      	ldr	r6, [sp, #24]
 8006a9a:	4645      	mov	r5, r8
 8006a9c:	9a04      	ldr	r2, [sp, #16]
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	441a      	add	r2, r3
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	4498      	add	r8, r3
 8006aa6:	9204      	str	r2, [sp, #16]
 8006aa8:	f000 fb4c 	bl	8007144 <__i2b>
 8006aac:	4607      	mov	r7, r0
 8006aae:	2d00      	cmp	r5, #0
 8006ab0:	dd0b      	ble.n	8006aca <_dtoa_r+0x78a>
 8006ab2:	9b04      	ldr	r3, [sp, #16]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	dd08      	ble.n	8006aca <_dtoa_r+0x78a>
 8006ab8:	42ab      	cmp	r3, r5
 8006aba:	9a04      	ldr	r2, [sp, #16]
 8006abc:	bfa8      	it	ge
 8006abe:	462b      	movge	r3, r5
 8006ac0:	eba8 0803 	sub.w	r8, r8, r3
 8006ac4:	1aed      	subs	r5, r5, r3
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	9304      	str	r3, [sp, #16]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	b1fb      	cbz	r3, 8006b0e <_dtoa_r+0x7ce>
 8006ace:	9b08      	ldr	r3, [sp, #32]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 809f 	beq.w	8006c14 <_dtoa_r+0x8d4>
 8006ad6:	2e00      	cmp	r6, #0
 8006ad8:	dd11      	ble.n	8006afe <_dtoa_r+0x7be>
 8006ada:	4639      	mov	r1, r7
 8006adc:	4632      	mov	r2, r6
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f000 fbec 	bl	80072bc <__pow5mult>
 8006ae4:	465a      	mov	r2, fp
 8006ae6:	4601      	mov	r1, r0
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 fb40 	bl	8007170 <__multiply>
 8006af0:	4659      	mov	r1, fp
 8006af2:	9007      	str	r0, [sp, #28]
 8006af4:	4620      	mov	r0, r4
 8006af6:	f000 fa69 	bl	8006fcc <_Bfree>
 8006afa:	9b07      	ldr	r3, [sp, #28]
 8006afc:	469b      	mov	fp, r3
 8006afe:	9b06      	ldr	r3, [sp, #24]
 8006b00:	1b9a      	subs	r2, r3, r6
 8006b02:	d004      	beq.n	8006b0e <_dtoa_r+0x7ce>
 8006b04:	4659      	mov	r1, fp
 8006b06:	4620      	mov	r0, r4
 8006b08:	f000 fbd8 	bl	80072bc <__pow5mult>
 8006b0c:	4683      	mov	fp, r0
 8006b0e:	2101      	movs	r1, #1
 8006b10:	4620      	mov	r0, r4
 8006b12:	f000 fb17 	bl	8007144 <__i2b>
 8006b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	4606      	mov	r6, r0
 8006b1c:	dd7c      	ble.n	8006c18 <_dtoa_r+0x8d8>
 8006b1e:	461a      	mov	r2, r3
 8006b20:	4601      	mov	r1, r0
 8006b22:	4620      	mov	r0, r4
 8006b24:	f000 fbca 	bl	80072bc <__pow5mult>
 8006b28:	9b05      	ldr	r3, [sp, #20]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	4606      	mov	r6, r0
 8006b2e:	dd76      	ble.n	8006c1e <_dtoa_r+0x8de>
 8006b30:	2300      	movs	r3, #0
 8006b32:	9306      	str	r3, [sp, #24]
 8006b34:	6933      	ldr	r3, [r6, #16]
 8006b36:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006b3a:	6918      	ldr	r0, [r3, #16]
 8006b3c:	f000 fab2 	bl	80070a4 <__hi0bits>
 8006b40:	f1c0 0020 	rsb	r0, r0, #32
 8006b44:	9b04      	ldr	r3, [sp, #16]
 8006b46:	4418      	add	r0, r3
 8006b48:	f010 001f 	ands.w	r0, r0, #31
 8006b4c:	f000 8086 	beq.w	8006c5c <_dtoa_r+0x91c>
 8006b50:	f1c0 0320 	rsb	r3, r0, #32
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	dd7f      	ble.n	8006c58 <_dtoa_r+0x918>
 8006b58:	f1c0 001c 	rsb	r0, r0, #28
 8006b5c:	9b04      	ldr	r3, [sp, #16]
 8006b5e:	4403      	add	r3, r0
 8006b60:	4480      	add	r8, r0
 8006b62:	4405      	add	r5, r0
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	f1b8 0f00 	cmp.w	r8, #0
 8006b6a:	dd05      	ble.n	8006b78 <_dtoa_r+0x838>
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	4642      	mov	r2, r8
 8006b70:	4620      	mov	r0, r4
 8006b72:	f000 fbfd 	bl	8007370 <__lshift>
 8006b76:	4683      	mov	fp, r0
 8006b78:	9b04      	ldr	r3, [sp, #16]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	dd05      	ble.n	8006b8a <_dtoa_r+0x84a>
 8006b7e:	4631      	mov	r1, r6
 8006b80:	461a      	mov	r2, r3
 8006b82:	4620      	mov	r0, r4
 8006b84:	f000 fbf4 	bl	8007370 <__lshift>
 8006b88:	4606      	mov	r6, r0
 8006b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d069      	beq.n	8006c64 <_dtoa_r+0x924>
 8006b90:	4631      	mov	r1, r6
 8006b92:	4658      	mov	r0, fp
 8006b94:	f000 fc58 	bl	8007448 <__mcmp>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	da63      	bge.n	8006c64 <_dtoa_r+0x924>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	220a      	movs	r2, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fa34 	bl	8007010 <__multadd>
 8006ba8:	9b08      	ldr	r3, [sp, #32]
 8006baa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006bae:	4683      	mov	fp, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 818f 	beq.w	8006ed4 <_dtoa_r+0xb94>
 8006bb6:	4639      	mov	r1, r7
 8006bb8:	2300      	movs	r3, #0
 8006bba:	220a      	movs	r2, #10
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f000 fa27 	bl	8007010 <__multadd>
 8006bc2:	f1b9 0f00 	cmp.w	r9, #0
 8006bc6:	4607      	mov	r7, r0
 8006bc8:	f300 808e 	bgt.w	8006ce8 <_dtoa_r+0x9a8>
 8006bcc:	9b05      	ldr	r3, [sp, #20]
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	dc50      	bgt.n	8006c74 <_dtoa_r+0x934>
 8006bd2:	e089      	b.n	8006ce8 <_dtoa_r+0x9a8>
 8006bd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bda:	e75d      	b.n	8006a98 <_dtoa_r+0x758>
 8006bdc:	9b01      	ldr	r3, [sp, #4]
 8006bde:	1e5e      	subs	r6, r3, #1
 8006be0:	9b06      	ldr	r3, [sp, #24]
 8006be2:	42b3      	cmp	r3, r6
 8006be4:	bfbf      	itttt	lt
 8006be6:	9b06      	ldrlt	r3, [sp, #24]
 8006be8:	9606      	strlt	r6, [sp, #24]
 8006bea:	1af2      	sublt	r2, r6, r3
 8006bec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006bee:	bfb6      	itet	lt
 8006bf0:	189b      	addlt	r3, r3, r2
 8006bf2:	1b9e      	subge	r6, r3, r6
 8006bf4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006bf6:	9b01      	ldr	r3, [sp, #4]
 8006bf8:	bfb8      	it	lt
 8006bfa:	2600      	movlt	r6, #0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	bfb5      	itete	lt
 8006c00:	eba8 0503 	sublt.w	r5, r8, r3
 8006c04:	9b01      	ldrge	r3, [sp, #4]
 8006c06:	2300      	movlt	r3, #0
 8006c08:	4645      	movge	r5, r8
 8006c0a:	e747      	b.n	8006a9c <_dtoa_r+0x75c>
 8006c0c:	9e06      	ldr	r6, [sp, #24]
 8006c0e:	9f08      	ldr	r7, [sp, #32]
 8006c10:	4645      	mov	r5, r8
 8006c12:	e74c      	b.n	8006aae <_dtoa_r+0x76e>
 8006c14:	9a06      	ldr	r2, [sp, #24]
 8006c16:	e775      	b.n	8006b04 <_dtoa_r+0x7c4>
 8006c18:	9b05      	ldr	r3, [sp, #20]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	dc18      	bgt.n	8006c50 <_dtoa_r+0x910>
 8006c1e:	9b02      	ldr	r3, [sp, #8]
 8006c20:	b9b3      	cbnz	r3, 8006c50 <_dtoa_r+0x910>
 8006c22:	9b03      	ldr	r3, [sp, #12]
 8006c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c28:	b9a3      	cbnz	r3, 8006c54 <_dtoa_r+0x914>
 8006c2a:	9b03      	ldr	r3, [sp, #12]
 8006c2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c30:	0d1b      	lsrs	r3, r3, #20
 8006c32:	051b      	lsls	r3, r3, #20
 8006c34:	b12b      	cbz	r3, 8006c42 <_dtoa_r+0x902>
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	9304      	str	r3, [sp, #16]
 8006c3c:	f108 0801 	add.w	r8, r8, #1
 8006c40:	2301      	movs	r3, #1
 8006c42:	9306      	str	r3, [sp, #24]
 8006c44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f47f af74 	bne.w	8006b34 <_dtoa_r+0x7f4>
 8006c4c:	2001      	movs	r0, #1
 8006c4e:	e779      	b.n	8006b44 <_dtoa_r+0x804>
 8006c50:	2300      	movs	r3, #0
 8006c52:	e7f6      	b.n	8006c42 <_dtoa_r+0x902>
 8006c54:	9b02      	ldr	r3, [sp, #8]
 8006c56:	e7f4      	b.n	8006c42 <_dtoa_r+0x902>
 8006c58:	d085      	beq.n	8006b66 <_dtoa_r+0x826>
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	301c      	adds	r0, #28
 8006c5e:	e77d      	b.n	8006b5c <_dtoa_r+0x81c>
 8006c60:	40240000 	.word	0x40240000
 8006c64:	9b01      	ldr	r3, [sp, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	dc38      	bgt.n	8006cdc <_dtoa_r+0x99c>
 8006c6a:	9b05      	ldr	r3, [sp, #20]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	dd35      	ble.n	8006cdc <_dtoa_r+0x99c>
 8006c70:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006c74:	f1b9 0f00 	cmp.w	r9, #0
 8006c78:	d10d      	bne.n	8006c96 <_dtoa_r+0x956>
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	464b      	mov	r3, r9
 8006c7e:	2205      	movs	r2, #5
 8006c80:	4620      	mov	r0, r4
 8006c82:	f000 f9c5 	bl	8007010 <__multadd>
 8006c86:	4601      	mov	r1, r0
 8006c88:	4606      	mov	r6, r0
 8006c8a:	4658      	mov	r0, fp
 8006c8c:	f000 fbdc 	bl	8007448 <__mcmp>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	f73f adbd 	bgt.w	8006810 <_dtoa_r+0x4d0>
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	9d00      	ldr	r5, [sp, #0]
 8006c9a:	ea6f 0a03 	mvn.w	sl, r3
 8006c9e:	f04f 0800 	mov.w	r8, #0
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f000 f991 	bl	8006fcc <_Bfree>
 8006caa:	2f00      	cmp	r7, #0
 8006cac:	f43f aeb4 	beq.w	8006a18 <_dtoa_r+0x6d8>
 8006cb0:	f1b8 0f00 	cmp.w	r8, #0
 8006cb4:	d005      	beq.n	8006cc2 <_dtoa_r+0x982>
 8006cb6:	45b8      	cmp	r8, r7
 8006cb8:	d003      	beq.n	8006cc2 <_dtoa_r+0x982>
 8006cba:	4641      	mov	r1, r8
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f000 f985 	bl	8006fcc <_Bfree>
 8006cc2:	4639      	mov	r1, r7
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f000 f981 	bl	8006fcc <_Bfree>
 8006cca:	e6a5      	b.n	8006a18 <_dtoa_r+0x6d8>
 8006ccc:	2600      	movs	r6, #0
 8006cce:	4637      	mov	r7, r6
 8006cd0:	e7e1      	b.n	8006c96 <_dtoa_r+0x956>
 8006cd2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006cd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006cd8:	4637      	mov	r7, r6
 8006cda:	e599      	b.n	8006810 <_dtoa_r+0x4d0>
 8006cdc:	9b08      	ldr	r3, [sp, #32]
 8006cde:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 80fd 	beq.w	8006ee2 <_dtoa_r+0xba2>
 8006ce8:	2d00      	cmp	r5, #0
 8006cea:	dd05      	ble.n	8006cf8 <_dtoa_r+0x9b8>
 8006cec:	4639      	mov	r1, r7
 8006cee:	462a      	mov	r2, r5
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f000 fb3d 	bl	8007370 <__lshift>
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	9b06      	ldr	r3, [sp, #24]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d05c      	beq.n	8006db8 <_dtoa_r+0xa78>
 8006cfe:	6879      	ldr	r1, [r7, #4]
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 f923 	bl	8006f4c <_Balloc>
 8006d06:	4605      	mov	r5, r0
 8006d08:	b928      	cbnz	r0, 8006d16 <_dtoa_r+0x9d6>
 8006d0a:	4b80      	ldr	r3, [pc, #512]	; (8006f0c <_dtoa_r+0xbcc>)
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006d12:	f7ff bb2e 	b.w	8006372 <_dtoa_r+0x32>
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	3202      	adds	r2, #2
 8006d1a:	0092      	lsls	r2, r2, #2
 8006d1c:	f107 010c 	add.w	r1, r7, #12
 8006d20:	300c      	adds	r0, #12
 8006d22:	f000 f905 	bl	8006f30 <memcpy>
 8006d26:	2201      	movs	r2, #1
 8006d28:	4629      	mov	r1, r5
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	f000 fb20 	bl	8007370 <__lshift>
 8006d30:	9b00      	ldr	r3, [sp, #0]
 8006d32:	3301      	adds	r3, #1
 8006d34:	9301      	str	r3, [sp, #4]
 8006d36:	9b00      	ldr	r3, [sp, #0]
 8006d38:	444b      	add	r3, r9
 8006d3a:	9307      	str	r3, [sp, #28]
 8006d3c:	9b02      	ldr	r3, [sp, #8]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	46b8      	mov	r8, r7
 8006d44:	9306      	str	r3, [sp, #24]
 8006d46:	4607      	mov	r7, r0
 8006d48:	9b01      	ldr	r3, [sp, #4]
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4658      	mov	r0, fp
 8006d50:	9302      	str	r3, [sp, #8]
 8006d52:	f7ff fa67 	bl	8006224 <quorem>
 8006d56:	4603      	mov	r3, r0
 8006d58:	3330      	adds	r3, #48	; 0x30
 8006d5a:	9004      	str	r0, [sp, #16]
 8006d5c:	4641      	mov	r1, r8
 8006d5e:	4658      	mov	r0, fp
 8006d60:	9308      	str	r3, [sp, #32]
 8006d62:	f000 fb71 	bl	8007448 <__mcmp>
 8006d66:	463a      	mov	r2, r7
 8006d68:	4681      	mov	r9, r0
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f000 fb87 	bl	8007480 <__mdiff>
 8006d72:	68c2      	ldr	r2, [r0, #12]
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	4605      	mov	r5, r0
 8006d78:	bb02      	cbnz	r2, 8006dbc <_dtoa_r+0xa7c>
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	4658      	mov	r0, fp
 8006d7e:	f000 fb63 	bl	8007448 <__mcmp>
 8006d82:	9b08      	ldr	r3, [sp, #32]
 8006d84:	4602      	mov	r2, r0
 8006d86:	4629      	mov	r1, r5
 8006d88:	4620      	mov	r0, r4
 8006d8a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006d8e:	f000 f91d 	bl	8006fcc <_Bfree>
 8006d92:	9b05      	ldr	r3, [sp, #20]
 8006d94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d96:	9d01      	ldr	r5, [sp, #4]
 8006d98:	ea43 0102 	orr.w	r1, r3, r2
 8006d9c:	9b06      	ldr	r3, [sp, #24]
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	9b08      	ldr	r3, [sp, #32]
 8006da2:	d10d      	bne.n	8006dc0 <_dtoa_r+0xa80>
 8006da4:	2b39      	cmp	r3, #57	; 0x39
 8006da6:	d029      	beq.n	8006dfc <_dtoa_r+0xabc>
 8006da8:	f1b9 0f00 	cmp.w	r9, #0
 8006dac:	dd01      	ble.n	8006db2 <_dtoa_r+0xa72>
 8006dae:	9b04      	ldr	r3, [sp, #16]
 8006db0:	3331      	adds	r3, #49	; 0x31
 8006db2:	9a02      	ldr	r2, [sp, #8]
 8006db4:	7013      	strb	r3, [r2, #0]
 8006db6:	e774      	b.n	8006ca2 <_dtoa_r+0x962>
 8006db8:	4638      	mov	r0, r7
 8006dba:	e7b9      	b.n	8006d30 <_dtoa_r+0x9f0>
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	e7e2      	b.n	8006d86 <_dtoa_r+0xa46>
 8006dc0:	f1b9 0f00 	cmp.w	r9, #0
 8006dc4:	db06      	blt.n	8006dd4 <_dtoa_r+0xa94>
 8006dc6:	9905      	ldr	r1, [sp, #20]
 8006dc8:	ea41 0909 	orr.w	r9, r1, r9
 8006dcc:	9906      	ldr	r1, [sp, #24]
 8006dce:	ea59 0101 	orrs.w	r1, r9, r1
 8006dd2:	d120      	bne.n	8006e16 <_dtoa_r+0xad6>
 8006dd4:	2a00      	cmp	r2, #0
 8006dd6:	ddec      	ble.n	8006db2 <_dtoa_r+0xa72>
 8006dd8:	4659      	mov	r1, fp
 8006dda:	2201      	movs	r2, #1
 8006ddc:	4620      	mov	r0, r4
 8006dde:	9301      	str	r3, [sp, #4]
 8006de0:	f000 fac6 	bl	8007370 <__lshift>
 8006de4:	4631      	mov	r1, r6
 8006de6:	4683      	mov	fp, r0
 8006de8:	f000 fb2e 	bl	8007448 <__mcmp>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	9b01      	ldr	r3, [sp, #4]
 8006df0:	dc02      	bgt.n	8006df8 <_dtoa_r+0xab8>
 8006df2:	d1de      	bne.n	8006db2 <_dtoa_r+0xa72>
 8006df4:	07da      	lsls	r2, r3, #31
 8006df6:	d5dc      	bpl.n	8006db2 <_dtoa_r+0xa72>
 8006df8:	2b39      	cmp	r3, #57	; 0x39
 8006dfa:	d1d8      	bne.n	8006dae <_dtoa_r+0xa6e>
 8006dfc:	9a02      	ldr	r2, [sp, #8]
 8006dfe:	2339      	movs	r3, #57	; 0x39
 8006e00:	7013      	strb	r3, [r2, #0]
 8006e02:	462b      	mov	r3, r5
 8006e04:	461d      	mov	r5, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e0c:	2a39      	cmp	r2, #57	; 0x39
 8006e0e:	d050      	beq.n	8006eb2 <_dtoa_r+0xb72>
 8006e10:	3201      	adds	r2, #1
 8006e12:	701a      	strb	r2, [r3, #0]
 8006e14:	e745      	b.n	8006ca2 <_dtoa_r+0x962>
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	dd03      	ble.n	8006e22 <_dtoa_r+0xae2>
 8006e1a:	2b39      	cmp	r3, #57	; 0x39
 8006e1c:	d0ee      	beq.n	8006dfc <_dtoa_r+0xabc>
 8006e1e:	3301      	adds	r3, #1
 8006e20:	e7c7      	b.n	8006db2 <_dtoa_r+0xa72>
 8006e22:	9a01      	ldr	r2, [sp, #4]
 8006e24:	9907      	ldr	r1, [sp, #28]
 8006e26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e2a:	428a      	cmp	r2, r1
 8006e2c:	d02a      	beq.n	8006e84 <_dtoa_r+0xb44>
 8006e2e:	4659      	mov	r1, fp
 8006e30:	2300      	movs	r3, #0
 8006e32:	220a      	movs	r2, #10
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 f8eb 	bl	8007010 <__multadd>
 8006e3a:	45b8      	cmp	r8, r7
 8006e3c:	4683      	mov	fp, r0
 8006e3e:	f04f 0300 	mov.w	r3, #0
 8006e42:	f04f 020a 	mov.w	r2, #10
 8006e46:	4641      	mov	r1, r8
 8006e48:	4620      	mov	r0, r4
 8006e4a:	d107      	bne.n	8006e5c <_dtoa_r+0xb1c>
 8006e4c:	f000 f8e0 	bl	8007010 <__multadd>
 8006e50:	4680      	mov	r8, r0
 8006e52:	4607      	mov	r7, r0
 8006e54:	9b01      	ldr	r3, [sp, #4]
 8006e56:	3301      	adds	r3, #1
 8006e58:	9301      	str	r3, [sp, #4]
 8006e5a:	e775      	b.n	8006d48 <_dtoa_r+0xa08>
 8006e5c:	f000 f8d8 	bl	8007010 <__multadd>
 8006e60:	4639      	mov	r1, r7
 8006e62:	4680      	mov	r8, r0
 8006e64:	2300      	movs	r3, #0
 8006e66:	220a      	movs	r2, #10
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f000 f8d1 	bl	8007010 <__multadd>
 8006e6e:	4607      	mov	r7, r0
 8006e70:	e7f0      	b.n	8006e54 <_dtoa_r+0xb14>
 8006e72:	f1b9 0f00 	cmp.w	r9, #0
 8006e76:	9a00      	ldr	r2, [sp, #0]
 8006e78:	bfcc      	ite	gt
 8006e7a:	464d      	movgt	r5, r9
 8006e7c:	2501      	movle	r5, #1
 8006e7e:	4415      	add	r5, r2
 8006e80:	f04f 0800 	mov.w	r8, #0
 8006e84:	4659      	mov	r1, fp
 8006e86:	2201      	movs	r2, #1
 8006e88:	4620      	mov	r0, r4
 8006e8a:	9301      	str	r3, [sp, #4]
 8006e8c:	f000 fa70 	bl	8007370 <__lshift>
 8006e90:	4631      	mov	r1, r6
 8006e92:	4683      	mov	fp, r0
 8006e94:	f000 fad8 	bl	8007448 <__mcmp>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	dcb2      	bgt.n	8006e02 <_dtoa_r+0xac2>
 8006e9c:	d102      	bne.n	8006ea4 <_dtoa_r+0xb64>
 8006e9e:	9b01      	ldr	r3, [sp, #4]
 8006ea0:	07db      	lsls	r3, r3, #31
 8006ea2:	d4ae      	bmi.n	8006e02 <_dtoa_r+0xac2>
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	461d      	mov	r5, r3
 8006ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006eac:	2a30      	cmp	r2, #48	; 0x30
 8006eae:	d0fa      	beq.n	8006ea6 <_dtoa_r+0xb66>
 8006eb0:	e6f7      	b.n	8006ca2 <_dtoa_r+0x962>
 8006eb2:	9a00      	ldr	r2, [sp, #0]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d1a5      	bne.n	8006e04 <_dtoa_r+0xac4>
 8006eb8:	f10a 0a01 	add.w	sl, sl, #1
 8006ebc:	2331      	movs	r3, #49	; 0x31
 8006ebe:	e779      	b.n	8006db4 <_dtoa_r+0xa74>
 8006ec0:	4b13      	ldr	r3, [pc, #76]	; (8006f10 <_dtoa_r+0xbd0>)
 8006ec2:	f7ff baaf 	b.w	8006424 <_dtoa_r+0xe4>
 8006ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f47f aa86 	bne.w	80063da <_dtoa_r+0x9a>
 8006ece:	4b11      	ldr	r3, [pc, #68]	; (8006f14 <_dtoa_r+0xbd4>)
 8006ed0:	f7ff baa8 	b.w	8006424 <_dtoa_r+0xe4>
 8006ed4:	f1b9 0f00 	cmp.w	r9, #0
 8006ed8:	dc03      	bgt.n	8006ee2 <_dtoa_r+0xba2>
 8006eda:	9b05      	ldr	r3, [sp, #20]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	f73f aec9 	bgt.w	8006c74 <_dtoa_r+0x934>
 8006ee2:	9d00      	ldr	r5, [sp, #0]
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4658      	mov	r0, fp
 8006ee8:	f7ff f99c 	bl	8006224 <quorem>
 8006eec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006ef0:	f805 3b01 	strb.w	r3, [r5], #1
 8006ef4:	9a00      	ldr	r2, [sp, #0]
 8006ef6:	1aaa      	subs	r2, r5, r2
 8006ef8:	4591      	cmp	r9, r2
 8006efa:	ddba      	ble.n	8006e72 <_dtoa_r+0xb32>
 8006efc:	4659      	mov	r1, fp
 8006efe:	2300      	movs	r3, #0
 8006f00:	220a      	movs	r2, #10
 8006f02:	4620      	mov	r0, r4
 8006f04:	f000 f884 	bl	8007010 <__multadd>
 8006f08:	4683      	mov	fp, r0
 8006f0a:	e7eb      	b.n	8006ee4 <_dtoa_r+0xba4>
 8006f0c:	0800873b 	.word	0x0800873b
 8006f10:	08008694 	.word	0x08008694
 8006f14:	080086b8 	.word	0x080086b8

08006f18 <_localeconv_r>:
 8006f18:	4800      	ldr	r0, [pc, #0]	; (8006f1c <_localeconv_r+0x4>)
 8006f1a:	4770      	bx	lr
 8006f1c:	20000160 	.word	0x20000160

08006f20 <malloc>:
 8006f20:	4b02      	ldr	r3, [pc, #8]	; (8006f2c <malloc+0xc>)
 8006f22:	4601      	mov	r1, r0
 8006f24:	6818      	ldr	r0, [r3, #0]
 8006f26:	f000 bbef 	b.w	8007708 <_malloc_r>
 8006f2a:	bf00      	nop
 8006f2c:	2000000c 	.word	0x2000000c

08006f30 <memcpy>:
 8006f30:	440a      	add	r2, r1
 8006f32:	4291      	cmp	r1, r2
 8006f34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006f38:	d100      	bne.n	8006f3c <memcpy+0xc>
 8006f3a:	4770      	bx	lr
 8006f3c:	b510      	push	{r4, lr}
 8006f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f46:	4291      	cmp	r1, r2
 8006f48:	d1f9      	bne.n	8006f3e <memcpy+0xe>
 8006f4a:	bd10      	pop	{r4, pc}

08006f4c <_Balloc>:
 8006f4c:	b570      	push	{r4, r5, r6, lr}
 8006f4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f50:	4604      	mov	r4, r0
 8006f52:	460d      	mov	r5, r1
 8006f54:	b976      	cbnz	r6, 8006f74 <_Balloc+0x28>
 8006f56:	2010      	movs	r0, #16
 8006f58:	f7ff ffe2 	bl	8006f20 <malloc>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	6260      	str	r0, [r4, #36]	; 0x24
 8006f60:	b920      	cbnz	r0, 8006f6c <_Balloc+0x20>
 8006f62:	4b18      	ldr	r3, [pc, #96]	; (8006fc4 <_Balloc+0x78>)
 8006f64:	4818      	ldr	r0, [pc, #96]	; (8006fc8 <_Balloc+0x7c>)
 8006f66:	2166      	movs	r1, #102	; 0x66
 8006f68:	f000 fd94 	bl	8007a94 <__assert_func>
 8006f6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f70:	6006      	str	r6, [r0, #0]
 8006f72:	60c6      	str	r6, [r0, #12]
 8006f74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f76:	68f3      	ldr	r3, [r6, #12]
 8006f78:	b183      	cbz	r3, 8006f9c <_Balloc+0x50>
 8006f7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f82:	b9b8      	cbnz	r0, 8006fb4 <_Balloc+0x68>
 8006f84:	2101      	movs	r1, #1
 8006f86:	fa01 f605 	lsl.w	r6, r1, r5
 8006f8a:	1d72      	adds	r2, r6, #5
 8006f8c:	0092      	lsls	r2, r2, #2
 8006f8e:	4620      	mov	r0, r4
 8006f90:	f000 fb5a 	bl	8007648 <_calloc_r>
 8006f94:	b160      	cbz	r0, 8006fb0 <_Balloc+0x64>
 8006f96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f9a:	e00e      	b.n	8006fba <_Balloc+0x6e>
 8006f9c:	2221      	movs	r2, #33	; 0x21
 8006f9e:	2104      	movs	r1, #4
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	f000 fb51 	bl	8007648 <_calloc_r>
 8006fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fa8:	60f0      	str	r0, [r6, #12]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1e4      	bne.n	8006f7a <_Balloc+0x2e>
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	bd70      	pop	{r4, r5, r6, pc}
 8006fb4:	6802      	ldr	r2, [r0, #0]
 8006fb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fc0:	e7f7      	b.n	8006fb2 <_Balloc+0x66>
 8006fc2:	bf00      	nop
 8006fc4:	080086c5 	.word	0x080086c5
 8006fc8:	0800874c 	.word	0x0800874c

08006fcc <_Bfree>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fd0:	4605      	mov	r5, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	b976      	cbnz	r6, 8006ff4 <_Bfree+0x28>
 8006fd6:	2010      	movs	r0, #16
 8006fd8:	f7ff ffa2 	bl	8006f20 <malloc>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	6268      	str	r0, [r5, #36]	; 0x24
 8006fe0:	b920      	cbnz	r0, 8006fec <_Bfree+0x20>
 8006fe2:	4b09      	ldr	r3, [pc, #36]	; (8007008 <_Bfree+0x3c>)
 8006fe4:	4809      	ldr	r0, [pc, #36]	; (800700c <_Bfree+0x40>)
 8006fe6:	218a      	movs	r1, #138	; 0x8a
 8006fe8:	f000 fd54 	bl	8007a94 <__assert_func>
 8006fec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ff0:	6006      	str	r6, [r0, #0]
 8006ff2:	60c6      	str	r6, [r0, #12]
 8006ff4:	b13c      	cbz	r4, 8007006 <_Bfree+0x3a>
 8006ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ff8:	6862      	ldr	r2, [r4, #4]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007000:	6021      	str	r1, [r4, #0]
 8007002:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	080086c5 	.word	0x080086c5
 800700c:	0800874c 	.word	0x0800874c

08007010 <__multadd>:
 8007010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007014:	690e      	ldr	r6, [r1, #16]
 8007016:	4607      	mov	r7, r0
 8007018:	4698      	mov	r8, r3
 800701a:	460c      	mov	r4, r1
 800701c:	f101 0014 	add.w	r0, r1, #20
 8007020:	2300      	movs	r3, #0
 8007022:	6805      	ldr	r5, [r0, #0]
 8007024:	b2a9      	uxth	r1, r5
 8007026:	fb02 8101 	mla	r1, r2, r1, r8
 800702a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800702e:	0c2d      	lsrs	r5, r5, #16
 8007030:	fb02 c505 	mla	r5, r2, r5, ip
 8007034:	b289      	uxth	r1, r1
 8007036:	3301      	adds	r3, #1
 8007038:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800703c:	429e      	cmp	r6, r3
 800703e:	f840 1b04 	str.w	r1, [r0], #4
 8007042:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007046:	dcec      	bgt.n	8007022 <__multadd+0x12>
 8007048:	f1b8 0f00 	cmp.w	r8, #0
 800704c:	d022      	beq.n	8007094 <__multadd+0x84>
 800704e:	68a3      	ldr	r3, [r4, #8]
 8007050:	42b3      	cmp	r3, r6
 8007052:	dc19      	bgt.n	8007088 <__multadd+0x78>
 8007054:	6861      	ldr	r1, [r4, #4]
 8007056:	4638      	mov	r0, r7
 8007058:	3101      	adds	r1, #1
 800705a:	f7ff ff77 	bl	8006f4c <_Balloc>
 800705e:	4605      	mov	r5, r0
 8007060:	b928      	cbnz	r0, 800706e <__multadd+0x5e>
 8007062:	4602      	mov	r2, r0
 8007064:	4b0d      	ldr	r3, [pc, #52]	; (800709c <__multadd+0x8c>)
 8007066:	480e      	ldr	r0, [pc, #56]	; (80070a0 <__multadd+0x90>)
 8007068:	21b5      	movs	r1, #181	; 0xb5
 800706a:	f000 fd13 	bl	8007a94 <__assert_func>
 800706e:	6922      	ldr	r2, [r4, #16]
 8007070:	3202      	adds	r2, #2
 8007072:	f104 010c 	add.w	r1, r4, #12
 8007076:	0092      	lsls	r2, r2, #2
 8007078:	300c      	adds	r0, #12
 800707a:	f7ff ff59 	bl	8006f30 <memcpy>
 800707e:	4621      	mov	r1, r4
 8007080:	4638      	mov	r0, r7
 8007082:	f7ff ffa3 	bl	8006fcc <_Bfree>
 8007086:	462c      	mov	r4, r5
 8007088:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800708c:	3601      	adds	r6, #1
 800708e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007092:	6126      	str	r6, [r4, #16]
 8007094:	4620      	mov	r0, r4
 8007096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800709a:	bf00      	nop
 800709c:	0800873b 	.word	0x0800873b
 80070a0:	0800874c 	.word	0x0800874c

080070a4 <__hi0bits>:
 80070a4:	0c03      	lsrs	r3, r0, #16
 80070a6:	041b      	lsls	r3, r3, #16
 80070a8:	b9d3      	cbnz	r3, 80070e0 <__hi0bits+0x3c>
 80070aa:	0400      	lsls	r0, r0, #16
 80070ac:	2310      	movs	r3, #16
 80070ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80070b2:	bf04      	itt	eq
 80070b4:	0200      	lsleq	r0, r0, #8
 80070b6:	3308      	addeq	r3, #8
 80070b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80070bc:	bf04      	itt	eq
 80070be:	0100      	lsleq	r0, r0, #4
 80070c0:	3304      	addeq	r3, #4
 80070c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80070c6:	bf04      	itt	eq
 80070c8:	0080      	lsleq	r0, r0, #2
 80070ca:	3302      	addeq	r3, #2
 80070cc:	2800      	cmp	r0, #0
 80070ce:	db05      	blt.n	80070dc <__hi0bits+0x38>
 80070d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80070d4:	f103 0301 	add.w	r3, r3, #1
 80070d8:	bf08      	it	eq
 80070da:	2320      	moveq	r3, #32
 80070dc:	4618      	mov	r0, r3
 80070de:	4770      	bx	lr
 80070e0:	2300      	movs	r3, #0
 80070e2:	e7e4      	b.n	80070ae <__hi0bits+0xa>

080070e4 <__lo0bits>:
 80070e4:	6803      	ldr	r3, [r0, #0]
 80070e6:	f013 0207 	ands.w	r2, r3, #7
 80070ea:	4601      	mov	r1, r0
 80070ec:	d00b      	beq.n	8007106 <__lo0bits+0x22>
 80070ee:	07da      	lsls	r2, r3, #31
 80070f0:	d424      	bmi.n	800713c <__lo0bits+0x58>
 80070f2:	0798      	lsls	r0, r3, #30
 80070f4:	bf49      	itett	mi
 80070f6:	085b      	lsrmi	r3, r3, #1
 80070f8:	089b      	lsrpl	r3, r3, #2
 80070fa:	2001      	movmi	r0, #1
 80070fc:	600b      	strmi	r3, [r1, #0]
 80070fe:	bf5c      	itt	pl
 8007100:	600b      	strpl	r3, [r1, #0]
 8007102:	2002      	movpl	r0, #2
 8007104:	4770      	bx	lr
 8007106:	b298      	uxth	r0, r3
 8007108:	b9b0      	cbnz	r0, 8007138 <__lo0bits+0x54>
 800710a:	0c1b      	lsrs	r3, r3, #16
 800710c:	2010      	movs	r0, #16
 800710e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007112:	bf04      	itt	eq
 8007114:	0a1b      	lsreq	r3, r3, #8
 8007116:	3008      	addeq	r0, #8
 8007118:	071a      	lsls	r2, r3, #28
 800711a:	bf04      	itt	eq
 800711c:	091b      	lsreq	r3, r3, #4
 800711e:	3004      	addeq	r0, #4
 8007120:	079a      	lsls	r2, r3, #30
 8007122:	bf04      	itt	eq
 8007124:	089b      	lsreq	r3, r3, #2
 8007126:	3002      	addeq	r0, #2
 8007128:	07da      	lsls	r2, r3, #31
 800712a:	d403      	bmi.n	8007134 <__lo0bits+0x50>
 800712c:	085b      	lsrs	r3, r3, #1
 800712e:	f100 0001 	add.w	r0, r0, #1
 8007132:	d005      	beq.n	8007140 <__lo0bits+0x5c>
 8007134:	600b      	str	r3, [r1, #0]
 8007136:	4770      	bx	lr
 8007138:	4610      	mov	r0, r2
 800713a:	e7e8      	b.n	800710e <__lo0bits+0x2a>
 800713c:	2000      	movs	r0, #0
 800713e:	4770      	bx	lr
 8007140:	2020      	movs	r0, #32
 8007142:	4770      	bx	lr

08007144 <__i2b>:
 8007144:	b510      	push	{r4, lr}
 8007146:	460c      	mov	r4, r1
 8007148:	2101      	movs	r1, #1
 800714a:	f7ff feff 	bl	8006f4c <_Balloc>
 800714e:	4602      	mov	r2, r0
 8007150:	b928      	cbnz	r0, 800715e <__i2b+0x1a>
 8007152:	4b05      	ldr	r3, [pc, #20]	; (8007168 <__i2b+0x24>)
 8007154:	4805      	ldr	r0, [pc, #20]	; (800716c <__i2b+0x28>)
 8007156:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800715a:	f000 fc9b 	bl	8007a94 <__assert_func>
 800715e:	2301      	movs	r3, #1
 8007160:	6144      	str	r4, [r0, #20]
 8007162:	6103      	str	r3, [r0, #16]
 8007164:	bd10      	pop	{r4, pc}
 8007166:	bf00      	nop
 8007168:	0800873b 	.word	0x0800873b
 800716c:	0800874c 	.word	0x0800874c

08007170 <__multiply>:
 8007170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007174:	4614      	mov	r4, r2
 8007176:	690a      	ldr	r2, [r1, #16]
 8007178:	6923      	ldr	r3, [r4, #16]
 800717a:	429a      	cmp	r2, r3
 800717c:	bfb8      	it	lt
 800717e:	460b      	movlt	r3, r1
 8007180:	460d      	mov	r5, r1
 8007182:	bfbc      	itt	lt
 8007184:	4625      	movlt	r5, r4
 8007186:	461c      	movlt	r4, r3
 8007188:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800718c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007190:	68ab      	ldr	r3, [r5, #8]
 8007192:	6869      	ldr	r1, [r5, #4]
 8007194:	eb0a 0709 	add.w	r7, sl, r9
 8007198:	42bb      	cmp	r3, r7
 800719a:	b085      	sub	sp, #20
 800719c:	bfb8      	it	lt
 800719e:	3101      	addlt	r1, #1
 80071a0:	f7ff fed4 	bl	8006f4c <_Balloc>
 80071a4:	b930      	cbnz	r0, 80071b4 <__multiply+0x44>
 80071a6:	4602      	mov	r2, r0
 80071a8:	4b42      	ldr	r3, [pc, #264]	; (80072b4 <__multiply+0x144>)
 80071aa:	4843      	ldr	r0, [pc, #268]	; (80072b8 <__multiply+0x148>)
 80071ac:	f240 115d 	movw	r1, #349	; 0x15d
 80071b0:	f000 fc70 	bl	8007a94 <__assert_func>
 80071b4:	f100 0614 	add.w	r6, r0, #20
 80071b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80071bc:	4633      	mov	r3, r6
 80071be:	2200      	movs	r2, #0
 80071c0:	4543      	cmp	r3, r8
 80071c2:	d31e      	bcc.n	8007202 <__multiply+0x92>
 80071c4:	f105 0c14 	add.w	ip, r5, #20
 80071c8:	f104 0314 	add.w	r3, r4, #20
 80071cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80071d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80071d4:	9202      	str	r2, [sp, #8]
 80071d6:	ebac 0205 	sub.w	r2, ip, r5
 80071da:	3a15      	subs	r2, #21
 80071dc:	f022 0203 	bic.w	r2, r2, #3
 80071e0:	3204      	adds	r2, #4
 80071e2:	f105 0115 	add.w	r1, r5, #21
 80071e6:	458c      	cmp	ip, r1
 80071e8:	bf38      	it	cc
 80071ea:	2204      	movcc	r2, #4
 80071ec:	9201      	str	r2, [sp, #4]
 80071ee:	9a02      	ldr	r2, [sp, #8]
 80071f0:	9303      	str	r3, [sp, #12]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d808      	bhi.n	8007208 <__multiply+0x98>
 80071f6:	2f00      	cmp	r7, #0
 80071f8:	dc55      	bgt.n	80072a6 <__multiply+0x136>
 80071fa:	6107      	str	r7, [r0, #16]
 80071fc:	b005      	add	sp, #20
 80071fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007202:	f843 2b04 	str.w	r2, [r3], #4
 8007206:	e7db      	b.n	80071c0 <__multiply+0x50>
 8007208:	f8b3 a000 	ldrh.w	sl, [r3]
 800720c:	f1ba 0f00 	cmp.w	sl, #0
 8007210:	d020      	beq.n	8007254 <__multiply+0xe4>
 8007212:	f105 0e14 	add.w	lr, r5, #20
 8007216:	46b1      	mov	r9, r6
 8007218:	2200      	movs	r2, #0
 800721a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800721e:	f8d9 b000 	ldr.w	fp, [r9]
 8007222:	b2a1      	uxth	r1, r4
 8007224:	fa1f fb8b 	uxth.w	fp, fp
 8007228:	fb0a b101 	mla	r1, sl, r1, fp
 800722c:	4411      	add	r1, r2
 800722e:	f8d9 2000 	ldr.w	r2, [r9]
 8007232:	0c24      	lsrs	r4, r4, #16
 8007234:	0c12      	lsrs	r2, r2, #16
 8007236:	fb0a 2404 	mla	r4, sl, r4, r2
 800723a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800723e:	b289      	uxth	r1, r1
 8007240:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007244:	45f4      	cmp	ip, lr
 8007246:	f849 1b04 	str.w	r1, [r9], #4
 800724a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800724e:	d8e4      	bhi.n	800721a <__multiply+0xaa>
 8007250:	9901      	ldr	r1, [sp, #4]
 8007252:	5072      	str	r2, [r6, r1]
 8007254:	9a03      	ldr	r2, [sp, #12]
 8007256:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800725a:	3304      	adds	r3, #4
 800725c:	f1b9 0f00 	cmp.w	r9, #0
 8007260:	d01f      	beq.n	80072a2 <__multiply+0x132>
 8007262:	6834      	ldr	r4, [r6, #0]
 8007264:	f105 0114 	add.w	r1, r5, #20
 8007268:	46b6      	mov	lr, r6
 800726a:	f04f 0a00 	mov.w	sl, #0
 800726e:	880a      	ldrh	r2, [r1, #0]
 8007270:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007274:	fb09 b202 	mla	r2, r9, r2, fp
 8007278:	4492      	add	sl, r2
 800727a:	b2a4      	uxth	r4, r4
 800727c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007280:	f84e 4b04 	str.w	r4, [lr], #4
 8007284:	f851 4b04 	ldr.w	r4, [r1], #4
 8007288:	f8be 2000 	ldrh.w	r2, [lr]
 800728c:	0c24      	lsrs	r4, r4, #16
 800728e:	fb09 2404 	mla	r4, r9, r4, r2
 8007292:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007296:	458c      	cmp	ip, r1
 8007298:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800729c:	d8e7      	bhi.n	800726e <__multiply+0xfe>
 800729e:	9a01      	ldr	r2, [sp, #4]
 80072a0:	50b4      	str	r4, [r6, r2]
 80072a2:	3604      	adds	r6, #4
 80072a4:	e7a3      	b.n	80071ee <__multiply+0x7e>
 80072a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1a5      	bne.n	80071fa <__multiply+0x8a>
 80072ae:	3f01      	subs	r7, #1
 80072b0:	e7a1      	b.n	80071f6 <__multiply+0x86>
 80072b2:	bf00      	nop
 80072b4:	0800873b 	.word	0x0800873b
 80072b8:	0800874c 	.word	0x0800874c

080072bc <__pow5mult>:
 80072bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c0:	4615      	mov	r5, r2
 80072c2:	f012 0203 	ands.w	r2, r2, #3
 80072c6:	4606      	mov	r6, r0
 80072c8:	460f      	mov	r7, r1
 80072ca:	d007      	beq.n	80072dc <__pow5mult+0x20>
 80072cc:	4c25      	ldr	r4, [pc, #148]	; (8007364 <__pow5mult+0xa8>)
 80072ce:	3a01      	subs	r2, #1
 80072d0:	2300      	movs	r3, #0
 80072d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072d6:	f7ff fe9b 	bl	8007010 <__multadd>
 80072da:	4607      	mov	r7, r0
 80072dc:	10ad      	asrs	r5, r5, #2
 80072de:	d03d      	beq.n	800735c <__pow5mult+0xa0>
 80072e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072e2:	b97c      	cbnz	r4, 8007304 <__pow5mult+0x48>
 80072e4:	2010      	movs	r0, #16
 80072e6:	f7ff fe1b 	bl	8006f20 <malloc>
 80072ea:	4602      	mov	r2, r0
 80072ec:	6270      	str	r0, [r6, #36]	; 0x24
 80072ee:	b928      	cbnz	r0, 80072fc <__pow5mult+0x40>
 80072f0:	4b1d      	ldr	r3, [pc, #116]	; (8007368 <__pow5mult+0xac>)
 80072f2:	481e      	ldr	r0, [pc, #120]	; (800736c <__pow5mult+0xb0>)
 80072f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80072f8:	f000 fbcc 	bl	8007a94 <__assert_func>
 80072fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007300:	6004      	str	r4, [r0, #0]
 8007302:	60c4      	str	r4, [r0, #12]
 8007304:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007308:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800730c:	b94c      	cbnz	r4, 8007322 <__pow5mult+0x66>
 800730e:	f240 2171 	movw	r1, #625	; 0x271
 8007312:	4630      	mov	r0, r6
 8007314:	f7ff ff16 	bl	8007144 <__i2b>
 8007318:	2300      	movs	r3, #0
 800731a:	f8c8 0008 	str.w	r0, [r8, #8]
 800731e:	4604      	mov	r4, r0
 8007320:	6003      	str	r3, [r0, #0]
 8007322:	f04f 0900 	mov.w	r9, #0
 8007326:	07eb      	lsls	r3, r5, #31
 8007328:	d50a      	bpl.n	8007340 <__pow5mult+0x84>
 800732a:	4639      	mov	r1, r7
 800732c:	4622      	mov	r2, r4
 800732e:	4630      	mov	r0, r6
 8007330:	f7ff ff1e 	bl	8007170 <__multiply>
 8007334:	4639      	mov	r1, r7
 8007336:	4680      	mov	r8, r0
 8007338:	4630      	mov	r0, r6
 800733a:	f7ff fe47 	bl	8006fcc <_Bfree>
 800733e:	4647      	mov	r7, r8
 8007340:	106d      	asrs	r5, r5, #1
 8007342:	d00b      	beq.n	800735c <__pow5mult+0xa0>
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	b938      	cbnz	r0, 8007358 <__pow5mult+0x9c>
 8007348:	4622      	mov	r2, r4
 800734a:	4621      	mov	r1, r4
 800734c:	4630      	mov	r0, r6
 800734e:	f7ff ff0f 	bl	8007170 <__multiply>
 8007352:	6020      	str	r0, [r4, #0]
 8007354:	f8c0 9000 	str.w	r9, [r0]
 8007358:	4604      	mov	r4, r0
 800735a:	e7e4      	b.n	8007326 <__pow5mult+0x6a>
 800735c:	4638      	mov	r0, r7
 800735e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007362:	bf00      	nop
 8007364:	080088a0 	.word	0x080088a0
 8007368:	080086c5 	.word	0x080086c5
 800736c:	0800874c 	.word	0x0800874c

08007370 <__lshift>:
 8007370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007374:	460c      	mov	r4, r1
 8007376:	6849      	ldr	r1, [r1, #4]
 8007378:	6923      	ldr	r3, [r4, #16]
 800737a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800737e:	68a3      	ldr	r3, [r4, #8]
 8007380:	4607      	mov	r7, r0
 8007382:	4691      	mov	r9, r2
 8007384:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007388:	f108 0601 	add.w	r6, r8, #1
 800738c:	42b3      	cmp	r3, r6
 800738e:	db0b      	blt.n	80073a8 <__lshift+0x38>
 8007390:	4638      	mov	r0, r7
 8007392:	f7ff fddb 	bl	8006f4c <_Balloc>
 8007396:	4605      	mov	r5, r0
 8007398:	b948      	cbnz	r0, 80073ae <__lshift+0x3e>
 800739a:	4602      	mov	r2, r0
 800739c:	4b28      	ldr	r3, [pc, #160]	; (8007440 <__lshift+0xd0>)
 800739e:	4829      	ldr	r0, [pc, #164]	; (8007444 <__lshift+0xd4>)
 80073a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80073a4:	f000 fb76 	bl	8007a94 <__assert_func>
 80073a8:	3101      	adds	r1, #1
 80073aa:	005b      	lsls	r3, r3, #1
 80073ac:	e7ee      	b.n	800738c <__lshift+0x1c>
 80073ae:	2300      	movs	r3, #0
 80073b0:	f100 0114 	add.w	r1, r0, #20
 80073b4:	f100 0210 	add.w	r2, r0, #16
 80073b8:	4618      	mov	r0, r3
 80073ba:	4553      	cmp	r3, sl
 80073bc:	db33      	blt.n	8007426 <__lshift+0xb6>
 80073be:	6920      	ldr	r0, [r4, #16]
 80073c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073c4:	f104 0314 	add.w	r3, r4, #20
 80073c8:	f019 091f 	ands.w	r9, r9, #31
 80073cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073d4:	d02b      	beq.n	800742e <__lshift+0xbe>
 80073d6:	f1c9 0e20 	rsb	lr, r9, #32
 80073da:	468a      	mov	sl, r1
 80073dc:	2200      	movs	r2, #0
 80073de:	6818      	ldr	r0, [r3, #0]
 80073e0:	fa00 f009 	lsl.w	r0, r0, r9
 80073e4:	4302      	orrs	r2, r0
 80073e6:	f84a 2b04 	str.w	r2, [sl], #4
 80073ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80073ee:	459c      	cmp	ip, r3
 80073f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80073f4:	d8f3      	bhi.n	80073de <__lshift+0x6e>
 80073f6:	ebac 0304 	sub.w	r3, ip, r4
 80073fa:	3b15      	subs	r3, #21
 80073fc:	f023 0303 	bic.w	r3, r3, #3
 8007400:	3304      	adds	r3, #4
 8007402:	f104 0015 	add.w	r0, r4, #21
 8007406:	4584      	cmp	ip, r0
 8007408:	bf38      	it	cc
 800740a:	2304      	movcc	r3, #4
 800740c:	50ca      	str	r2, [r1, r3]
 800740e:	b10a      	cbz	r2, 8007414 <__lshift+0xa4>
 8007410:	f108 0602 	add.w	r6, r8, #2
 8007414:	3e01      	subs	r6, #1
 8007416:	4638      	mov	r0, r7
 8007418:	612e      	str	r6, [r5, #16]
 800741a:	4621      	mov	r1, r4
 800741c:	f7ff fdd6 	bl	8006fcc <_Bfree>
 8007420:	4628      	mov	r0, r5
 8007422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007426:	f842 0f04 	str.w	r0, [r2, #4]!
 800742a:	3301      	adds	r3, #1
 800742c:	e7c5      	b.n	80073ba <__lshift+0x4a>
 800742e:	3904      	subs	r1, #4
 8007430:	f853 2b04 	ldr.w	r2, [r3], #4
 8007434:	f841 2f04 	str.w	r2, [r1, #4]!
 8007438:	459c      	cmp	ip, r3
 800743a:	d8f9      	bhi.n	8007430 <__lshift+0xc0>
 800743c:	e7ea      	b.n	8007414 <__lshift+0xa4>
 800743e:	bf00      	nop
 8007440:	0800873b 	.word	0x0800873b
 8007444:	0800874c 	.word	0x0800874c

08007448 <__mcmp>:
 8007448:	b530      	push	{r4, r5, lr}
 800744a:	6902      	ldr	r2, [r0, #16]
 800744c:	690c      	ldr	r4, [r1, #16]
 800744e:	1b12      	subs	r2, r2, r4
 8007450:	d10e      	bne.n	8007470 <__mcmp+0x28>
 8007452:	f100 0314 	add.w	r3, r0, #20
 8007456:	3114      	adds	r1, #20
 8007458:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800745c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007460:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007464:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007468:	42a5      	cmp	r5, r4
 800746a:	d003      	beq.n	8007474 <__mcmp+0x2c>
 800746c:	d305      	bcc.n	800747a <__mcmp+0x32>
 800746e:	2201      	movs	r2, #1
 8007470:	4610      	mov	r0, r2
 8007472:	bd30      	pop	{r4, r5, pc}
 8007474:	4283      	cmp	r3, r0
 8007476:	d3f3      	bcc.n	8007460 <__mcmp+0x18>
 8007478:	e7fa      	b.n	8007470 <__mcmp+0x28>
 800747a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800747e:	e7f7      	b.n	8007470 <__mcmp+0x28>

08007480 <__mdiff>:
 8007480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007484:	460c      	mov	r4, r1
 8007486:	4606      	mov	r6, r0
 8007488:	4611      	mov	r1, r2
 800748a:	4620      	mov	r0, r4
 800748c:	4617      	mov	r7, r2
 800748e:	f7ff ffdb 	bl	8007448 <__mcmp>
 8007492:	1e05      	subs	r5, r0, #0
 8007494:	d110      	bne.n	80074b8 <__mdiff+0x38>
 8007496:	4629      	mov	r1, r5
 8007498:	4630      	mov	r0, r6
 800749a:	f7ff fd57 	bl	8006f4c <_Balloc>
 800749e:	b930      	cbnz	r0, 80074ae <__mdiff+0x2e>
 80074a0:	4b39      	ldr	r3, [pc, #228]	; (8007588 <__mdiff+0x108>)
 80074a2:	4602      	mov	r2, r0
 80074a4:	f240 2132 	movw	r1, #562	; 0x232
 80074a8:	4838      	ldr	r0, [pc, #224]	; (800758c <__mdiff+0x10c>)
 80074aa:	f000 faf3 	bl	8007a94 <__assert_func>
 80074ae:	2301      	movs	r3, #1
 80074b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b8:	bfa4      	itt	ge
 80074ba:	463b      	movge	r3, r7
 80074bc:	4627      	movge	r7, r4
 80074be:	4630      	mov	r0, r6
 80074c0:	6879      	ldr	r1, [r7, #4]
 80074c2:	bfa6      	itte	ge
 80074c4:	461c      	movge	r4, r3
 80074c6:	2500      	movge	r5, #0
 80074c8:	2501      	movlt	r5, #1
 80074ca:	f7ff fd3f 	bl	8006f4c <_Balloc>
 80074ce:	b920      	cbnz	r0, 80074da <__mdiff+0x5a>
 80074d0:	4b2d      	ldr	r3, [pc, #180]	; (8007588 <__mdiff+0x108>)
 80074d2:	4602      	mov	r2, r0
 80074d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80074d8:	e7e6      	b.n	80074a8 <__mdiff+0x28>
 80074da:	693e      	ldr	r6, [r7, #16]
 80074dc:	60c5      	str	r5, [r0, #12]
 80074de:	6925      	ldr	r5, [r4, #16]
 80074e0:	f107 0114 	add.w	r1, r7, #20
 80074e4:	f104 0914 	add.w	r9, r4, #20
 80074e8:	f100 0e14 	add.w	lr, r0, #20
 80074ec:	f107 0210 	add.w	r2, r7, #16
 80074f0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80074f4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80074f8:	46f2      	mov	sl, lr
 80074fa:	2700      	movs	r7, #0
 80074fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007500:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007504:	fa1f f883 	uxth.w	r8, r3
 8007508:	fa17 f78b 	uxtah	r7, r7, fp
 800750c:	0c1b      	lsrs	r3, r3, #16
 800750e:	eba7 0808 	sub.w	r8, r7, r8
 8007512:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007516:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800751a:	fa1f f888 	uxth.w	r8, r8
 800751e:	141f      	asrs	r7, r3, #16
 8007520:	454d      	cmp	r5, r9
 8007522:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007526:	f84a 3b04 	str.w	r3, [sl], #4
 800752a:	d8e7      	bhi.n	80074fc <__mdiff+0x7c>
 800752c:	1b2b      	subs	r3, r5, r4
 800752e:	3b15      	subs	r3, #21
 8007530:	f023 0303 	bic.w	r3, r3, #3
 8007534:	3304      	adds	r3, #4
 8007536:	3415      	adds	r4, #21
 8007538:	42a5      	cmp	r5, r4
 800753a:	bf38      	it	cc
 800753c:	2304      	movcc	r3, #4
 800753e:	4419      	add	r1, r3
 8007540:	4473      	add	r3, lr
 8007542:	469e      	mov	lr, r3
 8007544:	460d      	mov	r5, r1
 8007546:	4565      	cmp	r5, ip
 8007548:	d30e      	bcc.n	8007568 <__mdiff+0xe8>
 800754a:	f10c 0203 	add.w	r2, ip, #3
 800754e:	1a52      	subs	r2, r2, r1
 8007550:	f022 0203 	bic.w	r2, r2, #3
 8007554:	3903      	subs	r1, #3
 8007556:	458c      	cmp	ip, r1
 8007558:	bf38      	it	cc
 800755a:	2200      	movcc	r2, #0
 800755c:	441a      	add	r2, r3
 800755e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007562:	b17b      	cbz	r3, 8007584 <__mdiff+0x104>
 8007564:	6106      	str	r6, [r0, #16]
 8007566:	e7a5      	b.n	80074b4 <__mdiff+0x34>
 8007568:	f855 8b04 	ldr.w	r8, [r5], #4
 800756c:	fa17 f488 	uxtah	r4, r7, r8
 8007570:	1422      	asrs	r2, r4, #16
 8007572:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007576:	b2a4      	uxth	r4, r4
 8007578:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800757c:	f84e 4b04 	str.w	r4, [lr], #4
 8007580:	1417      	asrs	r7, r2, #16
 8007582:	e7e0      	b.n	8007546 <__mdiff+0xc6>
 8007584:	3e01      	subs	r6, #1
 8007586:	e7ea      	b.n	800755e <__mdiff+0xde>
 8007588:	0800873b 	.word	0x0800873b
 800758c:	0800874c 	.word	0x0800874c

08007590 <__d2b>:
 8007590:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007594:	4689      	mov	r9, r1
 8007596:	2101      	movs	r1, #1
 8007598:	ec57 6b10 	vmov	r6, r7, d0
 800759c:	4690      	mov	r8, r2
 800759e:	f7ff fcd5 	bl	8006f4c <_Balloc>
 80075a2:	4604      	mov	r4, r0
 80075a4:	b930      	cbnz	r0, 80075b4 <__d2b+0x24>
 80075a6:	4602      	mov	r2, r0
 80075a8:	4b25      	ldr	r3, [pc, #148]	; (8007640 <__d2b+0xb0>)
 80075aa:	4826      	ldr	r0, [pc, #152]	; (8007644 <__d2b+0xb4>)
 80075ac:	f240 310a 	movw	r1, #778	; 0x30a
 80075b0:	f000 fa70 	bl	8007a94 <__assert_func>
 80075b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80075b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075bc:	bb35      	cbnz	r5, 800760c <__d2b+0x7c>
 80075be:	2e00      	cmp	r6, #0
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	d028      	beq.n	8007616 <__d2b+0x86>
 80075c4:	4668      	mov	r0, sp
 80075c6:	9600      	str	r6, [sp, #0]
 80075c8:	f7ff fd8c 	bl	80070e4 <__lo0bits>
 80075cc:	9900      	ldr	r1, [sp, #0]
 80075ce:	b300      	cbz	r0, 8007612 <__d2b+0x82>
 80075d0:	9a01      	ldr	r2, [sp, #4]
 80075d2:	f1c0 0320 	rsb	r3, r0, #32
 80075d6:	fa02 f303 	lsl.w	r3, r2, r3
 80075da:	430b      	orrs	r3, r1
 80075dc:	40c2      	lsrs	r2, r0
 80075de:	6163      	str	r3, [r4, #20]
 80075e0:	9201      	str	r2, [sp, #4]
 80075e2:	9b01      	ldr	r3, [sp, #4]
 80075e4:	61a3      	str	r3, [r4, #24]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bf14      	ite	ne
 80075ea:	2202      	movne	r2, #2
 80075ec:	2201      	moveq	r2, #1
 80075ee:	6122      	str	r2, [r4, #16]
 80075f0:	b1d5      	cbz	r5, 8007628 <__d2b+0x98>
 80075f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80075f6:	4405      	add	r5, r0
 80075f8:	f8c9 5000 	str.w	r5, [r9]
 80075fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007600:	f8c8 0000 	str.w	r0, [r8]
 8007604:	4620      	mov	r0, r4
 8007606:	b003      	add	sp, #12
 8007608:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800760c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007610:	e7d5      	b.n	80075be <__d2b+0x2e>
 8007612:	6161      	str	r1, [r4, #20]
 8007614:	e7e5      	b.n	80075e2 <__d2b+0x52>
 8007616:	a801      	add	r0, sp, #4
 8007618:	f7ff fd64 	bl	80070e4 <__lo0bits>
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	6163      	str	r3, [r4, #20]
 8007620:	2201      	movs	r2, #1
 8007622:	6122      	str	r2, [r4, #16]
 8007624:	3020      	adds	r0, #32
 8007626:	e7e3      	b.n	80075f0 <__d2b+0x60>
 8007628:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800762c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007630:	f8c9 0000 	str.w	r0, [r9]
 8007634:	6918      	ldr	r0, [r3, #16]
 8007636:	f7ff fd35 	bl	80070a4 <__hi0bits>
 800763a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800763e:	e7df      	b.n	8007600 <__d2b+0x70>
 8007640:	0800873b 	.word	0x0800873b
 8007644:	0800874c 	.word	0x0800874c

08007648 <_calloc_r>:
 8007648:	b513      	push	{r0, r1, r4, lr}
 800764a:	434a      	muls	r2, r1
 800764c:	4611      	mov	r1, r2
 800764e:	9201      	str	r2, [sp, #4]
 8007650:	f000 f85a 	bl	8007708 <_malloc_r>
 8007654:	4604      	mov	r4, r0
 8007656:	b118      	cbz	r0, 8007660 <_calloc_r+0x18>
 8007658:	9a01      	ldr	r2, [sp, #4]
 800765a:	2100      	movs	r1, #0
 800765c:	f7fe f950 	bl	8005900 <memset>
 8007660:	4620      	mov	r0, r4
 8007662:	b002      	add	sp, #8
 8007664:	bd10      	pop	{r4, pc}
	...

08007668 <_free_r>:
 8007668:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800766a:	2900      	cmp	r1, #0
 800766c:	d048      	beq.n	8007700 <_free_r+0x98>
 800766e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007672:	9001      	str	r0, [sp, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	f1a1 0404 	sub.w	r4, r1, #4
 800767a:	bfb8      	it	lt
 800767c:	18e4      	addlt	r4, r4, r3
 800767e:	f000 fa65 	bl	8007b4c <__malloc_lock>
 8007682:	4a20      	ldr	r2, [pc, #128]	; (8007704 <_free_r+0x9c>)
 8007684:	9801      	ldr	r0, [sp, #4]
 8007686:	6813      	ldr	r3, [r2, #0]
 8007688:	4615      	mov	r5, r2
 800768a:	b933      	cbnz	r3, 800769a <_free_r+0x32>
 800768c:	6063      	str	r3, [r4, #4]
 800768e:	6014      	str	r4, [r2, #0]
 8007690:	b003      	add	sp, #12
 8007692:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007696:	f000 ba5f 	b.w	8007b58 <__malloc_unlock>
 800769a:	42a3      	cmp	r3, r4
 800769c:	d90b      	bls.n	80076b6 <_free_r+0x4e>
 800769e:	6821      	ldr	r1, [r4, #0]
 80076a0:	1862      	adds	r2, r4, r1
 80076a2:	4293      	cmp	r3, r2
 80076a4:	bf04      	itt	eq
 80076a6:	681a      	ldreq	r2, [r3, #0]
 80076a8:	685b      	ldreq	r3, [r3, #4]
 80076aa:	6063      	str	r3, [r4, #4]
 80076ac:	bf04      	itt	eq
 80076ae:	1852      	addeq	r2, r2, r1
 80076b0:	6022      	streq	r2, [r4, #0]
 80076b2:	602c      	str	r4, [r5, #0]
 80076b4:	e7ec      	b.n	8007690 <_free_r+0x28>
 80076b6:	461a      	mov	r2, r3
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	b10b      	cbz	r3, 80076c0 <_free_r+0x58>
 80076bc:	42a3      	cmp	r3, r4
 80076be:	d9fa      	bls.n	80076b6 <_free_r+0x4e>
 80076c0:	6811      	ldr	r1, [r2, #0]
 80076c2:	1855      	adds	r5, r2, r1
 80076c4:	42a5      	cmp	r5, r4
 80076c6:	d10b      	bne.n	80076e0 <_free_r+0x78>
 80076c8:	6824      	ldr	r4, [r4, #0]
 80076ca:	4421      	add	r1, r4
 80076cc:	1854      	adds	r4, r2, r1
 80076ce:	42a3      	cmp	r3, r4
 80076d0:	6011      	str	r1, [r2, #0]
 80076d2:	d1dd      	bne.n	8007690 <_free_r+0x28>
 80076d4:	681c      	ldr	r4, [r3, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	6053      	str	r3, [r2, #4]
 80076da:	4421      	add	r1, r4
 80076dc:	6011      	str	r1, [r2, #0]
 80076de:	e7d7      	b.n	8007690 <_free_r+0x28>
 80076e0:	d902      	bls.n	80076e8 <_free_r+0x80>
 80076e2:	230c      	movs	r3, #12
 80076e4:	6003      	str	r3, [r0, #0]
 80076e6:	e7d3      	b.n	8007690 <_free_r+0x28>
 80076e8:	6825      	ldr	r5, [r4, #0]
 80076ea:	1961      	adds	r1, r4, r5
 80076ec:	428b      	cmp	r3, r1
 80076ee:	bf04      	itt	eq
 80076f0:	6819      	ldreq	r1, [r3, #0]
 80076f2:	685b      	ldreq	r3, [r3, #4]
 80076f4:	6063      	str	r3, [r4, #4]
 80076f6:	bf04      	itt	eq
 80076f8:	1949      	addeq	r1, r1, r5
 80076fa:	6021      	streq	r1, [r4, #0]
 80076fc:	6054      	str	r4, [r2, #4]
 80076fe:	e7c7      	b.n	8007690 <_free_r+0x28>
 8007700:	b003      	add	sp, #12
 8007702:	bd30      	pop	{r4, r5, pc}
 8007704:	20000408 	.word	0x20000408

08007708 <_malloc_r>:
 8007708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770a:	1ccd      	adds	r5, r1, #3
 800770c:	f025 0503 	bic.w	r5, r5, #3
 8007710:	3508      	adds	r5, #8
 8007712:	2d0c      	cmp	r5, #12
 8007714:	bf38      	it	cc
 8007716:	250c      	movcc	r5, #12
 8007718:	2d00      	cmp	r5, #0
 800771a:	4606      	mov	r6, r0
 800771c:	db01      	blt.n	8007722 <_malloc_r+0x1a>
 800771e:	42a9      	cmp	r1, r5
 8007720:	d903      	bls.n	800772a <_malloc_r+0x22>
 8007722:	230c      	movs	r3, #12
 8007724:	6033      	str	r3, [r6, #0]
 8007726:	2000      	movs	r0, #0
 8007728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800772a:	f000 fa0f 	bl	8007b4c <__malloc_lock>
 800772e:	4921      	ldr	r1, [pc, #132]	; (80077b4 <_malloc_r+0xac>)
 8007730:	680a      	ldr	r2, [r1, #0]
 8007732:	4614      	mov	r4, r2
 8007734:	b99c      	cbnz	r4, 800775e <_malloc_r+0x56>
 8007736:	4f20      	ldr	r7, [pc, #128]	; (80077b8 <_malloc_r+0xb0>)
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	b923      	cbnz	r3, 8007746 <_malloc_r+0x3e>
 800773c:	4621      	mov	r1, r4
 800773e:	4630      	mov	r0, r6
 8007740:	f000 f998 	bl	8007a74 <_sbrk_r>
 8007744:	6038      	str	r0, [r7, #0]
 8007746:	4629      	mov	r1, r5
 8007748:	4630      	mov	r0, r6
 800774a:	f000 f993 	bl	8007a74 <_sbrk_r>
 800774e:	1c43      	adds	r3, r0, #1
 8007750:	d123      	bne.n	800779a <_malloc_r+0x92>
 8007752:	230c      	movs	r3, #12
 8007754:	6033      	str	r3, [r6, #0]
 8007756:	4630      	mov	r0, r6
 8007758:	f000 f9fe 	bl	8007b58 <__malloc_unlock>
 800775c:	e7e3      	b.n	8007726 <_malloc_r+0x1e>
 800775e:	6823      	ldr	r3, [r4, #0]
 8007760:	1b5b      	subs	r3, r3, r5
 8007762:	d417      	bmi.n	8007794 <_malloc_r+0x8c>
 8007764:	2b0b      	cmp	r3, #11
 8007766:	d903      	bls.n	8007770 <_malloc_r+0x68>
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	441c      	add	r4, r3
 800776c:	6025      	str	r5, [r4, #0]
 800776e:	e004      	b.n	800777a <_malloc_r+0x72>
 8007770:	6863      	ldr	r3, [r4, #4]
 8007772:	42a2      	cmp	r2, r4
 8007774:	bf0c      	ite	eq
 8007776:	600b      	streq	r3, [r1, #0]
 8007778:	6053      	strne	r3, [r2, #4]
 800777a:	4630      	mov	r0, r6
 800777c:	f000 f9ec 	bl	8007b58 <__malloc_unlock>
 8007780:	f104 000b 	add.w	r0, r4, #11
 8007784:	1d23      	adds	r3, r4, #4
 8007786:	f020 0007 	bic.w	r0, r0, #7
 800778a:	1ac2      	subs	r2, r0, r3
 800778c:	d0cc      	beq.n	8007728 <_malloc_r+0x20>
 800778e:	1a1b      	subs	r3, r3, r0
 8007790:	50a3      	str	r3, [r4, r2]
 8007792:	e7c9      	b.n	8007728 <_malloc_r+0x20>
 8007794:	4622      	mov	r2, r4
 8007796:	6864      	ldr	r4, [r4, #4]
 8007798:	e7cc      	b.n	8007734 <_malloc_r+0x2c>
 800779a:	1cc4      	adds	r4, r0, #3
 800779c:	f024 0403 	bic.w	r4, r4, #3
 80077a0:	42a0      	cmp	r0, r4
 80077a2:	d0e3      	beq.n	800776c <_malloc_r+0x64>
 80077a4:	1a21      	subs	r1, r4, r0
 80077a6:	4630      	mov	r0, r6
 80077a8:	f000 f964 	bl	8007a74 <_sbrk_r>
 80077ac:	3001      	adds	r0, #1
 80077ae:	d1dd      	bne.n	800776c <_malloc_r+0x64>
 80077b0:	e7cf      	b.n	8007752 <_malloc_r+0x4a>
 80077b2:	bf00      	nop
 80077b4:	20000408 	.word	0x20000408
 80077b8:	2000040c 	.word	0x2000040c

080077bc <__ssputs_r>:
 80077bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c0:	688e      	ldr	r6, [r1, #8]
 80077c2:	429e      	cmp	r6, r3
 80077c4:	4682      	mov	sl, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	4690      	mov	r8, r2
 80077ca:	461f      	mov	r7, r3
 80077cc:	d838      	bhi.n	8007840 <__ssputs_r+0x84>
 80077ce:	898a      	ldrh	r2, [r1, #12]
 80077d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077d4:	d032      	beq.n	800783c <__ssputs_r+0x80>
 80077d6:	6825      	ldr	r5, [r4, #0]
 80077d8:	6909      	ldr	r1, [r1, #16]
 80077da:	eba5 0901 	sub.w	r9, r5, r1
 80077de:	6965      	ldr	r5, [r4, #20]
 80077e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077e8:	3301      	adds	r3, #1
 80077ea:	444b      	add	r3, r9
 80077ec:	106d      	asrs	r5, r5, #1
 80077ee:	429d      	cmp	r5, r3
 80077f0:	bf38      	it	cc
 80077f2:	461d      	movcc	r5, r3
 80077f4:	0553      	lsls	r3, r2, #21
 80077f6:	d531      	bpl.n	800785c <__ssputs_r+0xa0>
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7ff ff85 	bl	8007708 <_malloc_r>
 80077fe:	4606      	mov	r6, r0
 8007800:	b950      	cbnz	r0, 8007818 <__ssputs_r+0x5c>
 8007802:	230c      	movs	r3, #12
 8007804:	f8ca 3000 	str.w	r3, [sl]
 8007808:	89a3      	ldrh	r3, [r4, #12]
 800780a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800780e:	81a3      	strh	r3, [r4, #12]
 8007810:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007818:	6921      	ldr	r1, [r4, #16]
 800781a:	464a      	mov	r2, r9
 800781c:	f7ff fb88 	bl	8006f30 <memcpy>
 8007820:	89a3      	ldrh	r3, [r4, #12]
 8007822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800782a:	81a3      	strh	r3, [r4, #12]
 800782c:	6126      	str	r6, [r4, #16]
 800782e:	6165      	str	r5, [r4, #20]
 8007830:	444e      	add	r6, r9
 8007832:	eba5 0509 	sub.w	r5, r5, r9
 8007836:	6026      	str	r6, [r4, #0]
 8007838:	60a5      	str	r5, [r4, #8]
 800783a:	463e      	mov	r6, r7
 800783c:	42be      	cmp	r6, r7
 800783e:	d900      	bls.n	8007842 <__ssputs_r+0x86>
 8007840:	463e      	mov	r6, r7
 8007842:	4632      	mov	r2, r6
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	4641      	mov	r1, r8
 8007848:	f000 f966 	bl	8007b18 <memmove>
 800784c:	68a3      	ldr	r3, [r4, #8]
 800784e:	6822      	ldr	r2, [r4, #0]
 8007850:	1b9b      	subs	r3, r3, r6
 8007852:	4432      	add	r2, r6
 8007854:	60a3      	str	r3, [r4, #8]
 8007856:	6022      	str	r2, [r4, #0]
 8007858:	2000      	movs	r0, #0
 800785a:	e7db      	b.n	8007814 <__ssputs_r+0x58>
 800785c:	462a      	mov	r2, r5
 800785e:	f000 f981 	bl	8007b64 <_realloc_r>
 8007862:	4606      	mov	r6, r0
 8007864:	2800      	cmp	r0, #0
 8007866:	d1e1      	bne.n	800782c <__ssputs_r+0x70>
 8007868:	6921      	ldr	r1, [r4, #16]
 800786a:	4650      	mov	r0, sl
 800786c:	f7ff fefc 	bl	8007668 <_free_r>
 8007870:	e7c7      	b.n	8007802 <__ssputs_r+0x46>
	...

08007874 <_svfiprintf_r>:
 8007874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	4698      	mov	r8, r3
 800787a:	898b      	ldrh	r3, [r1, #12]
 800787c:	061b      	lsls	r3, r3, #24
 800787e:	b09d      	sub	sp, #116	; 0x74
 8007880:	4607      	mov	r7, r0
 8007882:	460d      	mov	r5, r1
 8007884:	4614      	mov	r4, r2
 8007886:	d50e      	bpl.n	80078a6 <_svfiprintf_r+0x32>
 8007888:	690b      	ldr	r3, [r1, #16]
 800788a:	b963      	cbnz	r3, 80078a6 <_svfiprintf_r+0x32>
 800788c:	2140      	movs	r1, #64	; 0x40
 800788e:	f7ff ff3b 	bl	8007708 <_malloc_r>
 8007892:	6028      	str	r0, [r5, #0]
 8007894:	6128      	str	r0, [r5, #16]
 8007896:	b920      	cbnz	r0, 80078a2 <_svfiprintf_r+0x2e>
 8007898:	230c      	movs	r3, #12
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078a0:	e0d1      	b.n	8007a46 <_svfiprintf_r+0x1d2>
 80078a2:	2340      	movs	r3, #64	; 0x40
 80078a4:	616b      	str	r3, [r5, #20]
 80078a6:	2300      	movs	r3, #0
 80078a8:	9309      	str	r3, [sp, #36]	; 0x24
 80078aa:	2320      	movs	r3, #32
 80078ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80078b4:	2330      	movs	r3, #48	; 0x30
 80078b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a60 <_svfiprintf_r+0x1ec>
 80078ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078be:	f04f 0901 	mov.w	r9, #1
 80078c2:	4623      	mov	r3, r4
 80078c4:	469a      	mov	sl, r3
 80078c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ca:	b10a      	cbz	r2, 80078d0 <_svfiprintf_r+0x5c>
 80078cc:	2a25      	cmp	r2, #37	; 0x25
 80078ce:	d1f9      	bne.n	80078c4 <_svfiprintf_r+0x50>
 80078d0:	ebba 0b04 	subs.w	fp, sl, r4
 80078d4:	d00b      	beq.n	80078ee <_svfiprintf_r+0x7a>
 80078d6:	465b      	mov	r3, fp
 80078d8:	4622      	mov	r2, r4
 80078da:	4629      	mov	r1, r5
 80078dc:	4638      	mov	r0, r7
 80078de:	f7ff ff6d 	bl	80077bc <__ssputs_r>
 80078e2:	3001      	adds	r0, #1
 80078e4:	f000 80aa 	beq.w	8007a3c <_svfiprintf_r+0x1c8>
 80078e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ea:	445a      	add	r2, fp
 80078ec:	9209      	str	r2, [sp, #36]	; 0x24
 80078ee:	f89a 3000 	ldrb.w	r3, [sl]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 80a2 	beq.w	8007a3c <_svfiprintf_r+0x1c8>
 80078f8:	2300      	movs	r3, #0
 80078fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007902:	f10a 0a01 	add.w	sl, sl, #1
 8007906:	9304      	str	r3, [sp, #16]
 8007908:	9307      	str	r3, [sp, #28]
 800790a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800790e:	931a      	str	r3, [sp, #104]	; 0x68
 8007910:	4654      	mov	r4, sl
 8007912:	2205      	movs	r2, #5
 8007914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007918:	4851      	ldr	r0, [pc, #324]	; (8007a60 <_svfiprintf_r+0x1ec>)
 800791a:	f7f8 fc61 	bl	80001e0 <memchr>
 800791e:	9a04      	ldr	r2, [sp, #16]
 8007920:	b9d8      	cbnz	r0, 800795a <_svfiprintf_r+0xe6>
 8007922:	06d0      	lsls	r0, r2, #27
 8007924:	bf44      	itt	mi
 8007926:	2320      	movmi	r3, #32
 8007928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800792c:	0711      	lsls	r1, r2, #28
 800792e:	bf44      	itt	mi
 8007930:	232b      	movmi	r3, #43	; 0x2b
 8007932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007936:	f89a 3000 	ldrb.w	r3, [sl]
 800793a:	2b2a      	cmp	r3, #42	; 0x2a
 800793c:	d015      	beq.n	800796a <_svfiprintf_r+0xf6>
 800793e:	9a07      	ldr	r2, [sp, #28]
 8007940:	4654      	mov	r4, sl
 8007942:	2000      	movs	r0, #0
 8007944:	f04f 0c0a 	mov.w	ip, #10
 8007948:	4621      	mov	r1, r4
 800794a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800794e:	3b30      	subs	r3, #48	; 0x30
 8007950:	2b09      	cmp	r3, #9
 8007952:	d94e      	bls.n	80079f2 <_svfiprintf_r+0x17e>
 8007954:	b1b0      	cbz	r0, 8007984 <_svfiprintf_r+0x110>
 8007956:	9207      	str	r2, [sp, #28]
 8007958:	e014      	b.n	8007984 <_svfiprintf_r+0x110>
 800795a:	eba0 0308 	sub.w	r3, r0, r8
 800795e:	fa09 f303 	lsl.w	r3, r9, r3
 8007962:	4313      	orrs	r3, r2
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	46a2      	mov	sl, r4
 8007968:	e7d2      	b.n	8007910 <_svfiprintf_r+0x9c>
 800796a:	9b03      	ldr	r3, [sp, #12]
 800796c:	1d19      	adds	r1, r3, #4
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	9103      	str	r1, [sp, #12]
 8007972:	2b00      	cmp	r3, #0
 8007974:	bfbb      	ittet	lt
 8007976:	425b      	neglt	r3, r3
 8007978:	f042 0202 	orrlt.w	r2, r2, #2
 800797c:	9307      	strge	r3, [sp, #28]
 800797e:	9307      	strlt	r3, [sp, #28]
 8007980:	bfb8      	it	lt
 8007982:	9204      	strlt	r2, [sp, #16]
 8007984:	7823      	ldrb	r3, [r4, #0]
 8007986:	2b2e      	cmp	r3, #46	; 0x2e
 8007988:	d10c      	bne.n	80079a4 <_svfiprintf_r+0x130>
 800798a:	7863      	ldrb	r3, [r4, #1]
 800798c:	2b2a      	cmp	r3, #42	; 0x2a
 800798e:	d135      	bne.n	80079fc <_svfiprintf_r+0x188>
 8007990:	9b03      	ldr	r3, [sp, #12]
 8007992:	1d1a      	adds	r2, r3, #4
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	9203      	str	r2, [sp, #12]
 8007998:	2b00      	cmp	r3, #0
 800799a:	bfb8      	it	lt
 800799c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80079a0:	3402      	adds	r4, #2
 80079a2:	9305      	str	r3, [sp, #20]
 80079a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a70 <_svfiprintf_r+0x1fc>
 80079a8:	7821      	ldrb	r1, [r4, #0]
 80079aa:	2203      	movs	r2, #3
 80079ac:	4650      	mov	r0, sl
 80079ae:	f7f8 fc17 	bl	80001e0 <memchr>
 80079b2:	b140      	cbz	r0, 80079c6 <_svfiprintf_r+0x152>
 80079b4:	2340      	movs	r3, #64	; 0x40
 80079b6:	eba0 000a 	sub.w	r0, r0, sl
 80079ba:	fa03 f000 	lsl.w	r0, r3, r0
 80079be:	9b04      	ldr	r3, [sp, #16]
 80079c0:	4303      	orrs	r3, r0
 80079c2:	3401      	adds	r4, #1
 80079c4:	9304      	str	r3, [sp, #16]
 80079c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ca:	4826      	ldr	r0, [pc, #152]	; (8007a64 <_svfiprintf_r+0x1f0>)
 80079cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079d0:	2206      	movs	r2, #6
 80079d2:	f7f8 fc05 	bl	80001e0 <memchr>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	d038      	beq.n	8007a4c <_svfiprintf_r+0x1d8>
 80079da:	4b23      	ldr	r3, [pc, #140]	; (8007a68 <_svfiprintf_r+0x1f4>)
 80079dc:	bb1b      	cbnz	r3, 8007a26 <_svfiprintf_r+0x1b2>
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	3307      	adds	r3, #7
 80079e2:	f023 0307 	bic.w	r3, r3, #7
 80079e6:	3308      	adds	r3, #8
 80079e8:	9303      	str	r3, [sp, #12]
 80079ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ec:	4433      	add	r3, r6
 80079ee:	9309      	str	r3, [sp, #36]	; 0x24
 80079f0:	e767      	b.n	80078c2 <_svfiprintf_r+0x4e>
 80079f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079f6:	460c      	mov	r4, r1
 80079f8:	2001      	movs	r0, #1
 80079fa:	e7a5      	b.n	8007948 <_svfiprintf_r+0xd4>
 80079fc:	2300      	movs	r3, #0
 80079fe:	3401      	adds	r4, #1
 8007a00:	9305      	str	r3, [sp, #20]
 8007a02:	4619      	mov	r1, r3
 8007a04:	f04f 0c0a 	mov.w	ip, #10
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a0e:	3a30      	subs	r2, #48	; 0x30
 8007a10:	2a09      	cmp	r2, #9
 8007a12:	d903      	bls.n	8007a1c <_svfiprintf_r+0x1a8>
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0c5      	beq.n	80079a4 <_svfiprintf_r+0x130>
 8007a18:	9105      	str	r1, [sp, #20]
 8007a1a:	e7c3      	b.n	80079a4 <_svfiprintf_r+0x130>
 8007a1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a20:	4604      	mov	r4, r0
 8007a22:	2301      	movs	r3, #1
 8007a24:	e7f0      	b.n	8007a08 <_svfiprintf_r+0x194>
 8007a26:	ab03      	add	r3, sp, #12
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	462a      	mov	r2, r5
 8007a2c:	4b0f      	ldr	r3, [pc, #60]	; (8007a6c <_svfiprintf_r+0x1f8>)
 8007a2e:	a904      	add	r1, sp, #16
 8007a30:	4638      	mov	r0, r7
 8007a32:	f7fe f80d 	bl	8005a50 <_printf_float>
 8007a36:	1c42      	adds	r2, r0, #1
 8007a38:	4606      	mov	r6, r0
 8007a3a:	d1d6      	bne.n	80079ea <_svfiprintf_r+0x176>
 8007a3c:	89ab      	ldrh	r3, [r5, #12]
 8007a3e:	065b      	lsls	r3, r3, #25
 8007a40:	f53f af2c 	bmi.w	800789c <_svfiprintf_r+0x28>
 8007a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a46:	b01d      	add	sp, #116	; 0x74
 8007a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4c:	ab03      	add	r3, sp, #12
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	462a      	mov	r2, r5
 8007a52:	4b06      	ldr	r3, [pc, #24]	; (8007a6c <_svfiprintf_r+0x1f8>)
 8007a54:	a904      	add	r1, sp, #16
 8007a56:	4638      	mov	r0, r7
 8007a58:	f7fe fa9e 	bl	8005f98 <_printf_i>
 8007a5c:	e7eb      	b.n	8007a36 <_svfiprintf_r+0x1c2>
 8007a5e:	bf00      	nop
 8007a60:	080088ac 	.word	0x080088ac
 8007a64:	080088b6 	.word	0x080088b6
 8007a68:	08005a51 	.word	0x08005a51
 8007a6c:	080077bd 	.word	0x080077bd
 8007a70:	080088b2 	.word	0x080088b2

08007a74 <_sbrk_r>:
 8007a74:	b538      	push	{r3, r4, r5, lr}
 8007a76:	4d06      	ldr	r5, [pc, #24]	; (8007a90 <_sbrk_r+0x1c>)
 8007a78:	2300      	movs	r3, #0
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	4608      	mov	r0, r1
 8007a7e:	602b      	str	r3, [r5, #0]
 8007a80:	f7f9 fd9a 	bl	80015b8 <_sbrk>
 8007a84:	1c43      	adds	r3, r0, #1
 8007a86:	d102      	bne.n	8007a8e <_sbrk_r+0x1a>
 8007a88:	682b      	ldr	r3, [r5, #0]
 8007a8a:	b103      	cbz	r3, 8007a8e <_sbrk_r+0x1a>
 8007a8c:	6023      	str	r3, [r4, #0]
 8007a8e:	bd38      	pop	{r3, r4, r5, pc}
 8007a90:	200006c8 	.word	0x200006c8

08007a94 <__assert_func>:
 8007a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a96:	4614      	mov	r4, r2
 8007a98:	461a      	mov	r2, r3
 8007a9a:	4b09      	ldr	r3, [pc, #36]	; (8007ac0 <__assert_func+0x2c>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	68d8      	ldr	r0, [r3, #12]
 8007aa2:	b14c      	cbz	r4, 8007ab8 <__assert_func+0x24>
 8007aa4:	4b07      	ldr	r3, [pc, #28]	; (8007ac4 <__assert_func+0x30>)
 8007aa6:	9100      	str	r1, [sp, #0]
 8007aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007aac:	4906      	ldr	r1, [pc, #24]	; (8007ac8 <__assert_func+0x34>)
 8007aae:	462b      	mov	r3, r5
 8007ab0:	f000 f80e 	bl	8007ad0 <fiprintf>
 8007ab4:	f000 faa4 	bl	8008000 <abort>
 8007ab8:	4b04      	ldr	r3, [pc, #16]	; (8007acc <__assert_func+0x38>)
 8007aba:	461c      	mov	r4, r3
 8007abc:	e7f3      	b.n	8007aa6 <__assert_func+0x12>
 8007abe:	bf00      	nop
 8007ac0:	2000000c 	.word	0x2000000c
 8007ac4:	080088bd 	.word	0x080088bd
 8007ac8:	080088ca 	.word	0x080088ca
 8007acc:	080088f8 	.word	0x080088f8

08007ad0 <fiprintf>:
 8007ad0:	b40e      	push	{r1, r2, r3}
 8007ad2:	b503      	push	{r0, r1, lr}
 8007ad4:	4601      	mov	r1, r0
 8007ad6:	ab03      	add	r3, sp, #12
 8007ad8:	4805      	ldr	r0, [pc, #20]	; (8007af0 <fiprintf+0x20>)
 8007ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ade:	6800      	ldr	r0, [r0, #0]
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	f000 f88f 	bl	8007c04 <_vfiprintf_r>
 8007ae6:	b002      	add	sp, #8
 8007ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aec:	b003      	add	sp, #12
 8007aee:	4770      	bx	lr
 8007af0:	2000000c 	.word	0x2000000c

08007af4 <__ascii_mbtowc>:
 8007af4:	b082      	sub	sp, #8
 8007af6:	b901      	cbnz	r1, 8007afa <__ascii_mbtowc+0x6>
 8007af8:	a901      	add	r1, sp, #4
 8007afa:	b142      	cbz	r2, 8007b0e <__ascii_mbtowc+0x1a>
 8007afc:	b14b      	cbz	r3, 8007b12 <__ascii_mbtowc+0x1e>
 8007afe:	7813      	ldrb	r3, [r2, #0]
 8007b00:	600b      	str	r3, [r1, #0]
 8007b02:	7812      	ldrb	r2, [r2, #0]
 8007b04:	1e10      	subs	r0, r2, #0
 8007b06:	bf18      	it	ne
 8007b08:	2001      	movne	r0, #1
 8007b0a:	b002      	add	sp, #8
 8007b0c:	4770      	bx	lr
 8007b0e:	4610      	mov	r0, r2
 8007b10:	e7fb      	b.n	8007b0a <__ascii_mbtowc+0x16>
 8007b12:	f06f 0001 	mvn.w	r0, #1
 8007b16:	e7f8      	b.n	8007b0a <__ascii_mbtowc+0x16>

08007b18 <memmove>:
 8007b18:	4288      	cmp	r0, r1
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	eb01 0402 	add.w	r4, r1, r2
 8007b20:	d902      	bls.n	8007b28 <memmove+0x10>
 8007b22:	4284      	cmp	r4, r0
 8007b24:	4623      	mov	r3, r4
 8007b26:	d807      	bhi.n	8007b38 <memmove+0x20>
 8007b28:	1e43      	subs	r3, r0, #1
 8007b2a:	42a1      	cmp	r1, r4
 8007b2c:	d008      	beq.n	8007b40 <memmove+0x28>
 8007b2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b36:	e7f8      	b.n	8007b2a <memmove+0x12>
 8007b38:	4402      	add	r2, r0
 8007b3a:	4601      	mov	r1, r0
 8007b3c:	428a      	cmp	r2, r1
 8007b3e:	d100      	bne.n	8007b42 <memmove+0x2a>
 8007b40:	bd10      	pop	{r4, pc}
 8007b42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b4a:	e7f7      	b.n	8007b3c <memmove+0x24>

08007b4c <__malloc_lock>:
 8007b4c:	4801      	ldr	r0, [pc, #4]	; (8007b54 <__malloc_lock+0x8>)
 8007b4e:	f000 bc17 	b.w	8008380 <__retarget_lock_acquire_recursive>
 8007b52:	bf00      	nop
 8007b54:	200006d0 	.word	0x200006d0

08007b58 <__malloc_unlock>:
 8007b58:	4801      	ldr	r0, [pc, #4]	; (8007b60 <__malloc_unlock+0x8>)
 8007b5a:	f000 bc12 	b.w	8008382 <__retarget_lock_release_recursive>
 8007b5e:	bf00      	nop
 8007b60:	200006d0 	.word	0x200006d0

08007b64 <_realloc_r>:
 8007b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b66:	4607      	mov	r7, r0
 8007b68:	4614      	mov	r4, r2
 8007b6a:	460e      	mov	r6, r1
 8007b6c:	b921      	cbnz	r1, 8007b78 <_realloc_r+0x14>
 8007b6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b72:	4611      	mov	r1, r2
 8007b74:	f7ff bdc8 	b.w	8007708 <_malloc_r>
 8007b78:	b922      	cbnz	r2, 8007b84 <_realloc_r+0x20>
 8007b7a:	f7ff fd75 	bl	8007668 <_free_r>
 8007b7e:	4625      	mov	r5, r4
 8007b80:	4628      	mov	r0, r5
 8007b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b84:	f000 fc62 	bl	800844c <_malloc_usable_size_r>
 8007b88:	42a0      	cmp	r0, r4
 8007b8a:	d20f      	bcs.n	8007bac <_realloc_r+0x48>
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	4638      	mov	r0, r7
 8007b90:	f7ff fdba 	bl	8007708 <_malloc_r>
 8007b94:	4605      	mov	r5, r0
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d0f2      	beq.n	8007b80 <_realloc_r+0x1c>
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4622      	mov	r2, r4
 8007b9e:	f7ff f9c7 	bl	8006f30 <memcpy>
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff fd5f 	bl	8007668 <_free_r>
 8007baa:	e7e9      	b.n	8007b80 <_realloc_r+0x1c>
 8007bac:	4635      	mov	r5, r6
 8007bae:	e7e7      	b.n	8007b80 <_realloc_r+0x1c>

08007bb0 <__sfputc_r>:
 8007bb0:	6893      	ldr	r3, [r2, #8]
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	b410      	push	{r4}
 8007bb8:	6093      	str	r3, [r2, #8]
 8007bba:	da08      	bge.n	8007bce <__sfputc_r+0x1e>
 8007bbc:	6994      	ldr	r4, [r2, #24]
 8007bbe:	42a3      	cmp	r3, r4
 8007bc0:	db01      	blt.n	8007bc6 <__sfputc_r+0x16>
 8007bc2:	290a      	cmp	r1, #10
 8007bc4:	d103      	bne.n	8007bce <__sfputc_r+0x1e>
 8007bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bca:	f000 b94b 	b.w	8007e64 <__swbuf_r>
 8007bce:	6813      	ldr	r3, [r2, #0]
 8007bd0:	1c58      	adds	r0, r3, #1
 8007bd2:	6010      	str	r0, [r2, #0]
 8007bd4:	7019      	strb	r1, [r3, #0]
 8007bd6:	4608      	mov	r0, r1
 8007bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bdc:	4770      	bx	lr

08007bde <__sfputs_r>:
 8007bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be0:	4606      	mov	r6, r0
 8007be2:	460f      	mov	r7, r1
 8007be4:	4614      	mov	r4, r2
 8007be6:	18d5      	adds	r5, r2, r3
 8007be8:	42ac      	cmp	r4, r5
 8007bea:	d101      	bne.n	8007bf0 <__sfputs_r+0x12>
 8007bec:	2000      	movs	r0, #0
 8007bee:	e007      	b.n	8007c00 <__sfputs_r+0x22>
 8007bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf4:	463a      	mov	r2, r7
 8007bf6:	4630      	mov	r0, r6
 8007bf8:	f7ff ffda 	bl	8007bb0 <__sfputc_r>
 8007bfc:	1c43      	adds	r3, r0, #1
 8007bfe:	d1f3      	bne.n	8007be8 <__sfputs_r+0xa>
 8007c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c04 <_vfiprintf_r>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	460d      	mov	r5, r1
 8007c0a:	b09d      	sub	sp, #116	; 0x74
 8007c0c:	4614      	mov	r4, r2
 8007c0e:	4698      	mov	r8, r3
 8007c10:	4606      	mov	r6, r0
 8007c12:	b118      	cbz	r0, 8007c1c <_vfiprintf_r+0x18>
 8007c14:	6983      	ldr	r3, [r0, #24]
 8007c16:	b90b      	cbnz	r3, 8007c1c <_vfiprintf_r+0x18>
 8007c18:	f000 fb14 	bl	8008244 <__sinit>
 8007c1c:	4b89      	ldr	r3, [pc, #548]	; (8007e44 <_vfiprintf_r+0x240>)
 8007c1e:	429d      	cmp	r5, r3
 8007c20:	d11b      	bne.n	8007c5a <_vfiprintf_r+0x56>
 8007c22:	6875      	ldr	r5, [r6, #4]
 8007c24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c26:	07d9      	lsls	r1, r3, #31
 8007c28:	d405      	bmi.n	8007c36 <_vfiprintf_r+0x32>
 8007c2a:	89ab      	ldrh	r3, [r5, #12]
 8007c2c:	059a      	lsls	r2, r3, #22
 8007c2e:	d402      	bmi.n	8007c36 <_vfiprintf_r+0x32>
 8007c30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c32:	f000 fba5 	bl	8008380 <__retarget_lock_acquire_recursive>
 8007c36:	89ab      	ldrh	r3, [r5, #12]
 8007c38:	071b      	lsls	r3, r3, #28
 8007c3a:	d501      	bpl.n	8007c40 <_vfiprintf_r+0x3c>
 8007c3c:	692b      	ldr	r3, [r5, #16]
 8007c3e:	b9eb      	cbnz	r3, 8007c7c <_vfiprintf_r+0x78>
 8007c40:	4629      	mov	r1, r5
 8007c42:	4630      	mov	r0, r6
 8007c44:	f000 f96e 	bl	8007f24 <__swsetup_r>
 8007c48:	b1c0      	cbz	r0, 8007c7c <_vfiprintf_r+0x78>
 8007c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c4c:	07dc      	lsls	r4, r3, #31
 8007c4e:	d50e      	bpl.n	8007c6e <_vfiprintf_r+0x6a>
 8007c50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c54:	b01d      	add	sp, #116	; 0x74
 8007c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c5a:	4b7b      	ldr	r3, [pc, #492]	; (8007e48 <_vfiprintf_r+0x244>)
 8007c5c:	429d      	cmp	r5, r3
 8007c5e:	d101      	bne.n	8007c64 <_vfiprintf_r+0x60>
 8007c60:	68b5      	ldr	r5, [r6, #8]
 8007c62:	e7df      	b.n	8007c24 <_vfiprintf_r+0x20>
 8007c64:	4b79      	ldr	r3, [pc, #484]	; (8007e4c <_vfiprintf_r+0x248>)
 8007c66:	429d      	cmp	r5, r3
 8007c68:	bf08      	it	eq
 8007c6a:	68f5      	ldreq	r5, [r6, #12]
 8007c6c:	e7da      	b.n	8007c24 <_vfiprintf_r+0x20>
 8007c6e:	89ab      	ldrh	r3, [r5, #12]
 8007c70:	0598      	lsls	r0, r3, #22
 8007c72:	d4ed      	bmi.n	8007c50 <_vfiprintf_r+0x4c>
 8007c74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c76:	f000 fb84 	bl	8008382 <__retarget_lock_release_recursive>
 8007c7a:	e7e9      	b.n	8007c50 <_vfiprintf_r+0x4c>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c80:	2320      	movs	r3, #32
 8007c82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c86:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c8a:	2330      	movs	r3, #48	; 0x30
 8007c8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e50 <_vfiprintf_r+0x24c>
 8007c90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c94:	f04f 0901 	mov.w	r9, #1
 8007c98:	4623      	mov	r3, r4
 8007c9a:	469a      	mov	sl, r3
 8007c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ca0:	b10a      	cbz	r2, 8007ca6 <_vfiprintf_r+0xa2>
 8007ca2:	2a25      	cmp	r2, #37	; 0x25
 8007ca4:	d1f9      	bne.n	8007c9a <_vfiprintf_r+0x96>
 8007ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8007caa:	d00b      	beq.n	8007cc4 <_vfiprintf_r+0xc0>
 8007cac:	465b      	mov	r3, fp
 8007cae:	4622      	mov	r2, r4
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	4630      	mov	r0, r6
 8007cb4:	f7ff ff93 	bl	8007bde <__sfputs_r>
 8007cb8:	3001      	adds	r0, #1
 8007cba:	f000 80aa 	beq.w	8007e12 <_vfiprintf_r+0x20e>
 8007cbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cc0:	445a      	add	r2, fp
 8007cc2:	9209      	str	r2, [sp, #36]	; 0x24
 8007cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 80a2 	beq.w	8007e12 <_vfiprintf_r+0x20e>
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cd8:	f10a 0a01 	add.w	sl, sl, #1
 8007cdc:	9304      	str	r3, [sp, #16]
 8007cde:	9307      	str	r3, [sp, #28]
 8007ce0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ce4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ce6:	4654      	mov	r4, sl
 8007ce8:	2205      	movs	r2, #5
 8007cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cee:	4858      	ldr	r0, [pc, #352]	; (8007e50 <_vfiprintf_r+0x24c>)
 8007cf0:	f7f8 fa76 	bl	80001e0 <memchr>
 8007cf4:	9a04      	ldr	r2, [sp, #16]
 8007cf6:	b9d8      	cbnz	r0, 8007d30 <_vfiprintf_r+0x12c>
 8007cf8:	06d1      	lsls	r1, r2, #27
 8007cfa:	bf44      	itt	mi
 8007cfc:	2320      	movmi	r3, #32
 8007cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d02:	0713      	lsls	r3, r2, #28
 8007d04:	bf44      	itt	mi
 8007d06:	232b      	movmi	r3, #43	; 0x2b
 8007d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d10:	2b2a      	cmp	r3, #42	; 0x2a
 8007d12:	d015      	beq.n	8007d40 <_vfiprintf_r+0x13c>
 8007d14:	9a07      	ldr	r2, [sp, #28]
 8007d16:	4654      	mov	r4, sl
 8007d18:	2000      	movs	r0, #0
 8007d1a:	f04f 0c0a 	mov.w	ip, #10
 8007d1e:	4621      	mov	r1, r4
 8007d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d24:	3b30      	subs	r3, #48	; 0x30
 8007d26:	2b09      	cmp	r3, #9
 8007d28:	d94e      	bls.n	8007dc8 <_vfiprintf_r+0x1c4>
 8007d2a:	b1b0      	cbz	r0, 8007d5a <_vfiprintf_r+0x156>
 8007d2c:	9207      	str	r2, [sp, #28]
 8007d2e:	e014      	b.n	8007d5a <_vfiprintf_r+0x156>
 8007d30:	eba0 0308 	sub.w	r3, r0, r8
 8007d34:	fa09 f303 	lsl.w	r3, r9, r3
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	9304      	str	r3, [sp, #16]
 8007d3c:	46a2      	mov	sl, r4
 8007d3e:	e7d2      	b.n	8007ce6 <_vfiprintf_r+0xe2>
 8007d40:	9b03      	ldr	r3, [sp, #12]
 8007d42:	1d19      	adds	r1, r3, #4
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	9103      	str	r1, [sp, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	bfbb      	ittet	lt
 8007d4c:	425b      	neglt	r3, r3
 8007d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d52:	9307      	strge	r3, [sp, #28]
 8007d54:	9307      	strlt	r3, [sp, #28]
 8007d56:	bfb8      	it	lt
 8007d58:	9204      	strlt	r2, [sp, #16]
 8007d5a:	7823      	ldrb	r3, [r4, #0]
 8007d5c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d5e:	d10c      	bne.n	8007d7a <_vfiprintf_r+0x176>
 8007d60:	7863      	ldrb	r3, [r4, #1]
 8007d62:	2b2a      	cmp	r3, #42	; 0x2a
 8007d64:	d135      	bne.n	8007dd2 <_vfiprintf_r+0x1ce>
 8007d66:	9b03      	ldr	r3, [sp, #12]
 8007d68:	1d1a      	adds	r2, r3, #4
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	9203      	str	r2, [sp, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	bfb8      	it	lt
 8007d72:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d76:	3402      	adds	r4, #2
 8007d78:	9305      	str	r3, [sp, #20]
 8007d7a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e60 <_vfiprintf_r+0x25c>
 8007d7e:	7821      	ldrb	r1, [r4, #0]
 8007d80:	2203      	movs	r2, #3
 8007d82:	4650      	mov	r0, sl
 8007d84:	f7f8 fa2c 	bl	80001e0 <memchr>
 8007d88:	b140      	cbz	r0, 8007d9c <_vfiprintf_r+0x198>
 8007d8a:	2340      	movs	r3, #64	; 0x40
 8007d8c:	eba0 000a 	sub.w	r0, r0, sl
 8007d90:	fa03 f000 	lsl.w	r0, r3, r0
 8007d94:	9b04      	ldr	r3, [sp, #16]
 8007d96:	4303      	orrs	r3, r0
 8007d98:	3401      	adds	r4, #1
 8007d9a:	9304      	str	r3, [sp, #16]
 8007d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007da0:	482c      	ldr	r0, [pc, #176]	; (8007e54 <_vfiprintf_r+0x250>)
 8007da2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007da6:	2206      	movs	r2, #6
 8007da8:	f7f8 fa1a 	bl	80001e0 <memchr>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	d03f      	beq.n	8007e30 <_vfiprintf_r+0x22c>
 8007db0:	4b29      	ldr	r3, [pc, #164]	; (8007e58 <_vfiprintf_r+0x254>)
 8007db2:	bb1b      	cbnz	r3, 8007dfc <_vfiprintf_r+0x1f8>
 8007db4:	9b03      	ldr	r3, [sp, #12]
 8007db6:	3307      	adds	r3, #7
 8007db8:	f023 0307 	bic.w	r3, r3, #7
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	9303      	str	r3, [sp, #12]
 8007dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dc2:	443b      	add	r3, r7
 8007dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8007dc6:	e767      	b.n	8007c98 <_vfiprintf_r+0x94>
 8007dc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dcc:	460c      	mov	r4, r1
 8007dce:	2001      	movs	r0, #1
 8007dd0:	e7a5      	b.n	8007d1e <_vfiprintf_r+0x11a>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	3401      	adds	r4, #1
 8007dd6:	9305      	str	r3, [sp, #20]
 8007dd8:	4619      	mov	r1, r3
 8007dda:	f04f 0c0a 	mov.w	ip, #10
 8007dde:	4620      	mov	r0, r4
 8007de0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007de4:	3a30      	subs	r2, #48	; 0x30
 8007de6:	2a09      	cmp	r2, #9
 8007de8:	d903      	bls.n	8007df2 <_vfiprintf_r+0x1ee>
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d0c5      	beq.n	8007d7a <_vfiprintf_r+0x176>
 8007dee:	9105      	str	r1, [sp, #20]
 8007df0:	e7c3      	b.n	8007d7a <_vfiprintf_r+0x176>
 8007df2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007df6:	4604      	mov	r4, r0
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e7f0      	b.n	8007dde <_vfiprintf_r+0x1da>
 8007dfc:	ab03      	add	r3, sp, #12
 8007dfe:	9300      	str	r3, [sp, #0]
 8007e00:	462a      	mov	r2, r5
 8007e02:	4b16      	ldr	r3, [pc, #88]	; (8007e5c <_vfiprintf_r+0x258>)
 8007e04:	a904      	add	r1, sp, #16
 8007e06:	4630      	mov	r0, r6
 8007e08:	f7fd fe22 	bl	8005a50 <_printf_float>
 8007e0c:	4607      	mov	r7, r0
 8007e0e:	1c78      	adds	r0, r7, #1
 8007e10:	d1d6      	bne.n	8007dc0 <_vfiprintf_r+0x1bc>
 8007e12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e14:	07d9      	lsls	r1, r3, #31
 8007e16:	d405      	bmi.n	8007e24 <_vfiprintf_r+0x220>
 8007e18:	89ab      	ldrh	r3, [r5, #12]
 8007e1a:	059a      	lsls	r2, r3, #22
 8007e1c:	d402      	bmi.n	8007e24 <_vfiprintf_r+0x220>
 8007e1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e20:	f000 faaf 	bl	8008382 <__retarget_lock_release_recursive>
 8007e24:	89ab      	ldrh	r3, [r5, #12]
 8007e26:	065b      	lsls	r3, r3, #25
 8007e28:	f53f af12 	bmi.w	8007c50 <_vfiprintf_r+0x4c>
 8007e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e2e:	e711      	b.n	8007c54 <_vfiprintf_r+0x50>
 8007e30:	ab03      	add	r3, sp, #12
 8007e32:	9300      	str	r3, [sp, #0]
 8007e34:	462a      	mov	r2, r5
 8007e36:	4b09      	ldr	r3, [pc, #36]	; (8007e5c <_vfiprintf_r+0x258>)
 8007e38:	a904      	add	r1, sp, #16
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f7fe f8ac 	bl	8005f98 <_printf_i>
 8007e40:	e7e4      	b.n	8007e0c <_vfiprintf_r+0x208>
 8007e42:	bf00      	nop
 8007e44:	08008a24 	.word	0x08008a24
 8007e48:	08008a44 	.word	0x08008a44
 8007e4c:	08008a04 	.word	0x08008a04
 8007e50:	080088ac 	.word	0x080088ac
 8007e54:	080088b6 	.word	0x080088b6
 8007e58:	08005a51 	.word	0x08005a51
 8007e5c:	08007bdf 	.word	0x08007bdf
 8007e60:	080088b2 	.word	0x080088b2

08007e64 <__swbuf_r>:
 8007e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e66:	460e      	mov	r6, r1
 8007e68:	4614      	mov	r4, r2
 8007e6a:	4605      	mov	r5, r0
 8007e6c:	b118      	cbz	r0, 8007e76 <__swbuf_r+0x12>
 8007e6e:	6983      	ldr	r3, [r0, #24]
 8007e70:	b90b      	cbnz	r3, 8007e76 <__swbuf_r+0x12>
 8007e72:	f000 f9e7 	bl	8008244 <__sinit>
 8007e76:	4b21      	ldr	r3, [pc, #132]	; (8007efc <__swbuf_r+0x98>)
 8007e78:	429c      	cmp	r4, r3
 8007e7a:	d12b      	bne.n	8007ed4 <__swbuf_r+0x70>
 8007e7c:	686c      	ldr	r4, [r5, #4]
 8007e7e:	69a3      	ldr	r3, [r4, #24]
 8007e80:	60a3      	str	r3, [r4, #8]
 8007e82:	89a3      	ldrh	r3, [r4, #12]
 8007e84:	071a      	lsls	r2, r3, #28
 8007e86:	d52f      	bpl.n	8007ee8 <__swbuf_r+0x84>
 8007e88:	6923      	ldr	r3, [r4, #16]
 8007e8a:	b36b      	cbz	r3, 8007ee8 <__swbuf_r+0x84>
 8007e8c:	6923      	ldr	r3, [r4, #16]
 8007e8e:	6820      	ldr	r0, [r4, #0]
 8007e90:	1ac0      	subs	r0, r0, r3
 8007e92:	6963      	ldr	r3, [r4, #20]
 8007e94:	b2f6      	uxtb	r6, r6
 8007e96:	4283      	cmp	r3, r0
 8007e98:	4637      	mov	r7, r6
 8007e9a:	dc04      	bgt.n	8007ea6 <__swbuf_r+0x42>
 8007e9c:	4621      	mov	r1, r4
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	f000 f93c 	bl	800811c <_fflush_r>
 8007ea4:	bb30      	cbnz	r0, 8007ef4 <__swbuf_r+0x90>
 8007ea6:	68a3      	ldr	r3, [r4, #8]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	60a3      	str	r3, [r4, #8]
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	1c5a      	adds	r2, r3, #1
 8007eb0:	6022      	str	r2, [r4, #0]
 8007eb2:	701e      	strb	r6, [r3, #0]
 8007eb4:	6963      	ldr	r3, [r4, #20]
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	4283      	cmp	r3, r0
 8007eba:	d004      	beq.n	8007ec6 <__swbuf_r+0x62>
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	07db      	lsls	r3, r3, #31
 8007ec0:	d506      	bpl.n	8007ed0 <__swbuf_r+0x6c>
 8007ec2:	2e0a      	cmp	r6, #10
 8007ec4:	d104      	bne.n	8007ed0 <__swbuf_r+0x6c>
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	4628      	mov	r0, r5
 8007eca:	f000 f927 	bl	800811c <_fflush_r>
 8007ece:	b988      	cbnz	r0, 8007ef4 <__swbuf_r+0x90>
 8007ed0:	4638      	mov	r0, r7
 8007ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ed4:	4b0a      	ldr	r3, [pc, #40]	; (8007f00 <__swbuf_r+0x9c>)
 8007ed6:	429c      	cmp	r4, r3
 8007ed8:	d101      	bne.n	8007ede <__swbuf_r+0x7a>
 8007eda:	68ac      	ldr	r4, [r5, #8]
 8007edc:	e7cf      	b.n	8007e7e <__swbuf_r+0x1a>
 8007ede:	4b09      	ldr	r3, [pc, #36]	; (8007f04 <__swbuf_r+0xa0>)
 8007ee0:	429c      	cmp	r4, r3
 8007ee2:	bf08      	it	eq
 8007ee4:	68ec      	ldreq	r4, [r5, #12]
 8007ee6:	e7ca      	b.n	8007e7e <__swbuf_r+0x1a>
 8007ee8:	4621      	mov	r1, r4
 8007eea:	4628      	mov	r0, r5
 8007eec:	f000 f81a 	bl	8007f24 <__swsetup_r>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d0cb      	beq.n	8007e8c <__swbuf_r+0x28>
 8007ef4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007ef8:	e7ea      	b.n	8007ed0 <__swbuf_r+0x6c>
 8007efa:	bf00      	nop
 8007efc:	08008a24 	.word	0x08008a24
 8007f00:	08008a44 	.word	0x08008a44
 8007f04:	08008a04 	.word	0x08008a04

08007f08 <__ascii_wctomb>:
 8007f08:	b149      	cbz	r1, 8007f1e <__ascii_wctomb+0x16>
 8007f0a:	2aff      	cmp	r2, #255	; 0xff
 8007f0c:	bf85      	ittet	hi
 8007f0e:	238a      	movhi	r3, #138	; 0x8a
 8007f10:	6003      	strhi	r3, [r0, #0]
 8007f12:	700a      	strbls	r2, [r1, #0]
 8007f14:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007f18:	bf98      	it	ls
 8007f1a:	2001      	movls	r0, #1
 8007f1c:	4770      	bx	lr
 8007f1e:	4608      	mov	r0, r1
 8007f20:	4770      	bx	lr
	...

08007f24 <__swsetup_r>:
 8007f24:	4b32      	ldr	r3, [pc, #200]	; (8007ff0 <__swsetup_r+0xcc>)
 8007f26:	b570      	push	{r4, r5, r6, lr}
 8007f28:	681d      	ldr	r5, [r3, #0]
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	b125      	cbz	r5, 8007f3a <__swsetup_r+0x16>
 8007f30:	69ab      	ldr	r3, [r5, #24]
 8007f32:	b913      	cbnz	r3, 8007f3a <__swsetup_r+0x16>
 8007f34:	4628      	mov	r0, r5
 8007f36:	f000 f985 	bl	8008244 <__sinit>
 8007f3a:	4b2e      	ldr	r3, [pc, #184]	; (8007ff4 <__swsetup_r+0xd0>)
 8007f3c:	429c      	cmp	r4, r3
 8007f3e:	d10f      	bne.n	8007f60 <__swsetup_r+0x3c>
 8007f40:	686c      	ldr	r4, [r5, #4]
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f48:	0719      	lsls	r1, r3, #28
 8007f4a:	d42c      	bmi.n	8007fa6 <__swsetup_r+0x82>
 8007f4c:	06dd      	lsls	r5, r3, #27
 8007f4e:	d411      	bmi.n	8007f74 <__swsetup_r+0x50>
 8007f50:	2309      	movs	r3, #9
 8007f52:	6033      	str	r3, [r6, #0]
 8007f54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f58:	81a3      	strh	r3, [r4, #12]
 8007f5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f5e:	e03e      	b.n	8007fde <__swsetup_r+0xba>
 8007f60:	4b25      	ldr	r3, [pc, #148]	; (8007ff8 <__swsetup_r+0xd4>)
 8007f62:	429c      	cmp	r4, r3
 8007f64:	d101      	bne.n	8007f6a <__swsetup_r+0x46>
 8007f66:	68ac      	ldr	r4, [r5, #8]
 8007f68:	e7eb      	b.n	8007f42 <__swsetup_r+0x1e>
 8007f6a:	4b24      	ldr	r3, [pc, #144]	; (8007ffc <__swsetup_r+0xd8>)
 8007f6c:	429c      	cmp	r4, r3
 8007f6e:	bf08      	it	eq
 8007f70:	68ec      	ldreq	r4, [r5, #12]
 8007f72:	e7e6      	b.n	8007f42 <__swsetup_r+0x1e>
 8007f74:	0758      	lsls	r0, r3, #29
 8007f76:	d512      	bpl.n	8007f9e <__swsetup_r+0x7a>
 8007f78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f7a:	b141      	cbz	r1, 8007f8e <__swsetup_r+0x6a>
 8007f7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f80:	4299      	cmp	r1, r3
 8007f82:	d002      	beq.n	8007f8a <__swsetup_r+0x66>
 8007f84:	4630      	mov	r0, r6
 8007f86:	f7ff fb6f 	bl	8007668 <_free_r>
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	6363      	str	r3, [r4, #52]	; 0x34
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f94:	81a3      	strh	r3, [r4, #12]
 8007f96:	2300      	movs	r3, #0
 8007f98:	6063      	str	r3, [r4, #4]
 8007f9a:	6923      	ldr	r3, [r4, #16]
 8007f9c:	6023      	str	r3, [r4, #0]
 8007f9e:	89a3      	ldrh	r3, [r4, #12]
 8007fa0:	f043 0308 	orr.w	r3, r3, #8
 8007fa4:	81a3      	strh	r3, [r4, #12]
 8007fa6:	6923      	ldr	r3, [r4, #16]
 8007fa8:	b94b      	cbnz	r3, 8007fbe <__swsetup_r+0x9a>
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fb4:	d003      	beq.n	8007fbe <__swsetup_r+0x9a>
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	4630      	mov	r0, r6
 8007fba:	f000 fa07 	bl	80083cc <__smakebuf_r>
 8007fbe:	89a0      	ldrh	r0, [r4, #12]
 8007fc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fc4:	f010 0301 	ands.w	r3, r0, #1
 8007fc8:	d00a      	beq.n	8007fe0 <__swsetup_r+0xbc>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	60a3      	str	r3, [r4, #8]
 8007fce:	6963      	ldr	r3, [r4, #20]
 8007fd0:	425b      	negs	r3, r3
 8007fd2:	61a3      	str	r3, [r4, #24]
 8007fd4:	6923      	ldr	r3, [r4, #16]
 8007fd6:	b943      	cbnz	r3, 8007fea <__swsetup_r+0xc6>
 8007fd8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fdc:	d1ba      	bne.n	8007f54 <__swsetup_r+0x30>
 8007fde:	bd70      	pop	{r4, r5, r6, pc}
 8007fe0:	0781      	lsls	r1, r0, #30
 8007fe2:	bf58      	it	pl
 8007fe4:	6963      	ldrpl	r3, [r4, #20]
 8007fe6:	60a3      	str	r3, [r4, #8]
 8007fe8:	e7f4      	b.n	8007fd4 <__swsetup_r+0xb0>
 8007fea:	2000      	movs	r0, #0
 8007fec:	e7f7      	b.n	8007fde <__swsetup_r+0xba>
 8007fee:	bf00      	nop
 8007ff0:	2000000c 	.word	0x2000000c
 8007ff4:	08008a24 	.word	0x08008a24
 8007ff8:	08008a44 	.word	0x08008a44
 8007ffc:	08008a04 	.word	0x08008a04

08008000 <abort>:
 8008000:	b508      	push	{r3, lr}
 8008002:	2006      	movs	r0, #6
 8008004:	f000 fa52 	bl	80084ac <raise>
 8008008:	2001      	movs	r0, #1
 800800a:	f7f9 fa5d 	bl	80014c8 <_exit>
	...

08008010 <__sflush_r>:
 8008010:	898a      	ldrh	r2, [r1, #12]
 8008012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008016:	4605      	mov	r5, r0
 8008018:	0710      	lsls	r0, r2, #28
 800801a:	460c      	mov	r4, r1
 800801c:	d458      	bmi.n	80080d0 <__sflush_r+0xc0>
 800801e:	684b      	ldr	r3, [r1, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	dc05      	bgt.n	8008030 <__sflush_r+0x20>
 8008024:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008026:	2b00      	cmp	r3, #0
 8008028:	dc02      	bgt.n	8008030 <__sflush_r+0x20>
 800802a:	2000      	movs	r0, #0
 800802c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008032:	2e00      	cmp	r6, #0
 8008034:	d0f9      	beq.n	800802a <__sflush_r+0x1a>
 8008036:	2300      	movs	r3, #0
 8008038:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800803c:	682f      	ldr	r7, [r5, #0]
 800803e:	602b      	str	r3, [r5, #0]
 8008040:	d032      	beq.n	80080a8 <__sflush_r+0x98>
 8008042:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008044:	89a3      	ldrh	r3, [r4, #12]
 8008046:	075a      	lsls	r2, r3, #29
 8008048:	d505      	bpl.n	8008056 <__sflush_r+0x46>
 800804a:	6863      	ldr	r3, [r4, #4]
 800804c:	1ac0      	subs	r0, r0, r3
 800804e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008050:	b10b      	cbz	r3, 8008056 <__sflush_r+0x46>
 8008052:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008054:	1ac0      	subs	r0, r0, r3
 8008056:	2300      	movs	r3, #0
 8008058:	4602      	mov	r2, r0
 800805a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800805c:	6a21      	ldr	r1, [r4, #32]
 800805e:	4628      	mov	r0, r5
 8008060:	47b0      	blx	r6
 8008062:	1c43      	adds	r3, r0, #1
 8008064:	89a3      	ldrh	r3, [r4, #12]
 8008066:	d106      	bne.n	8008076 <__sflush_r+0x66>
 8008068:	6829      	ldr	r1, [r5, #0]
 800806a:	291d      	cmp	r1, #29
 800806c:	d82c      	bhi.n	80080c8 <__sflush_r+0xb8>
 800806e:	4a2a      	ldr	r2, [pc, #168]	; (8008118 <__sflush_r+0x108>)
 8008070:	40ca      	lsrs	r2, r1
 8008072:	07d6      	lsls	r6, r2, #31
 8008074:	d528      	bpl.n	80080c8 <__sflush_r+0xb8>
 8008076:	2200      	movs	r2, #0
 8008078:	6062      	str	r2, [r4, #4]
 800807a:	04d9      	lsls	r1, r3, #19
 800807c:	6922      	ldr	r2, [r4, #16]
 800807e:	6022      	str	r2, [r4, #0]
 8008080:	d504      	bpl.n	800808c <__sflush_r+0x7c>
 8008082:	1c42      	adds	r2, r0, #1
 8008084:	d101      	bne.n	800808a <__sflush_r+0x7a>
 8008086:	682b      	ldr	r3, [r5, #0]
 8008088:	b903      	cbnz	r3, 800808c <__sflush_r+0x7c>
 800808a:	6560      	str	r0, [r4, #84]	; 0x54
 800808c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800808e:	602f      	str	r7, [r5, #0]
 8008090:	2900      	cmp	r1, #0
 8008092:	d0ca      	beq.n	800802a <__sflush_r+0x1a>
 8008094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008098:	4299      	cmp	r1, r3
 800809a:	d002      	beq.n	80080a2 <__sflush_r+0x92>
 800809c:	4628      	mov	r0, r5
 800809e:	f7ff fae3 	bl	8007668 <_free_r>
 80080a2:	2000      	movs	r0, #0
 80080a4:	6360      	str	r0, [r4, #52]	; 0x34
 80080a6:	e7c1      	b.n	800802c <__sflush_r+0x1c>
 80080a8:	6a21      	ldr	r1, [r4, #32]
 80080aa:	2301      	movs	r3, #1
 80080ac:	4628      	mov	r0, r5
 80080ae:	47b0      	blx	r6
 80080b0:	1c41      	adds	r1, r0, #1
 80080b2:	d1c7      	bne.n	8008044 <__sflush_r+0x34>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d0c4      	beq.n	8008044 <__sflush_r+0x34>
 80080ba:	2b1d      	cmp	r3, #29
 80080bc:	d001      	beq.n	80080c2 <__sflush_r+0xb2>
 80080be:	2b16      	cmp	r3, #22
 80080c0:	d101      	bne.n	80080c6 <__sflush_r+0xb6>
 80080c2:	602f      	str	r7, [r5, #0]
 80080c4:	e7b1      	b.n	800802a <__sflush_r+0x1a>
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080cc:	81a3      	strh	r3, [r4, #12]
 80080ce:	e7ad      	b.n	800802c <__sflush_r+0x1c>
 80080d0:	690f      	ldr	r7, [r1, #16]
 80080d2:	2f00      	cmp	r7, #0
 80080d4:	d0a9      	beq.n	800802a <__sflush_r+0x1a>
 80080d6:	0793      	lsls	r3, r2, #30
 80080d8:	680e      	ldr	r6, [r1, #0]
 80080da:	bf08      	it	eq
 80080dc:	694b      	ldreq	r3, [r1, #20]
 80080de:	600f      	str	r7, [r1, #0]
 80080e0:	bf18      	it	ne
 80080e2:	2300      	movne	r3, #0
 80080e4:	eba6 0807 	sub.w	r8, r6, r7
 80080e8:	608b      	str	r3, [r1, #8]
 80080ea:	f1b8 0f00 	cmp.w	r8, #0
 80080ee:	dd9c      	ble.n	800802a <__sflush_r+0x1a>
 80080f0:	6a21      	ldr	r1, [r4, #32]
 80080f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080f4:	4643      	mov	r3, r8
 80080f6:	463a      	mov	r2, r7
 80080f8:	4628      	mov	r0, r5
 80080fa:	47b0      	blx	r6
 80080fc:	2800      	cmp	r0, #0
 80080fe:	dc06      	bgt.n	800810e <__sflush_r+0xfe>
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800810c:	e78e      	b.n	800802c <__sflush_r+0x1c>
 800810e:	4407      	add	r7, r0
 8008110:	eba8 0800 	sub.w	r8, r8, r0
 8008114:	e7e9      	b.n	80080ea <__sflush_r+0xda>
 8008116:	bf00      	nop
 8008118:	20400001 	.word	0x20400001

0800811c <_fflush_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	690b      	ldr	r3, [r1, #16]
 8008120:	4605      	mov	r5, r0
 8008122:	460c      	mov	r4, r1
 8008124:	b913      	cbnz	r3, 800812c <_fflush_r+0x10>
 8008126:	2500      	movs	r5, #0
 8008128:	4628      	mov	r0, r5
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	b118      	cbz	r0, 8008136 <_fflush_r+0x1a>
 800812e:	6983      	ldr	r3, [r0, #24]
 8008130:	b90b      	cbnz	r3, 8008136 <_fflush_r+0x1a>
 8008132:	f000 f887 	bl	8008244 <__sinit>
 8008136:	4b14      	ldr	r3, [pc, #80]	; (8008188 <_fflush_r+0x6c>)
 8008138:	429c      	cmp	r4, r3
 800813a:	d11b      	bne.n	8008174 <_fflush_r+0x58>
 800813c:	686c      	ldr	r4, [r5, #4]
 800813e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0ef      	beq.n	8008126 <_fflush_r+0xa>
 8008146:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008148:	07d0      	lsls	r0, r2, #31
 800814a:	d404      	bmi.n	8008156 <_fflush_r+0x3a>
 800814c:	0599      	lsls	r1, r3, #22
 800814e:	d402      	bmi.n	8008156 <_fflush_r+0x3a>
 8008150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008152:	f000 f915 	bl	8008380 <__retarget_lock_acquire_recursive>
 8008156:	4628      	mov	r0, r5
 8008158:	4621      	mov	r1, r4
 800815a:	f7ff ff59 	bl	8008010 <__sflush_r>
 800815e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008160:	07da      	lsls	r2, r3, #31
 8008162:	4605      	mov	r5, r0
 8008164:	d4e0      	bmi.n	8008128 <_fflush_r+0xc>
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	059b      	lsls	r3, r3, #22
 800816a:	d4dd      	bmi.n	8008128 <_fflush_r+0xc>
 800816c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816e:	f000 f908 	bl	8008382 <__retarget_lock_release_recursive>
 8008172:	e7d9      	b.n	8008128 <_fflush_r+0xc>
 8008174:	4b05      	ldr	r3, [pc, #20]	; (800818c <_fflush_r+0x70>)
 8008176:	429c      	cmp	r4, r3
 8008178:	d101      	bne.n	800817e <_fflush_r+0x62>
 800817a:	68ac      	ldr	r4, [r5, #8]
 800817c:	e7df      	b.n	800813e <_fflush_r+0x22>
 800817e:	4b04      	ldr	r3, [pc, #16]	; (8008190 <_fflush_r+0x74>)
 8008180:	429c      	cmp	r4, r3
 8008182:	bf08      	it	eq
 8008184:	68ec      	ldreq	r4, [r5, #12]
 8008186:	e7da      	b.n	800813e <_fflush_r+0x22>
 8008188:	08008a24 	.word	0x08008a24
 800818c:	08008a44 	.word	0x08008a44
 8008190:	08008a04 	.word	0x08008a04

08008194 <std>:
 8008194:	2300      	movs	r3, #0
 8008196:	b510      	push	{r4, lr}
 8008198:	4604      	mov	r4, r0
 800819a:	e9c0 3300 	strd	r3, r3, [r0]
 800819e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081a2:	6083      	str	r3, [r0, #8]
 80081a4:	8181      	strh	r1, [r0, #12]
 80081a6:	6643      	str	r3, [r0, #100]	; 0x64
 80081a8:	81c2      	strh	r2, [r0, #14]
 80081aa:	6183      	str	r3, [r0, #24]
 80081ac:	4619      	mov	r1, r3
 80081ae:	2208      	movs	r2, #8
 80081b0:	305c      	adds	r0, #92	; 0x5c
 80081b2:	f7fd fba5 	bl	8005900 <memset>
 80081b6:	4b05      	ldr	r3, [pc, #20]	; (80081cc <std+0x38>)
 80081b8:	6263      	str	r3, [r4, #36]	; 0x24
 80081ba:	4b05      	ldr	r3, [pc, #20]	; (80081d0 <std+0x3c>)
 80081bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80081be:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <std+0x40>)
 80081c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081c2:	4b05      	ldr	r3, [pc, #20]	; (80081d8 <std+0x44>)
 80081c4:	6224      	str	r4, [r4, #32]
 80081c6:	6323      	str	r3, [r4, #48]	; 0x30
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	bf00      	nop
 80081cc:	080084e5 	.word	0x080084e5
 80081d0:	08008507 	.word	0x08008507
 80081d4:	0800853f 	.word	0x0800853f
 80081d8:	08008563 	.word	0x08008563

080081dc <_cleanup_r>:
 80081dc:	4901      	ldr	r1, [pc, #4]	; (80081e4 <_cleanup_r+0x8>)
 80081de:	f000 b8af 	b.w	8008340 <_fwalk_reent>
 80081e2:	bf00      	nop
 80081e4:	0800811d 	.word	0x0800811d

080081e8 <__sfmoreglue>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	1e4a      	subs	r2, r1, #1
 80081ec:	2568      	movs	r5, #104	; 0x68
 80081ee:	4355      	muls	r5, r2
 80081f0:	460e      	mov	r6, r1
 80081f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081f6:	f7ff fa87 	bl	8007708 <_malloc_r>
 80081fa:	4604      	mov	r4, r0
 80081fc:	b140      	cbz	r0, 8008210 <__sfmoreglue+0x28>
 80081fe:	2100      	movs	r1, #0
 8008200:	e9c0 1600 	strd	r1, r6, [r0]
 8008204:	300c      	adds	r0, #12
 8008206:	60a0      	str	r0, [r4, #8]
 8008208:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800820c:	f7fd fb78 	bl	8005900 <memset>
 8008210:	4620      	mov	r0, r4
 8008212:	bd70      	pop	{r4, r5, r6, pc}

08008214 <__sfp_lock_acquire>:
 8008214:	4801      	ldr	r0, [pc, #4]	; (800821c <__sfp_lock_acquire+0x8>)
 8008216:	f000 b8b3 	b.w	8008380 <__retarget_lock_acquire_recursive>
 800821a:	bf00      	nop
 800821c:	200006d4 	.word	0x200006d4

08008220 <__sfp_lock_release>:
 8008220:	4801      	ldr	r0, [pc, #4]	; (8008228 <__sfp_lock_release+0x8>)
 8008222:	f000 b8ae 	b.w	8008382 <__retarget_lock_release_recursive>
 8008226:	bf00      	nop
 8008228:	200006d4 	.word	0x200006d4

0800822c <__sinit_lock_acquire>:
 800822c:	4801      	ldr	r0, [pc, #4]	; (8008234 <__sinit_lock_acquire+0x8>)
 800822e:	f000 b8a7 	b.w	8008380 <__retarget_lock_acquire_recursive>
 8008232:	bf00      	nop
 8008234:	200006cf 	.word	0x200006cf

08008238 <__sinit_lock_release>:
 8008238:	4801      	ldr	r0, [pc, #4]	; (8008240 <__sinit_lock_release+0x8>)
 800823a:	f000 b8a2 	b.w	8008382 <__retarget_lock_release_recursive>
 800823e:	bf00      	nop
 8008240:	200006cf 	.word	0x200006cf

08008244 <__sinit>:
 8008244:	b510      	push	{r4, lr}
 8008246:	4604      	mov	r4, r0
 8008248:	f7ff fff0 	bl	800822c <__sinit_lock_acquire>
 800824c:	69a3      	ldr	r3, [r4, #24]
 800824e:	b11b      	cbz	r3, 8008258 <__sinit+0x14>
 8008250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008254:	f7ff bff0 	b.w	8008238 <__sinit_lock_release>
 8008258:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800825c:	6523      	str	r3, [r4, #80]	; 0x50
 800825e:	4b13      	ldr	r3, [pc, #76]	; (80082ac <__sinit+0x68>)
 8008260:	4a13      	ldr	r2, [pc, #76]	; (80082b0 <__sinit+0x6c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	62a2      	str	r2, [r4, #40]	; 0x28
 8008266:	42a3      	cmp	r3, r4
 8008268:	bf04      	itt	eq
 800826a:	2301      	moveq	r3, #1
 800826c:	61a3      	streq	r3, [r4, #24]
 800826e:	4620      	mov	r0, r4
 8008270:	f000 f820 	bl	80082b4 <__sfp>
 8008274:	6060      	str	r0, [r4, #4]
 8008276:	4620      	mov	r0, r4
 8008278:	f000 f81c 	bl	80082b4 <__sfp>
 800827c:	60a0      	str	r0, [r4, #8]
 800827e:	4620      	mov	r0, r4
 8008280:	f000 f818 	bl	80082b4 <__sfp>
 8008284:	2200      	movs	r2, #0
 8008286:	60e0      	str	r0, [r4, #12]
 8008288:	2104      	movs	r1, #4
 800828a:	6860      	ldr	r0, [r4, #4]
 800828c:	f7ff ff82 	bl	8008194 <std>
 8008290:	68a0      	ldr	r0, [r4, #8]
 8008292:	2201      	movs	r2, #1
 8008294:	2109      	movs	r1, #9
 8008296:	f7ff ff7d 	bl	8008194 <std>
 800829a:	68e0      	ldr	r0, [r4, #12]
 800829c:	2202      	movs	r2, #2
 800829e:	2112      	movs	r1, #18
 80082a0:	f7ff ff78 	bl	8008194 <std>
 80082a4:	2301      	movs	r3, #1
 80082a6:	61a3      	str	r3, [r4, #24]
 80082a8:	e7d2      	b.n	8008250 <__sinit+0xc>
 80082aa:	bf00      	nop
 80082ac:	08008680 	.word	0x08008680
 80082b0:	080081dd 	.word	0x080081dd

080082b4 <__sfp>:
 80082b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b6:	4607      	mov	r7, r0
 80082b8:	f7ff ffac 	bl	8008214 <__sfp_lock_acquire>
 80082bc:	4b1e      	ldr	r3, [pc, #120]	; (8008338 <__sfp+0x84>)
 80082be:	681e      	ldr	r6, [r3, #0]
 80082c0:	69b3      	ldr	r3, [r6, #24]
 80082c2:	b913      	cbnz	r3, 80082ca <__sfp+0x16>
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7ff ffbd 	bl	8008244 <__sinit>
 80082ca:	3648      	adds	r6, #72	; 0x48
 80082cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082d0:	3b01      	subs	r3, #1
 80082d2:	d503      	bpl.n	80082dc <__sfp+0x28>
 80082d4:	6833      	ldr	r3, [r6, #0]
 80082d6:	b30b      	cbz	r3, 800831c <__sfp+0x68>
 80082d8:	6836      	ldr	r6, [r6, #0]
 80082da:	e7f7      	b.n	80082cc <__sfp+0x18>
 80082dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082e0:	b9d5      	cbnz	r5, 8008318 <__sfp+0x64>
 80082e2:	4b16      	ldr	r3, [pc, #88]	; (800833c <__sfp+0x88>)
 80082e4:	60e3      	str	r3, [r4, #12]
 80082e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082ea:	6665      	str	r5, [r4, #100]	; 0x64
 80082ec:	f000 f847 	bl	800837e <__retarget_lock_init_recursive>
 80082f0:	f7ff ff96 	bl	8008220 <__sfp_lock_release>
 80082f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80082f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80082fc:	6025      	str	r5, [r4, #0]
 80082fe:	61a5      	str	r5, [r4, #24]
 8008300:	2208      	movs	r2, #8
 8008302:	4629      	mov	r1, r5
 8008304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008308:	f7fd fafa 	bl	8005900 <memset>
 800830c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008314:	4620      	mov	r0, r4
 8008316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008318:	3468      	adds	r4, #104	; 0x68
 800831a:	e7d9      	b.n	80082d0 <__sfp+0x1c>
 800831c:	2104      	movs	r1, #4
 800831e:	4638      	mov	r0, r7
 8008320:	f7ff ff62 	bl	80081e8 <__sfmoreglue>
 8008324:	4604      	mov	r4, r0
 8008326:	6030      	str	r0, [r6, #0]
 8008328:	2800      	cmp	r0, #0
 800832a:	d1d5      	bne.n	80082d8 <__sfp+0x24>
 800832c:	f7ff ff78 	bl	8008220 <__sfp_lock_release>
 8008330:	230c      	movs	r3, #12
 8008332:	603b      	str	r3, [r7, #0]
 8008334:	e7ee      	b.n	8008314 <__sfp+0x60>
 8008336:	bf00      	nop
 8008338:	08008680 	.word	0x08008680
 800833c:	ffff0001 	.word	0xffff0001

08008340 <_fwalk_reent>:
 8008340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008344:	4606      	mov	r6, r0
 8008346:	4688      	mov	r8, r1
 8008348:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800834c:	2700      	movs	r7, #0
 800834e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008352:	f1b9 0901 	subs.w	r9, r9, #1
 8008356:	d505      	bpl.n	8008364 <_fwalk_reent+0x24>
 8008358:	6824      	ldr	r4, [r4, #0]
 800835a:	2c00      	cmp	r4, #0
 800835c:	d1f7      	bne.n	800834e <_fwalk_reent+0xe>
 800835e:	4638      	mov	r0, r7
 8008360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008364:	89ab      	ldrh	r3, [r5, #12]
 8008366:	2b01      	cmp	r3, #1
 8008368:	d907      	bls.n	800837a <_fwalk_reent+0x3a>
 800836a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800836e:	3301      	adds	r3, #1
 8008370:	d003      	beq.n	800837a <_fwalk_reent+0x3a>
 8008372:	4629      	mov	r1, r5
 8008374:	4630      	mov	r0, r6
 8008376:	47c0      	blx	r8
 8008378:	4307      	orrs	r7, r0
 800837a:	3568      	adds	r5, #104	; 0x68
 800837c:	e7e9      	b.n	8008352 <_fwalk_reent+0x12>

0800837e <__retarget_lock_init_recursive>:
 800837e:	4770      	bx	lr

08008380 <__retarget_lock_acquire_recursive>:
 8008380:	4770      	bx	lr

08008382 <__retarget_lock_release_recursive>:
 8008382:	4770      	bx	lr

08008384 <__swhatbuf_r>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	460e      	mov	r6, r1
 8008388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838c:	2900      	cmp	r1, #0
 800838e:	b096      	sub	sp, #88	; 0x58
 8008390:	4614      	mov	r4, r2
 8008392:	461d      	mov	r5, r3
 8008394:	da07      	bge.n	80083a6 <__swhatbuf_r+0x22>
 8008396:	2300      	movs	r3, #0
 8008398:	602b      	str	r3, [r5, #0]
 800839a:	89b3      	ldrh	r3, [r6, #12]
 800839c:	061a      	lsls	r2, r3, #24
 800839e:	d410      	bmi.n	80083c2 <__swhatbuf_r+0x3e>
 80083a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083a4:	e00e      	b.n	80083c4 <__swhatbuf_r+0x40>
 80083a6:	466a      	mov	r2, sp
 80083a8:	f000 f902 	bl	80085b0 <_fstat_r>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	dbf2      	blt.n	8008396 <__swhatbuf_r+0x12>
 80083b0:	9a01      	ldr	r2, [sp, #4]
 80083b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083ba:	425a      	negs	r2, r3
 80083bc:	415a      	adcs	r2, r3
 80083be:	602a      	str	r2, [r5, #0]
 80083c0:	e7ee      	b.n	80083a0 <__swhatbuf_r+0x1c>
 80083c2:	2340      	movs	r3, #64	; 0x40
 80083c4:	2000      	movs	r0, #0
 80083c6:	6023      	str	r3, [r4, #0]
 80083c8:	b016      	add	sp, #88	; 0x58
 80083ca:	bd70      	pop	{r4, r5, r6, pc}

080083cc <__smakebuf_r>:
 80083cc:	898b      	ldrh	r3, [r1, #12]
 80083ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083d0:	079d      	lsls	r5, r3, #30
 80083d2:	4606      	mov	r6, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	d507      	bpl.n	80083e8 <__smakebuf_r+0x1c>
 80083d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083dc:	6023      	str	r3, [r4, #0]
 80083de:	6123      	str	r3, [r4, #16]
 80083e0:	2301      	movs	r3, #1
 80083e2:	6163      	str	r3, [r4, #20]
 80083e4:	b002      	add	sp, #8
 80083e6:	bd70      	pop	{r4, r5, r6, pc}
 80083e8:	ab01      	add	r3, sp, #4
 80083ea:	466a      	mov	r2, sp
 80083ec:	f7ff ffca 	bl	8008384 <__swhatbuf_r>
 80083f0:	9900      	ldr	r1, [sp, #0]
 80083f2:	4605      	mov	r5, r0
 80083f4:	4630      	mov	r0, r6
 80083f6:	f7ff f987 	bl	8007708 <_malloc_r>
 80083fa:	b948      	cbnz	r0, 8008410 <__smakebuf_r+0x44>
 80083fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008400:	059a      	lsls	r2, r3, #22
 8008402:	d4ef      	bmi.n	80083e4 <__smakebuf_r+0x18>
 8008404:	f023 0303 	bic.w	r3, r3, #3
 8008408:	f043 0302 	orr.w	r3, r3, #2
 800840c:	81a3      	strh	r3, [r4, #12]
 800840e:	e7e3      	b.n	80083d8 <__smakebuf_r+0xc>
 8008410:	4b0d      	ldr	r3, [pc, #52]	; (8008448 <__smakebuf_r+0x7c>)
 8008412:	62b3      	str	r3, [r6, #40]	; 0x28
 8008414:	89a3      	ldrh	r3, [r4, #12]
 8008416:	6020      	str	r0, [r4, #0]
 8008418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800841c:	81a3      	strh	r3, [r4, #12]
 800841e:	9b00      	ldr	r3, [sp, #0]
 8008420:	6163      	str	r3, [r4, #20]
 8008422:	9b01      	ldr	r3, [sp, #4]
 8008424:	6120      	str	r0, [r4, #16]
 8008426:	b15b      	cbz	r3, 8008440 <__smakebuf_r+0x74>
 8008428:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800842c:	4630      	mov	r0, r6
 800842e:	f000 f8d1 	bl	80085d4 <_isatty_r>
 8008432:	b128      	cbz	r0, 8008440 <__smakebuf_r+0x74>
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	f023 0303 	bic.w	r3, r3, #3
 800843a:	f043 0301 	orr.w	r3, r3, #1
 800843e:	81a3      	strh	r3, [r4, #12]
 8008440:	89a0      	ldrh	r0, [r4, #12]
 8008442:	4305      	orrs	r5, r0
 8008444:	81a5      	strh	r5, [r4, #12]
 8008446:	e7cd      	b.n	80083e4 <__smakebuf_r+0x18>
 8008448:	080081dd 	.word	0x080081dd

0800844c <_malloc_usable_size_r>:
 800844c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008450:	1f18      	subs	r0, r3, #4
 8008452:	2b00      	cmp	r3, #0
 8008454:	bfbc      	itt	lt
 8008456:	580b      	ldrlt	r3, [r1, r0]
 8008458:	18c0      	addlt	r0, r0, r3
 800845a:	4770      	bx	lr

0800845c <_raise_r>:
 800845c:	291f      	cmp	r1, #31
 800845e:	b538      	push	{r3, r4, r5, lr}
 8008460:	4604      	mov	r4, r0
 8008462:	460d      	mov	r5, r1
 8008464:	d904      	bls.n	8008470 <_raise_r+0x14>
 8008466:	2316      	movs	r3, #22
 8008468:	6003      	str	r3, [r0, #0]
 800846a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800846e:	bd38      	pop	{r3, r4, r5, pc}
 8008470:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008472:	b112      	cbz	r2, 800847a <_raise_r+0x1e>
 8008474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008478:	b94b      	cbnz	r3, 800848e <_raise_r+0x32>
 800847a:	4620      	mov	r0, r4
 800847c:	f000 f830 	bl	80084e0 <_getpid_r>
 8008480:	462a      	mov	r2, r5
 8008482:	4601      	mov	r1, r0
 8008484:	4620      	mov	r0, r4
 8008486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800848a:	f000 b817 	b.w	80084bc <_kill_r>
 800848e:	2b01      	cmp	r3, #1
 8008490:	d00a      	beq.n	80084a8 <_raise_r+0x4c>
 8008492:	1c59      	adds	r1, r3, #1
 8008494:	d103      	bne.n	800849e <_raise_r+0x42>
 8008496:	2316      	movs	r3, #22
 8008498:	6003      	str	r3, [r0, #0]
 800849a:	2001      	movs	r0, #1
 800849c:	e7e7      	b.n	800846e <_raise_r+0x12>
 800849e:	2400      	movs	r4, #0
 80084a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084a4:	4628      	mov	r0, r5
 80084a6:	4798      	blx	r3
 80084a8:	2000      	movs	r0, #0
 80084aa:	e7e0      	b.n	800846e <_raise_r+0x12>

080084ac <raise>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	; (80084b8 <raise+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f7ff bfd3 	b.w	800845c <_raise_r>
 80084b6:	bf00      	nop
 80084b8:	2000000c 	.word	0x2000000c

080084bc <_kill_r>:
 80084bc:	b538      	push	{r3, r4, r5, lr}
 80084be:	4d07      	ldr	r5, [pc, #28]	; (80084dc <_kill_r+0x20>)
 80084c0:	2300      	movs	r3, #0
 80084c2:	4604      	mov	r4, r0
 80084c4:	4608      	mov	r0, r1
 80084c6:	4611      	mov	r1, r2
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	f7f8 ffed 	bl	80014a8 <_kill>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	d102      	bne.n	80084d8 <_kill_r+0x1c>
 80084d2:	682b      	ldr	r3, [r5, #0]
 80084d4:	b103      	cbz	r3, 80084d8 <_kill_r+0x1c>
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	bd38      	pop	{r3, r4, r5, pc}
 80084da:	bf00      	nop
 80084dc:	200006c8 	.word	0x200006c8

080084e0 <_getpid_r>:
 80084e0:	f7f8 bfda 	b.w	8001498 <_getpid>

080084e4 <__sread>:
 80084e4:	b510      	push	{r4, lr}
 80084e6:	460c      	mov	r4, r1
 80084e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ec:	f000 f894 	bl	8008618 <_read_r>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	bfab      	itete	ge
 80084f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80084f6:	89a3      	ldrhlt	r3, [r4, #12]
 80084f8:	181b      	addge	r3, r3, r0
 80084fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80084fe:	bfac      	ite	ge
 8008500:	6563      	strge	r3, [r4, #84]	; 0x54
 8008502:	81a3      	strhlt	r3, [r4, #12]
 8008504:	bd10      	pop	{r4, pc}

08008506 <__swrite>:
 8008506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850a:	461f      	mov	r7, r3
 800850c:	898b      	ldrh	r3, [r1, #12]
 800850e:	05db      	lsls	r3, r3, #23
 8008510:	4605      	mov	r5, r0
 8008512:	460c      	mov	r4, r1
 8008514:	4616      	mov	r6, r2
 8008516:	d505      	bpl.n	8008524 <__swrite+0x1e>
 8008518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800851c:	2302      	movs	r3, #2
 800851e:	2200      	movs	r2, #0
 8008520:	f000 f868 	bl	80085f4 <_lseek_r>
 8008524:	89a3      	ldrh	r3, [r4, #12]
 8008526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800852a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800852e:	81a3      	strh	r3, [r4, #12]
 8008530:	4632      	mov	r2, r6
 8008532:	463b      	mov	r3, r7
 8008534:	4628      	mov	r0, r5
 8008536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800853a:	f000 b817 	b.w	800856c <_write_r>

0800853e <__sseek>:
 800853e:	b510      	push	{r4, lr}
 8008540:	460c      	mov	r4, r1
 8008542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008546:	f000 f855 	bl	80085f4 <_lseek_r>
 800854a:	1c43      	adds	r3, r0, #1
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	bf15      	itete	ne
 8008550:	6560      	strne	r0, [r4, #84]	; 0x54
 8008552:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008556:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800855a:	81a3      	strheq	r3, [r4, #12]
 800855c:	bf18      	it	ne
 800855e:	81a3      	strhne	r3, [r4, #12]
 8008560:	bd10      	pop	{r4, pc}

08008562 <__sclose>:
 8008562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008566:	f000 b813 	b.w	8008590 <_close_r>
	...

0800856c <_write_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4d07      	ldr	r5, [pc, #28]	; (800858c <_write_r+0x20>)
 8008570:	4604      	mov	r4, r0
 8008572:	4608      	mov	r0, r1
 8008574:	4611      	mov	r1, r2
 8008576:	2200      	movs	r2, #0
 8008578:	602a      	str	r2, [r5, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	f7f8 ffcb 	bl	8001516 <_write>
 8008580:	1c43      	adds	r3, r0, #1
 8008582:	d102      	bne.n	800858a <_write_r+0x1e>
 8008584:	682b      	ldr	r3, [r5, #0]
 8008586:	b103      	cbz	r3, 800858a <_write_r+0x1e>
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	bd38      	pop	{r3, r4, r5, pc}
 800858c:	200006c8 	.word	0x200006c8

08008590 <_close_r>:
 8008590:	b538      	push	{r3, r4, r5, lr}
 8008592:	4d06      	ldr	r5, [pc, #24]	; (80085ac <_close_r+0x1c>)
 8008594:	2300      	movs	r3, #0
 8008596:	4604      	mov	r4, r0
 8008598:	4608      	mov	r0, r1
 800859a:	602b      	str	r3, [r5, #0]
 800859c:	f7f8 ffd7 	bl	800154e <_close>
 80085a0:	1c43      	adds	r3, r0, #1
 80085a2:	d102      	bne.n	80085aa <_close_r+0x1a>
 80085a4:	682b      	ldr	r3, [r5, #0]
 80085a6:	b103      	cbz	r3, 80085aa <_close_r+0x1a>
 80085a8:	6023      	str	r3, [r4, #0]
 80085aa:	bd38      	pop	{r3, r4, r5, pc}
 80085ac:	200006c8 	.word	0x200006c8

080085b0 <_fstat_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4d07      	ldr	r5, [pc, #28]	; (80085d0 <_fstat_r+0x20>)
 80085b4:	2300      	movs	r3, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	4611      	mov	r1, r2
 80085bc:	602b      	str	r3, [r5, #0]
 80085be:	f7f8 ffd2 	bl	8001566 <_fstat>
 80085c2:	1c43      	adds	r3, r0, #1
 80085c4:	d102      	bne.n	80085cc <_fstat_r+0x1c>
 80085c6:	682b      	ldr	r3, [r5, #0]
 80085c8:	b103      	cbz	r3, 80085cc <_fstat_r+0x1c>
 80085ca:	6023      	str	r3, [r4, #0]
 80085cc:	bd38      	pop	{r3, r4, r5, pc}
 80085ce:	bf00      	nop
 80085d0:	200006c8 	.word	0x200006c8

080085d4 <_isatty_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4d06      	ldr	r5, [pc, #24]	; (80085f0 <_isatty_r+0x1c>)
 80085d8:	2300      	movs	r3, #0
 80085da:	4604      	mov	r4, r0
 80085dc:	4608      	mov	r0, r1
 80085de:	602b      	str	r3, [r5, #0]
 80085e0:	f7f8 ffd1 	bl	8001586 <_isatty>
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	d102      	bne.n	80085ee <_isatty_r+0x1a>
 80085e8:	682b      	ldr	r3, [r5, #0]
 80085ea:	b103      	cbz	r3, 80085ee <_isatty_r+0x1a>
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	bd38      	pop	{r3, r4, r5, pc}
 80085f0:	200006c8 	.word	0x200006c8

080085f4 <_lseek_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d07      	ldr	r5, [pc, #28]	; (8008614 <_lseek_r+0x20>)
 80085f8:	4604      	mov	r4, r0
 80085fa:	4608      	mov	r0, r1
 80085fc:	4611      	mov	r1, r2
 80085fe:	2200      	movs	r2, #0
 8008600:	602a      	str	r2, [r5, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	f7f8 ffca 	bl	800159c <_lseek>
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	d102      	bne.n	8008612 <_lseek_r+0x1e>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	b103      	cbz	r3, 8008612 <_lseek_r+0x1e>
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	200006c8 	.word	0x200006c8

08008618 <_read_r>:
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	4d07      	ldr	r5, [pc, #28]	; (8008638 <_read_r+0x20>)
 800861c:	4604      	mov	r4, r0
 800861e:	4608      	mov	r0, r1
 8008620:	4611      	mov	r1, r2
 8008622:	2200      	movs	r2, #0
 8008624:	602a      	str	r2, [r5, #0]
 8008626:	461a      	mov	r2, r3
 8008628:	f7f8 ff58 	bl	80014dc <_read>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_read_r+0x1e>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	b103      	cbz	r3, 8008636 <_read_r+0x1e>
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	200006c8 	.word	0x200006c8

0800863c <_init>:
 800863c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800863e:	bf00      	nop
 8008640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008642:	bc08      	pop	{r3}
 8008644:	469e      	mov	lr, r3
 8008646:	4770      	bx	lr

08008648 <_fini>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	bf00      	nop
 800864c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864e:	bc08      	pop	{r3}
 8008650:	469e      	mov	lr, r3
 8008652:	4770      	bx	lr
