# 32-bit-IEEE-754-Floating-Point-Adder
A 32-bit floating point adder in IEEE-754 format implemented by verilog

3 test bench files are also included for verification. The .hex file is needed for using the first test bench.
