

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:25:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.229|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8113|  8113|  8113|  8113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  8112|  8112|         8|          -|          -|  1014|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |     5|     5|         3|          1|          1|     4|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.82>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 8 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_2, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ 0, %0 ], [ %select_ln13_3, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 10 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_2, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten25, -10" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten25, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 14 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Col_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 18 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten7, -87" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln29_1 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 20 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln29_2 to i13" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 22 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %select_ln29_2 to i11" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 23 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%select_ln29_3 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 25 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 26 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 28 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln29_1, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 31 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 32 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 33 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %and_ln29, i5 %shl_ln26_mid1, i5 %select_ln29_3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 34 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln13_2 = select i1 %and_ln29, i4 %r, i4 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 35 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln13_2 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 36 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.49ns)   --->   "%mul_ln203 = mul i8 %zext_ln203, 13" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 37 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 39 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 41 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 42 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln20_1, %Pool_Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln20_1, %Pool_Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 44 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ 0, %Col_Loop_begin ], [ %select_ln29, %Pool_Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 46 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp eq i3 %indvar_flatten, -4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 47 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln20_1 = add i3 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 48 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Col_Loop" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 50 'add' 'mpr' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln23, i2 0, i2 %mpc_0" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 52 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln23, i2 %mpr, i2 %mpr_0" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 53 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.56ns)   --->   "%mpc = add i2 %select_ln20, 1" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 54 'add' 'mpc' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %select_ln20_1 to i5" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 55 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %select_ln13_1, %zext_ln20" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 56 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %add_ln20 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 57 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node add_ln1494)   --->   "%mul_ln1494 = mul i10 %zext_ln1494, 26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %select_ln20 to i5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 59 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln2, %zext_ln23" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 60 'add' 'j' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %j to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1494 = add i10 %zext_ln1494_3, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'add' 'add_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i11 %tmp_1 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl_cast, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'sub' 'sub_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln26, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'add' 'add_ln1494_2' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i13 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'load' 'max_V' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 6.16>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn_ap_lp/max_pool_1.cpp:24]   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str49)" [cnn_ap_lp/max_pool_1.cpp:24]   --->   Operation 74 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str510) nounwind" [cnn_ap_lp/max_pool_1.cpp:25]   --->   Operation 75 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 76 'load' 'max_V' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 77 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 77 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln20)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 78 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str49, i32 %tmp_7)" [cnn_ap_lp/max_pool_1.cpp:33]   --->   Operation 79 'specregionend' 'empty_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 80 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.92>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %select_ln13 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 81 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %zext_ln203_4, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 82 'add' 'add_ln203' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 83 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 84 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %tmp to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 85 'zext' 'zext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %p_shl2_cast, %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 86 'sub' 'sub_ln203' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i11 %zext_ln26_1, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 87 'add' 'add_ln203_3' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i11 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 88 'zext' 'zext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 89 'getelementptr' 'max_pool_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (3.25ns)   --->   "store i14 %max_1, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 91 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 92 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln13_1 = add i8 %indvar_flatten7, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 93 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.24ns)   --->   "%select_ln13_3 = select i1 %icmp_ln13, i8 1, i8 %add_ln13_1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 94 'select' 'select_ln13_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111111]
indvar_flatten25    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten7     (phi              ) [ 0011111]
r_0                 (phi              ) [ 0010000]
c_0                 (phi              ) [ 0010000]
icmp_ln10           (icmp             ) [ 0011111]
add_ln10            (add              ) [ 0111111]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_42            (speclooptripcount) [ 0000000]
icmp_ln13           (icmp             ) [ 0001111]
select_ln29_1       (select           ) [ 0000000]
select_ln29_2       (select           ) [ 0111111]
zext_ln26           (zext             ) [ 0001110]
zext_ln26_1         (zext             ) [ 0001111]
shl_ln              (bitconcatenate   ) [ 0000000]
select_ln29_3       (select           ) [ 0000000]
xor_ln29            (xor              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln29            (and              ) [ 0000000]
r                   (add              ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
or_ln13             (or               ) [ 0000000]
select_ln13         (select           ) [ 0001111]
shl_ln26_mid1       (bitconcatenate   ) [ 0000000]
select_ln13_1       (select           ) [ 0001110]
select_ln13_2       (select           ) [ 0111111]
zext_ln203          (zext             ) [ 0000000]
mul_ln203           (mul              ) [ 0001111]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_5               (specregionbegin  ) [ 0001111]
shl_ln2             (bitconcatenate   ) [ 0001110]
br_ln20             (br               ) [ 0011111]
ret_ln40            (ret              ) [ 0000000]
indvar_flatten      (phi              ) [ 0001000]
mpr_0               (phi              ) [ 0001000]
max_1               (phi              ) [ 0001111]
mpc_0               (phi              ) [ 0001000]
icmp_ln20           (icmp             ) [ 0011111]
add_ln20_1          (add              ) [ 0011111]
br_ln20             (br               ) [ 0000000]
mpr                 (add              ) [ 0000000]
icmp_ln23           (icmp             ) [ 0000000]
select_ln20         (select           ) [ 0001100]
select_ln20_1       (select           ) [ 0011111]
mpc                 (add              ) [ 0011111]
zext_ln20           (zext             ) [ 0000000]
add_ln20            (add              ) [ 0000000]
zext_ln1494         (zext             ) [ 0000000]
mul_ln1494          (mul              ) [ 0000000]
zext_ln23           (zext             ) [ 0000000]
j                   (add              ) [ 0000000]
zext_ln1494_3       (zext             ) [ 0000000]
add_ln1494          (add              ) [ 0000000]
p_shl_cast          (bitconcatenate   ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
zext_ln1494_4       (zext             ) [ 0000000]
sub_ln1494          (sub              ) [ 0000000]
add_ln1494_2        (add              ) [ 0000000]
zext_ln1494_5       (zext             ) [ 0000000]
conv_out_V_addr     (getelementptr    ) [ 0001010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln24   (specloopname     ) [ 0000000]
tmp_7               (specregionbegin  ) [ 0000000]
specpipeline_ln25   (specpipeline     ) [ 0000000]
max_V               (load             ) [ 0000000]
icmp_ln1494         (icmp             ) [ 0000000]
select_ln29         (select           ) [ 0011111]
empty_40            (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0011111]
zext_ln203_4        (zext             ) [ 0000000]
add_ln203           (add              ) [ 0000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln203_5        (zext             ) [ 0000000]
sub_ln203           (sub              ) [ 0000000]
add_ln203_3         (add              ) [ 0000000]
zext_ln203_6        (zext             ) [ 0000000]
max_pool_out_V_addr (getelementptr    ) [ 0000000]
store_ln36          (store            ) [ 0000000]
empty_41            (specregionend    ) [ 0000000]
c                   (add              ) [ 0111111]
add_ln13_1          (add              ) [ 0000000]
select_ln13_3       (select           ) [ 0111111]
br_ln16             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="conv_out_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="max_pool_out_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln36_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="14" slack="1"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten25_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="1"/>
<pin id="118" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten25_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="f_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="f_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten7_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="1"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten7_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="r_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="c_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="c_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="mpr_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="mpr_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="max_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="1"/>
<pin id="196" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="max_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="14" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="mpc_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="mpc_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln10_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln13_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln29_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln29_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln26_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln26_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln29_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln29_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln16_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln29_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln26_mid1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln13_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln13_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln203_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mul_ln203_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln203/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln20_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln20_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mpr_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln23_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln20_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="0" index="2" bw="2" slack="0"/>
<pin id="398" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mpc_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln20_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="1"/>
<pin id="410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln20_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="2"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1494_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln23_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="2"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln1494_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln1494_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln1494_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln1494_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="2"/>
<pin id="458" dir="0" index="1" bw="13" slack="0"/>
<pin id="459" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln1494_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="13" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln1494_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="2"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="0"/>
<pin id="475" dir="0" index="2" bw="14" slack="2"/>
<pin id="476" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln203_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="2"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln203_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="2"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_shl2_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln203_5_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln203_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln203_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="2"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln203_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="c_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln13_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln13_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/6 "/>
</bind>
</comp>

<comp id="542" class="1007" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1494/4 add_ln1494/4 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln10_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln10_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln13_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="2"/>
<pin id="563" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="566" class="1005" name="select_ln29_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln26_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="2"/>
<pin id="573" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln26_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="2"/>
<pin id="578" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln13_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="2"/>
<pin id="583" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="587" class="1005" name="select_ln13_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="2"/>
<pin id="589" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="select_ln13_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="mul_ln203_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln203 "/>
</bind>
</comp>

<comp id="602" class="1005" name="shl_ln2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="2"/>
<pin id="604" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln20_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln20_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln20_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln20_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="mpc_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="632" class="1005" name="conv_out_V_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="1"/>
<pin id="634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln29_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="1"/>
<pin id="639" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="642" class="1005" name="c_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln13_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="120" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="120" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="131" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="142" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="154" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="131" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="250" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="154" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="236" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="266" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="236" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="165" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="242" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="236" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="165" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="300" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="294" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="274" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="294" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="300" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="242" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="312" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="176" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="176" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="187" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="211" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="211" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="380" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="374" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="187" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="386" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="432" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="470"><net_src comp="97" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="194" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="97" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="194" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="84" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="483" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="30" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="488" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="138" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="416" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="58" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="428" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="550"><net_src comp="542" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="551"><net_src comp="542" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="555"><net_src comp="218" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="224" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="564"><net_src comp="236" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="569"><net_src comp="250" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="574"><net_src comp="258" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="579"><net_src comp="262" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="584"><net_src comp="312" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="590"><net_src comp="328" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="595"><net_src comp="336" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="600"><net_src comp="348" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="605"><net_src comp="354" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="610"><net_src comp="362" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="368" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="619"><net_src comp="386" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="624"><net_src comp="394" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="630"><net_src comp="402" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="635"><net_src comp="90" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="640"><net_src comp="472" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="645"><net_src comp="524" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="650"><net_src comp="535" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {6 }
 - Input state : 
	Port: max_pool_1 : conv_out_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_1 : 2
		select_ln29_2 : 2
		zext_ln26 : 3
		zext_ln26_1 : 3
		shl_ln : 1
		select_ln29_3 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_1 : 5
		select_ln13_2 : 2
		zext_ln203 : 3
		mul_ln203 : 4
		shl_ln2 : 3
	State 3
		icmp_ln20 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		mpr : 1
		icmp_ln23 : 1
		select_ln20 : 2
		select_ln20_1 : 2
		mpc : 3
	State 4
		add_ln20 : 1
		zext_ln1494 : 2
		mul_ln1494 : 3
		j : 1
		zext_ln1494_3 : 2
		add_ln1494 : 4
		p_shl_cast : 5
		tmp_1 : 5
		zext_ln1494_4 : 6
		sub_ln1494 : 7
		add_ln1494_2 : 8
		zext_ln1494_5 : 9
		conv_out_V_addr : 10
		max_V : 11
	State 5
		icmp_ln1494 : 1
		select_ln29 : 2
		empty_40 : 1
	State 6
		add_ln203 : 1
		p_shl2_cast : 2
		tmp : 2
		zext_ln203_5 : 3
		sub_ln203 : 4
		add_ln203_3 : 5
		zext_ln203_6 : 6
		max_pool_out_V_addr : 7
		store_ln36 : 8
		select_ln13_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_224   |    0    |    0    |    14   |
|          |       f_fu_230       |    0    |    0    |    12   |
|          |       r_fu_300       |    0    |    0    |    13   |
|          |   add_ln20_1_fu_368  |    0    |    0    |    12   |
|          |      mpr_fu_374      |    0    |    0    |    10   |
|          |      mpc_fu_402      |    0    |    0    |    10   |
|    add   |    add_ln20_fu_411   |    0    |    0    |    15   |
|          |       j_fu_423       |    0    |    0    |    15   |
|          |  add_ln1494_2_fu_456 |    0    |    0    |    11   |
|          |   add_ln203_fu_483   |    0    |    0    |    15   |
|          |  add_ln203_3_fu_514  |    0    |    0    |    11   |
|          |       c_fu_524       |    0    |    0    |    13   |
|          |   add_ln13_1_fu_529  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_218   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_236   |    0    |    0    |    11   |
|   icmp   |   icmp_ln16_fu_288   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_362   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_380   |    0    |    0    |    8    |
|          |  icmp_ln1494_fu_466  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_1_fu_242 |    0    |    0    |    4    |
|          | select_ln29_2_fu_250 |    0    |    0    |    3    |
|          | select_ln29_3_fu_274 |    0    |    0    |    5    |
|          |  select_ln13_fu_312  |    0    |    0    |    4    |
|  select  | select_ln13_1_fu_328 |    0    |    0    |    5    |
|          | select_ln13_2_fu_336 |    0    |    0    |    4    |
|          |  select_ln20_fu_386  |    0    |    0    |    2    |
|          | select_ln20_1_fu_394 |    0    |    0    |    2    |
|          |  select_ln29_fu_472  |    0    |    0    |    14   |
|          | select_ln13_3_fu_535 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1494_fu_450  |    0    |    0    |    11   |
|          |   sub_ln203_fu_508   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln203_fu_348   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_282   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln29_fu_294   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln13_fu_306    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_542      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln26_fu_258   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_262  |    0    |    0    |    0    |
|          |   zext_ln203_fu_344  |    0    |    0    |    0    |
|          |   zext_ln20_fu_408   |    0    |    0    |    0    |
|          |  zext_ln1494_fu_416  |    0    |    0    |    0    |
|   zext   |   zext_ln23_fu_420   |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_428 |    0    |    0    |    0    |
|          | zext_ln1494_4_fu_446 |    0    |    0    |    0    |
|          | zext_ln1494_5_fu_461 |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_480 |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_504 |    0    |    0    |    0    |
|          |  zext_ln203_6_fu_519 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_266    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_320 |    0    |    0    |    0    |
|          |    shl_ln2_fu_354    |    0    |    0    |    0    |
|bitconcatenate|   p_shl_cast_fu_432  |    0    |    0    |    0    |
|          |     tmp_1_fu_439     |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_488  |    0    |    0    |    0    |
|          |      tmp_fu_496      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   325   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_556    |   10   |
|   add_ln20_1_reg_611   |    3   |
|       c_0_reg_161      |    4   |
|        c_reg_642       |    4   |
| conv_out_V_addr_reg_632|   12   |
|       f_0_reg_127      |    3   |
|    icmp_ln10_reg_552   |    1   |
|    icmp_ln13_reg_561   |    1   |
|    icmp_ln20_reg_607   |    1   |
|indvar_flatten25_reg_116|   10   |
| indvar_flatten7_reg_138|    8   |
| indvar_flatten_reg_172 |    3   |
|      max_1_reg_194     |   14   |
|      mpc_0_reg_207     |    2   |
|       mpc_reg_627      |    2   |
|      mpr_0_reg_183     |    2   |
|    mul_ln203_reg_597   |    8   |
|       r_0_reg_150      |    4   |
|  select_ln13_1_reg_587 |    5   |
|  select_ln13_2_reg_592 |    4   |
|  select_ln13_3_reg_647 |    8   |
|   select_ln13_reg_581  |    4   |
|  select_ln20_1_reg_621 |    2   |
|   select_ln20_reg_616  |    2   |
|  select_ln29_2_reg_566 |    3   |
|   select_ln29_reg_637  |   14   |
|     shl_ln2_reg_602    |    5   |
|   zext_ln26_1_reg_576  |   11   |
|    zext_ln26_reg_571   |   13   |
+------------------------+--------+
|          Total         |   163  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_97    |  p0  |   2  |  12  |   24   ||    9    |
| indvar_flatten7_reg_138 |  p0  |   2  |   8  |   16   ||    9    |
|      max_1_reg_194      |  p0  |   2  |  14  |   28   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   68   ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   325  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   163  |   352  |
+-----------+--------+--------+--------+--------+
