m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vdecoder_3_to_8
Z0 !s110 1515868714
!i10b 1
!s100 o<BCP0Tn<R?BCzY^CmY[c3
IK8Q`EQ:k?2=9khDz=aP[40
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/3_to_8_decoder
Z3 w1515868706
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/3_to_8_decoder/3_to_8_decoder.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/3_to_8_decoder/3_to_8_decoder.v
L0 4
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1515868713.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/3_to_8_decoder/3_to_8_decoder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/3_to_8_decoder/3_to_8_decoder.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vtest_decoder_3_to_8
R0
!i10b 1
!s100 mI5a;70kkQ=7jK6aF3NZj2
IjT2CiInh>G6>JX0>aZj>70
R1
R2
R3
R4
R5
L0 21
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
