#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_21.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_21_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          6.170    63.465
i_dffe_Q_21_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.871
i_dffe_Q_21.QEN[0] (Q_FRAG)                                                                           2.363    67.234
data arrival time                                                                                              67.234

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_21.QCK[0] (Q_FRAG)                                                                           8.667     8.667
clock uncertainty                                                                                     0.000     8.667
cell setup time                                                                                      -0.591     8.076
data required time                                                                                              8.076
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.076
data arrival time                                                                                             -67.234
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -59.158


#Path 2
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_25.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_25_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          6.392    63.687
i_dffe_Q_25_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    65.093
i_dffe_Q_25.QEN[0] (Q_FRAG)                                                                           2.363    67.456
data arrival time                                                                                              67.456

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_25.QCK[0] (Q_FRAG)                                                                           9.500     9.500
clock uncertainty                                                                                     0.000     9.500
cell setup time                                                                                      -0.591     8.909
data required time                                                                                              8.909
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.909
data arrival time                                                                                             -67.456
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -58.547


#Path 3
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_20.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_20_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          5.470    62.766
i_dffe_Q_20_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.172
i_dffe_Q_20.QEN[0] (Q_FRAG)                                                                           2.363    66.535
data arrival time                                                                                              66.535

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_20.QCK[0] (Q_FRAG)                                                                           9.562     9.562
clock uncertainty                                                                                     0.000     9.562
cell setup time                                                                                      -0.591     8.971
data required time                                                                                              8.971
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.971
data arrival time                                                                                             -66.535
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.564


#Path 4
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_31.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_31_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          4.591    61.886
i_dffe_Q_31_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    63.292
i_dffe_Q_31.QEN[0] (Q_FRAG)                                                                           3.998    67.290
data arrival time                                                                                              67.290

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                                          10.387    10.387
clock uncertainty                                                                                     0.000    10.387
cell setup time                                                                                      -0.591     9.796
data required time                                                                                              9.796
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.796
data arrival time                                                                                             -67.290
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.495


#Path 5
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_18.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_18_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                          6.193    62.498
i_dffe_Q_18_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.519    64.017
i_dffe_Q_18.QEN[0] (Q_FRAG)                                                                           2.363    66.381
data arrival time                                                                                              66.381

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_18.QCK[0] (Q_FRAG)                                                                           9.759     9.759
clock uncertainty                                                                                     0.000     9.759
cell setup time                                                                                      -0.591     9.168
data required time                                                                                              9.168
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.168
data arrival time                                                                                             -66.381
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.213


#Path 6
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_17.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_17_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                          6.862    63.167
i_dffe_Q_17_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.519    64.686
i_dffe_Q_17.QEN[0] (Q_FRAG)                                                                           2.363    67.050
data arrival time                                                                                              67.050

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_17.QCK[0] (Q_FRAG)                                                                          10.430    10.430
clock uncertainty                                                                                     0.000    10.430
cell setup time                                                                                      -0.591     9.839
data required time                                                                                              9.839
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.839
data arrival time                                                                                             -67.050
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.211


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_26.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_26_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                          7.492    63.797
i_dffe_Q_26_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.519    65.316
i_dffe_Q_26.QEN[0] (Q_FRAG)                                                                           2.503    67.819
data arrival time                                                                                              67.819

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                          11.248    11.248
clock uncertainty                                                                                     0.000    11.248
cell setup time                                                                                      -0.591    10.657
data required time                                                                                             10.657
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.657
data arrival time                                                                                             -67.819
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.162


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_27.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_27_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          5.660    62.955
i_dffe_Q_27_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.361
i_dffe_Q_27.QEN[0] (Q_FRAG)                                                                           2.363    66.725
data arrival time                                                                                              66.725

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_27.QCK[0] (Q_FRAG)                                                                          10.361    10.361
clock uncertainty                                                                                     0.000    10.361
cell setup time                                                                                      -0.591     9.770
data required time                                                                                              9.770
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.770
data arrival time                                                                                             -66.725
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.955


#Path 9
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_23.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_23_EN_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                          6.251    62.557
i_dffe_Q_23_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.505    64.061
i_dffe_Q_23.QEN[0] (Q_FRAG)                                                                           2.363    66.425
data arrival time                                                                                              66.425

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_23.QCK[0] (Q_FRAG)                                                                          10.396    10.396
clock uncertainty                                                                                     0.000    10.396
cell setup time                                                                                      -0.591     9.805
data required time                                                                                              9.805
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.805
data arrival time                                                                                             -66.425
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.619


#Path 10
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_30.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_30_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                          5.333    61.638
i_dffe_Q_30_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.605    63.243
i_dffe_Q_30.QEN[0] (Q_FRAG)                                                                           3.173    66.416
data arrival time                                                                                              66.416

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                                          10.391    10.391
clock uncertainty                                                                                     0.000    10.391
cell setup time                                                                                      -0.591     9.800
data required time                                                                                              9.800
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.800
data arrival time                                                                                             -66.416
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.616


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_28.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_28_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          4.531    61.826
i_dffe_Q_28_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    63.288
i_dffe_Q_28.QEN[0] (Q_FRAG)                                                                           3.776    67.064
data arrival time                                                                                              67.064

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                          11.163    11.163
clock uncertainty                                                                                     0.000    11.163
cell setup time                                                                                      -0.591    10.572
data required time                                                                                             10.572
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.572
data arrival time                                                                                             -67.064
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.492


#Path 12
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_4_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           6.038    63.333
i_dffe_Q_4_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    64.739
i_dffe_Q_4.QEN[0] (Q_FRAG)                                                                            2.503    67.243
data arrival time                                                                                              67.243

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           11.409    11.409
clock uncertainty                                                                                     0.000    11.409
cell setup time                                                                                      -0.591    10.818
data required time                                                                                             10.818
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.818
data arrival time                                                                                             -67.243
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.425


#Path 13
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_29.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_29_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          4.567    61.862
i_dffe_Q_29_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    63.324
i_dffe_Q_29.QEN[0] (Q_FRAG)                                                                           3.776    67.100
data arrival time                                                                                              67.100

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                                                          11.274    11.274
clock uncertainty                                                                                     0.000    11.274
cell setup time                                                                                      -0.591    10.683
data required time                                                                                             10.683
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.683
data arrival time                                                                                             -67.100
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.417


#Path 14
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_19.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_19_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          5.307    62.602
i_dffe_Q_19_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.008
i_dffe_Q_19.QEN[0] (Q_FRAG)                                                                           2.363    66.372
data arrival time                                                                                              66.372

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_19.QCK[0] (Q_FRAG)                                                                          10.592    10.592
clock uncertainty                                                                                     0.000    10.592
cell setup time                                                                                      -0.591    10.001
data required time                                                                                             10.001
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.001
data arrival time                                                                                             -66.372
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.371


#Path 15
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_2_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           6.744    64.039
i_dffe_Q_2_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    65.445
i_dffe_Q_2.QEN[0] (Q_FRAG)                                                                            2.503    67.948
data arrival time                                                                                              67.948

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_2.QCK[0] (Q_FRAG)                                                                           12.415    12.415
clock uncertainty                                                                                     0.000    12.415
cell setup time                                                                                      -0.591    11.824
data required time                                                                                             11.824
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.824
data arrival time                                                                                             -67.948
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.124


#Path 16
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                             4.475    61.770
i_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.406    63.176
i_dffe_Q.QEN[0] (Q_FRAG)                                                                              4.459    67.635
data arrival time                                                                                              67.635

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q.QCK[0] (Q_FRAG)                                                                             12.188    12.188
clock uncertainty                                                                                     0.000    12.188
cell setup time                                                                                      -0.591    11.597
data required time                                                                                             11.597
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.597
data arrival time                                                                                             -67.635
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.039


#Path 17
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_13.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_13_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          5.493    62.789
i_dffe_Q_13_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.195
i_dffe_Q_13.QEN[0] (Q_FRAG)                                                                           2.503    66.698
data arrival time                                                                                              66.698

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_13.QCK[0] (Q_FRAG)                                                                          11.393    11.393
clock uncertainty                                                                                     0.000    11.393
cell setup time                                                                                      -0.591    10.802
data required time                                                                                             10.802
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.802
data arrival time                                                                                             -66.698
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.896


#Path 18
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_22.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_22_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          4.574    61.869
i_dffe_Q_22_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    63.275
i_dffe_Q_22.QEN[0] (Q_FRAG)                                                                           2.363    65.639
data arrival time                                                                                              65.639

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_22.QCK[0] (Q_FRAG)                                                                          10.424    10.424
clock uncertainty                                                                                     0.000    10.424
cell setup time                                                                                      -0.591     9.833
data required time                                                                                              9.833
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.833
data arrival time                                                                                             -65.639
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.806


#Path 19
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_1_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           6.287    63.582
i_dffe_Q_1_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    64.988
i_dffe_Q_1.QEN[0] (Q_FRAG)                                                                            2.503    67.491
data arrival time                                                                                              67.491

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_1.QCK[0] (Q_FRAG)                                                                           12.942    12.942
clock uncertainty                                                                                     0.000    12.942
cell setup time                                                                                      -0.591    12.351
data required time                                                                                             12.351
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.351
data arrival time                                                                                             -67.491
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.141


#Path 20
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_24.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
i_dffe_Q_24_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          5.457    62.136
i_dffe_Q_24_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.251    63.387
i_dffe_Q_24.QEN[0] (Q_FRAG)                                                                           2.363    65.751
data arrival time                                                                                              65.751

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_24.QCK[0] (Q_FRAG)                                                                          11.257    11.257
clock uncertainty                                                                                     0.000    11.257
cell setup time                                                                                      -0.591    10.666
data required time                                                                                             10.666
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.666
data arrival time                                                                                             -65.751
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.085


#Path 21
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_11.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_11_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          6.250    63.545
i_dffe_Q_11_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.951
i_dffe_Q_11.QEN[0] (Q_FRAG)                                                                           2.503    67.454
data arrival time                                                                                              67.454

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_11.QCK[0] (Q_FRAG)                                                                          13.005    13.005
clock uncertainty                                                                                     0.000    13.005
cell setup time                                                                                      -0.591    12.414
data required time                                                                                             12.414
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.414
data arrival time                                                                                             -67.454
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.040


#Path 22
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_9.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_9_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           5.380    62.675
i_dffe_Q_9_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    64.081
i_dffe_Q_9.QEN[0] (Q_FRAG)                                                                            2.503    66.584
data arrival time                                                                                              66.584

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_9.QCK[0] (Q_FRAG)                                                                           12.179    12.179
clock uncertainty                                                                                     0.000    12.179
cell setup time                                                                                      -0.591    11.588
data required time                                                                                             11.588
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.588
data arrival time                                                                                             -66.584
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.996


#Path 23
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_15.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
i_dffe_Q_15_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          5.722    62.401
i_dffe_Q_15_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.251    63.652
i_dffe_Q_15.QEN[0] (Q_FRAG)                                                                           2.503    66.155
data arrival time                                                                                              66.155

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_15.QCK[0] (Q_FRAG)                                                                          11.837    11.837
clock uncertainty                                                                                     0.000    11.837
cell setup time                                                                                      -0.591    11.246
data required time                                                                                             11.246
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.246
data arrival time                                                                                             -66.155
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.909


#Path 24
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_10.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_10_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          6.536    63.831
i_dffe_Q_10_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    65.237
i_dffe_Q_10.QEN[0] (Q_FRAG)                                                                           2.503    67.740
data arrival time                                                                                              67.740

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                          13.838    13.838
clock uncertainty                                                                                     0.000    13.838
cell setup time                                                                                      -0.591    13.247
data required time                                                                                             13.247
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.247
data arrival time                                                                                             -67.740
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.493


#Path 25
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_16.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
i_dffe_Q_16_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          4.779    61.458
i_dffe_Q_16_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.251    62.709
i_dffe_Q_16.QEN[0] (Q_FRAG)                                                                           2.363    65.072
data arrival time                                                                                              65.072

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_16.QCK[0] (Q_FRAG)                                                                          11.284    11.284
clock uncertainty                                                                                     0.000    11.284
cell setup time                                                                                      -0.591    10.693
data required time                                                                                             10.693
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.693
data arrival time                                                                                             -65.072
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.379


#Path 26
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_3_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           6.537    63.833
i_dffe_Q_3_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    65.239
i_dffe_Q_3.QEN[0] (Q_FRAG)                                                                            2.363    67.602
data arrival time                                                                                              67.602

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_3.QCK[0] (Q_FRAG)                                                                           13.947    13.947
clock uncertainty                                                                                     0.000    13.947
cell setup time                                                                                      -0.591    13.356
data required time                                                                                             13.356
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.356
data arrival time                                                                                             -67.602
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.246


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_14.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_14_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          5.402    62.697
i_dffe_Q_14_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.103
i_dffe_Q_14.QEN[0] (Q_FRAG)                                                                           2.363    66.467
data arrival time                                                                                              66.467

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_14.QCK[0] (Q_FRAG)                                                                          13.142    13.142
clock uncertainty                                                                                     0.000    13.142
cell setup time                                                                                      -0.591    12.551
data required time                                                                                             12.551
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.551
data arrival time                                                                                             -66.467
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.915


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_8.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_8_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           5.076    62.372
i_dffe_Q_8_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    63.778
i_dffe_Q_8.QEN[0] (Q_FRAG)                                                                            2.503    66.281
data arrival time                                                                                              66.281

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_8.QCK[0] (Q_FRAG)                                                                           13.044    13.044
clock uncertainty                                                                                     0.000    13.044
cell setup time                                                                                      -0.591    12.453
data required time                                                                                             12.453
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.453
data arrival time                                                                                             -66.281
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.828


#Path 29
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_12.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_12_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          4.411    61.706
i_dffe_Q_12_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    63.112
i_dffe_Q_12.QEN[0] (Q_FRAG)                                                                           2.363    65.476
data arrival time                                                                                              65.476

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_12.QCK[0] (Q_FRAG)                                                                          12.313    12.313
clock uncertainty                                                                                     0.000    12.313
cell setup time                                                                                      -0.591    11.722
data required time                                                                                             11.722
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.722
data arrival time                                                                                             -65.476
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.754


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_7.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_7_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           5.946    63.241
i_dffe_Q_7_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    64.647
i_dffe_Q_7.QEN[0] (Q_FRAG)                                                                            2.363    67.010
data arrival time                                                                                              67.010

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                           13.941    13.941
clock uncertainty                                                                                     0.000    13.941
cell setup time                                                                                      -0.591    13.350
data required time                                                                                             13.350
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.350
data arrival time                                                                                             -67.010
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.660


#Path 31
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_17.c_frag.BAB[0] (C_FRAG)                                                      6.173    62.852
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                                       1.305    64.157
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    64.157
data arrival time                                                                                              64.157

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                       10.395    10.395
clock uncertainty                                                                                     0.000    10.395
cell setup time                                                                                       0.105    10.500
data required time                                                                                             10.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.500
data arrival time                                                                                             -64.157
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.657


#Path 32
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_1.c_frag.TSL[0] (C_FRAG)                                                       7.207    63.513
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                                        1.593    65.106
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    65.106
data arrival time                                                                                              65.106

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                        11.401    11.401
clock uncertainty                                                                                     0.000    11.401
cell setup time                                                                                       0.105    11.506
data required time                                                                                             11.506
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.506
data arrival time                                                                                             -65.106
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.600


#Path 33
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_19.c_frag.TSL[0] (C_FRAG)                                                      5.836    62.141
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                                       1.593    63.734
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    63.734
data arrival time                                                                                              63.734

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
clock uncertainty                                                                                     0.000    10.548
cell setup time                                                                                       0.105    10.654
data required time                                                                                             10.654
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.654
data arrival time                                                                                             -63.734
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.081


#Path 34
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_13.c_frag.TBS[0] (C_FRAG)                                                      5.249    62.544
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                                       0.996    63.540
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    63.540
data arrival time                                                                                              63.540

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                       10.388    10.388
clock uncertainty                                                                                     0.000    10.388
cell setup time                                                                                       0.105    10.493
data required time                                                                                             10.493
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.493
data arrival time                                                                                             -63.540
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.046


#Path 35
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                                                      5.421    62.100
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                                       1.437    63.537
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    63.537
data arrival time                                                                                              63.537

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                       10.422    10.422
clock uncertainty                                                                                     0.000    10.422
cell setup time                                                                                       0.105    10.527
data required time                                                                                             10.527
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.527
data arrival time                                                                                             -63.537
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.010


#Path 36
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
i_dffe_Q_6_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           5.054    62.350
i_dffe_Q_6_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    63.756
i_dffe_Q_6.QEN[0] (Q_FRAG)                                                                            2.363    66.119
data arrival time                                                                                              66.119

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_6.QCK[0] (Q_FRAG)                                                                           13.865    13.865
clock uncertainty                                                                                     0.000    13.865
cell setup time                                                                                      -0.591    13.274
data required time                                                                                             13.274
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.274
data arrival time                                                                                             -66.119
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.845


#Path 37
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.067    54.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    55.519
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   2.677    58.196
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    59.501
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             4.498    64.000
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    65.305
i_dffe_Q_2.QD[0] (Q_FRAG)                                                                                  0.000    65.305
data arrival time                                                                                                   65.305

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                12.415    12.415
clock uncertainty                                                                                          0.000    12.415
cell setup time                                                                                            0.105    12.520
data required time                                                                                                  12.520
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  12.520
data arrival time                                                                                                  -65.305
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -52.785


#Path 38
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
i_dffe_Q_5_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                           6.350    62.655
i_dffe_Q_5_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.519    64.174
i_dffe_Q_5.QEN[0] (Q_FRAG)                                                                            2.363    66.538
data arrival time                                                                                              66.538

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_5.QCK[0] (Q_FRAG)                                                                           14.698    14.698
clock uncertainty                                                                                     0.000    14.698
cell setup time                                                                                      -0.591    14.107
data required time                                                                                             14.107
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.107
data arrival time                                                                                             -66.538
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.430


#Path 39
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         5.599    62.895
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    63.890
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    63.890
data arrival time                                                                                              63.890

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                        11.519    11.519
clock uncertainty                                                                                     0.000    11.519
cell setup time                                                                                       0.105    11.624
data required time                                                                                             11.624
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.624
data arrival time                                                                                             -63.890
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.266


#Path 40
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.067    54.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    55.519
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   2.677    58.196
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    59.501
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.039    63.540
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    64.536
i_dffe_Q.QD[0] (Q_FRAG)                                                                                    0.000    64.536
data arrival time                                                                                                   64.536

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q.QCK[0] (Q_FRAG)                                                                                  12.188    12.188
clock uncertainty                                                                                          0.000    12.188
cell setup time                                                                                            0.105    12.293
data required time                                                                                                  12.293
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  12.293
data arrival time                                                                                                  -64.536
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -52.243


#Path 41
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_21.c_frag.TAB[0] (C_FRAG)                                                      5.521    62.200
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                                       1.437    63.638
delay_dff_Q_27.QD[0] (Q_FRAG)                                                                         0.000    63.638
data arrival time                                                                                              63.638

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_27.QCK[0] (Q_FRAG)                                                                       11.315    11.315
clock uncertainty                                                                                     0.000    11.315
cell setup time                                                                                       0.105    11.421
data required time                                                                                             11.421
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.421
data arrival time                                                                                             -63.638
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.217


#Path 42
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_18.c_frag.TSL[0] (C_FRAG)                                                      6.592    62.897
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                                       1.593    64.490
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    64.490
data arrival time                                                                                              64.490

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       12.176    12.176
clock uncertainty                                                                                     0.000    12.176
cell setup time                                                                                       0.105    12.281
data required time                                                                                             12.281
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.281
data arrival time                                                                                             -64.490
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.209


#Path 43
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                                      6.327    63.622
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                                       0.996    64.618
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    64.618
data arrival time                                                                                              64.618

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                       12.423    12.423
clock uncertainty                                                                                     0.000    12.423
cell setup time                                                                                       0.105    12.528
data required time                                                                                             12.528
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.528
data arrival time                                                                                             -64.618
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.090


#Path 44
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_15.c_frag.BSL[0] (C_FRAG)                                                      6.770    63.075
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                                       1.462    64.537
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    64.537
data arrival time                                                                                              64.537

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       12.379    12.379
clock uncertainty                                                                                     0.000    12.379
cell setup time                                                                                       0.105    12.485
data required time                                                                                             12.485
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.485
data arrival time                                                                                             -64.537
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.052


#Path 45
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                                       4.985    61.664
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.549    63.213
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    63.213
data arrival time                                                                                              63.213

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                        11.480    11.480
clock uncertainty                                                                                     0.000    11.480
cell setup time                                                                                       0.105    11.585
data required time                                                                                             11.585
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.585
data arrival time                                                                                             -63.213
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.628


#Path 46
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                                       4.624    61.303
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.549    62.852
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    62.852
data arrival time                                                                                              62.852

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                        11.255    11.255
clock uncertainty                                                                                     0.000    11.255
cell setup time                                                                                       0.105    11.361
data required time                                                                                             11.361
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.361
data arrival time                                                                                             -62.852
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.492


#Path 47
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                                                      5.725    62.404
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                                       1.437    63.841
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    63.841
data arrival time                                                                                              63.841

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                       12.325    12.325
clock uncertainty                                                                                     0.000    12.325
cell setup time                                                                                       0.105    12.430
data required time                                                                                             12.430
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.430
data arrival time                                                                                             -63.841
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.411


#Path 48
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.067    54.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    55.519
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   2.677    58.196
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    59.501
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.345    62.847
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    64.152
i_dffe_Q_1.QD[0] (Q_FRAG)                                                                                  0.000    64.152
data arrival time                                                                                                   64.152

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                12.942    12.942
clock uncertainty                                                                                          0.000    12.942
cell setup time                                                                                            0.105    13.047
data required time                                                                                                  13.047
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.047
data arrival time                                                                                                  -64.152
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -51.105


#Path 49
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                                      5.789    63.084
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                                       0.996    64.080
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    64.080
data arrival time                                                                                              64.080

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                       13.185    13.185
clock uncertainty                                                                                     0.000    13.185
cell setup time                                                                                       0.105    13.291
data required time                                                                                             13.291
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.291
data arrival time                                                                                             -64.080
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.789


#Path 50
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_10.c_frag.TSL[0] (C_FRAG)                                                      6.294    62.600
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                                       1.593    64.193
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    64.193
data arrival time                                                                                              64.193

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                       13.327    13.327
clock uncertainty                                                                                     0.000    13.327
cell setup time                                                                                       0.105    13.433
data required time                                                                                             13.433
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.433
data arrival time                                                                                             -64.193
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.760


#Path 51
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_7.c_frag.TBS[0] (C_FRAG)                                                       5.571    62.866
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                                        0.996    63.862
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    63.862
data arrival time                                                                                              63.862

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                       13.076    13.076
clock uncertainty                                                                                     0.000    13.076
cell setup time                                                                                       0.105    13.182
data required time                                                                                             13.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.182
data arrival time                                                                                             -63.862
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.680


#Path 52
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_3.c_frag.TBS[0] (C_FRAG)                                                       5.530    62.825
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                                        0.996    63.821
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    63.821
data arrival time                                                                                              63.821

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                        13.236    13.236
clock uncertainty                                                                                     0.000    13.236
cell setup time                                                                                       0.105    13.342
data required time                                                                                             13.342
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.342
data arrival time                                                                                             -63.821
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.479


#Path 53
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                                       6.337    63.633
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                                        0.996    64.628
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    64.628
data arrival time                                                                                              64.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                       14.061    14.061
clock uncertainty                                                                                     0.000    14.061
cell setup time                                                                                       0.105    14.167
data required time                                                                                             14.167
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.167
data arrival time                                                                                             -64.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.462


#Path 54
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   4.036    54.712
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    56.305
delay_dff_Q_9_D_LUT4_O_5.c_frag.TSL[0] (C_FRAG)                                                       6.690    62.995
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                                        1.593    64.588
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    64.588
data arrival time                                                                                              64.588

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                       14.046    14.046
clock uncertainty                                                                                     0.000    14.046
cell setup time                                                                                       0.105    14.151
data required time                                                                                             14.151
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.151
data arrival time                                                                                             -64.588
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.437


#Path 55
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_4.c_frag.TBS[0] (C_FRAG)                                                       6.204    63.499
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                                        0.996    64.494
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    64.494
data arrival time                                                                                              64.494

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                       14.070    14.070
clock uncertainty                                                                                     0.000    14.070
cell setup time                                                                                       0.105    14.175
data required time                                                                                             14.175
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.175
data arrival time                                                                                             -64.494
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.319


#Path 56
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_6.c_frag.TAB[0] (C_FRAG)                                                       6.044    62.723
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                                        1.437    64.160
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    64.160
data arrival time                                                                                              64.160

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                       14.034    14.034
clock uncertainty                                                                                     0.000    14.034
cell setup time                                                                                       0.105    14.139
data required time                                                                                             14.139
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.139
data arrival time                                                                                             -64.160
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.021


#Path 57
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_8.c_frag.TBS[0] (C_FRAG)                                                       7.363    64.658
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                                        0.996    65.653
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    65.653
data arrival time                                                                                              65.653

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                       15.908    15.908
clock uncertainty                                                                                     0.000    15.908
cell setup time                                                                                       0.105    16.014
data required time                                                                                             16.014
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             16.014
data arrival time                                                                                             -65.653
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.640


#Path 58
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                         3.851    61.147
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.549    62.696
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    62.696
data arrival time                                                                                              62.696

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                        12.978    12.978
clock uncertainty                                                                                     0.000    12.978
cell setup time                                                                                       0.105    13.083
data required time                                                                                             13.083
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.083
data arrival time                                                                                             -62.696
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.613


#Path 59
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.457    40.028
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    41.024
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        2.688    43.712
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996    44.707
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         4.663    49.371
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    50.676
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                   4.752    55.428
i_dffe_Q_EN_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    56.679
delay_dff_Q_9_D_LUT4_O_2.c_frag.BAB[0] (C_FRAG)                                                       4.973    61.652
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                        1.305    62.957
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    62.957
data arrival time                                                                                              62.957

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                        13.240    13.240
clock uncertainty                                                                                     0.000    13.240
cell setup time                                                                                       0.105    13.345
data required time                                                                                             13.345
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.345
data arrival time                                                                                             -62.957
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.612


#Path 60
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.548    10.548
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.250
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  3.510    15.759
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.505    17.264
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    19.664
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    20.969
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  3.707    24.677
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    25.982
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.095    29.078
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    30.073
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.502    34.575
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    35.571
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.953    40.523
delay_dff_Q_9_D_LUT4_O_6_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    41.519
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                            2.731    44.250
delay_dff_Q_9_D_LUT4_O_5_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                             0.996    45.245
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                         4.374    49.619
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          0.996    50.615
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   5.685    56.300
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.295
delay_dff_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                                      6.716    64.012
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                                       0.996    65.007
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    65.007
data arrival time                                                                                              65.007

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                       15.790    15.790
clock uncertainty                                                                                     0.000    15.790
cell setup time                                                                                       0.105    15.896
data required time                                                                                             15.896
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.896
data arrival time                                                                                             -65.007
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.111


#Path 61
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                               10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    12.088
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.836    15.924
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.330
e_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.083    20.413
e_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    21.719
b_mux4x0_Q_S0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                5.399    27.118
b_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.406    28.524
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          3.322    31.846
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.462    33.308
$iopadmap$decade.e.O_DAT[0] (BIDIR_CELL)                                   5.427    38.735
$iopadmap$decade.e.O_PAD_$out[0] (BIDIR_CELL)                              9.809    48.544
out:e.outpad[0] (.output)                                                  0.000    48.544
data arrival time                                                                   48.544

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -48.544
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -48.544


#Path 62
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.067    54.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    55.519
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                           3.095    58.614
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                            1.305    59.919
i_dffe_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    59.919
data arrival time                                                                                                   59.919

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                11.409    11.409
clock uncertainty                                                                                          0.000    11.409
cell setup time                                                                                            0.105    11.514
data required time                                                                                                  11.514
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  11.514
data arrival time                                                                                                  -59.919
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -48.405


#Path 63
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                               10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    12.088
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.836    15.924
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.330
e_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.083    20.413
e_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    21.719
b_mux4x0_Q_S0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                5.399    27.118
b_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.406    28.524
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          2.486    31.010
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.462    32.472
$iopadmap$decade.b.O_DAT[0] (BIDIR_CELL)                                   5.611    38.084
$iopadmap$decade.b.O_PAD_$out[0] (BIDIR_CELL)                              9.809    47.893
out:b.outpad[0] (.output)                                                  0.000    47.893
data arrival time                                                                   47.893

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -47.893
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -47.893


#Path 64
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.638    54.094
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    55.400
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                           4.045    59.444
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                            1.305    60.749
i_dffe_Q_6.QD[0] (Q_FRAG)                                                                                  0.000    60.749
data arrival time                                                                                                   60.749

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                13.865    13.865
clock uncertainty                                                                                          0.000    13.865
cell setup time                                                                                            0.105    13.971
data required time                                                                                                  13.971
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.971
data arrival time                                                                                                  -60.749
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -46.779


#Path 65
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.638    54.094
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    55.400
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                           4.514    59.914
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                            1.305    61.219
i_dffe_Q_5.QD[0] (Q_FRAG)                                                                                  0.000    61.219
data arrival time                                                                                                   61.219

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                14.698    14.698
clock uncertainty                                                                                          0.000    14.698
cell setup time                                                                                            0.105    14.804
data required time                                                                                                  14.804
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  14.804
data arrival time                                                                                                  -61.219
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -46.415


#Path 66
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.067    54.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    55.519
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                           2.851    58.369
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                            1.305    59.675
i_dffe_Q_3.QD[0] (Q_FRAG)                                                                                  0.000    59.675
data arrival time                                                                                                   59.675

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                13.947    13.947
clock uncertainty                                                                                          0.000    13.947
cell setup time                                                                                            0.105    14.053
data required time                                                                                                  14.053
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  14.053
data arrival time                                                                                                  -59.675
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -45.622


#Path 67
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                              10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    12.088
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.294    16.382
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.788
f_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.964    23.752
f_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    25.004
g_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.213    28.217
g_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.623
$iopadmap$decade.g.O_DAT[0] (BIDIR_CELL)                                  5.355    34.977
$iopadmap$decade.g.O_PAD_$out[0] (BIDIR_CELL)                             9.809    44.786
out:g.outpad[0] (.output)                                                 0.000    44.786
data arrival time                                                                  44.786

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -44.786
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -44.786


#Path 68
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                              10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    12.088
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.294    16.382
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.788
f_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.964    23.752
f_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    25.004
f_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    27.387
f_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    28.936
$iopadmap$decade.f.O_DAT[0] (BIDIR_CELL)                                  5.827    34.764
$iopadmap$decade.f.O_PAD_$out[0] (BIDIR_CELL)                             9.809    44.573
out:f.outpad[0] (.output)                                                 0.000    44.573
data arrival time                                                                  44.573

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -44.573
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -44.573


#Path 69
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                              10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    12.088
c_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.553    16.641
c_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    17.893
c_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.611    20.504
c_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    21.966
c_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           5.181    27.147
c_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    28.452
$iopadmap$decade.c.O_DAT[0] (BIDIR_CELL)                                  4.736    33.188
$iopadmap$decade.c.O_PAD_$out[0] (BIDIR_CELL)                             9.809    42.997
out:c.outpad[0] (.output)                                                 0.000    42.997
data arrival time                                                                  42.997

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -42.997
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -42.997


#Path 70
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 6.181    49.460
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    50.456
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                           3.927    54.383
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                            1.305    55.688
i_dffe_Q_7.QD[0] (Q_FRAG)                                                                                  0.000    55.688
data arrival time                                                                                                   55.688

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                13.941    13.941
clock uncertainty                                                                                          0.000    13.941
cell setup time                                                                                            0.105    14.046
data required time                                                                                                  14.046
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  14.046
data arrival time                                                                                                  -55.688
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -41.642


#Path 71
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                              10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    12.088
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.294    16.382
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.788
d_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 5.116    22.904
d_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    24.366
d_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.613    26.979
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    28.385
$iopadmap$decade.d.O_DAT[0] (BIDIR_CELL)                                  3.120    31.506
$iopadmap$decade.d.O_PAD_$out[0] (BIDIR_CELL)                             9.809    41.315
out:d.outpad[0] (.output)                                                 0.000    41.315
data arrival time                                                                  41.315

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -41.315
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -41.315


#Path 72
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.400    46.679
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    47.984
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                           4.090    52.074
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                            1.305    53.380
i_dffe_Q_9.QD[0] (Q_FRAG)                                                                                  0.000    53.380
data arrival time                                                                                                   53.380

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_9.QCK[0] (Q_FRAG)                                                                                12.179    12.179
clock uncertainty                                                                                          0.000    12.179
cell setup time                                                                                            0.105    12.285
data required time                                                                                                  12.285
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  12.285
data arrival time                                                                                                  -53.380
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -41.095


#Path 73
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.400    46.679
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    47.984
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                           3.816    51.800
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                            1.305    53.106
i_dffe_Q_8.QD[0] (Q_FRAG)                                                                                  0.000    53.106
data arrival time                                                                                                   53.106

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_8.QCK[0] (Q_FRAG)                                                                                13.044    13.044
clock uncertainty                                                                                          0.000    13.044
cell setup time                                                                                            0.105    13.150
data required time                                                                                                  13.150
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.150
data arrival time                                                                                                  -53.106
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -39.956


#Path 74
Startpoint: i_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_30.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                               13.941    13.941
i_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    15.642
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.907    20.549
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    21.800
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 5.244    27.045
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    28.594
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.094    31.688
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    32.939
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    35.423
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.728
e_mux4x0_Q_D_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.670    40.398
e_mux4x0_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    41.650
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                                                   4.829    46.479
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                                    1.305    47.784
i_dffe_Q_30.QD[0] (Q_FRAG)                                                                                0.000    47.784
data arrival time                                                                                                  47.784

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                                              10.391    10.391
clock uncertainty                                                                                         0.000    10.391
cell setup time                                                                                           0.105    10.496
data required time                                                                                                 10.496
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.496
data arrival time                                                                                                 -47.784
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -37.288


#Path 75
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.084    35.756
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    37.008
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    39.408
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    40.713
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                           5.810    46.523
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                            1.305    47.828
i_dffe_Q_13.QD[0] (Q_FRAG)                                                                                 0.000    47.828
data arrival time                                                                                                   47.828

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_13.QCK[0] (Q_FRAG)                                                                               11.393    11.393
clock uncertainty                                                                                          0.000    11.393
cell setup time                                                                                            0.105    11.498
data required time                                                                                                  11.498
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  11.498
data arrival time                                                                                                  -47.828
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -36.330


#Path 76
Startpoint: i_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                               13.941    13.941
i_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    15.642
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.907    20.549
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    21.800
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 5.244    27.045
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    28.594
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.094    31.688
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    32.939
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    35.423
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.728
e_mux4x0_Q_D_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.670    40.398
e_mux4x0_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    41.650
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     4.506    46.155
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305    47.461
i_dffe_Q_28.QD[0] (Q_FRAG)                                                                                0.000    47.461
data arrival time                                                                                                  47.461

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                              11.163    11.163
clock uncertainty                                                                                         0.000    11.163
cell setup time                                                                                           0.105    11.269
data required time                                                                                                 11.269
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 11.269
data arrival time                                                                                                 -47.461
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -36.192


#Path 77
Startpoint: i_dffe_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                        10.391    10.391
i_dffe_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                        1.701    12.092
a_LUT4_O.c_frag.TSL[0] (C_FRAG)                                     5.189    17.281
a_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      1.593    18.874
$iopadmap$decade.a.O_DAT[0] (BIDIR_CELL)                            6.808    25.682
$iopadmap$decade.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.491
out:a.outpad[0] (.output)                                           0.000    35.491
data arrival time                                                            35.491

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -35.491
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -35.491


#Path 78
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 4.769    42.543
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    43.848
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                           3.306    47.154
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                            1.305    48.460
i_dffe_Q_11.QD[0] (Q_FRAG)                                                                                 0.000    48.460
data arrival time                                                                                                   48.460

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_11.QCK[0] (Q_FRAG)                                                                               13.005    13.005
clock uncertainty                                                                                          0.000    13.005
cell setup time                                                                                            0.105    13.110
data required time                                                                                                  13.110
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.110
data arrival time                                                                                                  -48.460
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -35.349


#Path 79
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.509    42.284
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    43.279
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                           4.136    47.415
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                            1.305    48.720
i_dffe_Q_10.QD[0] (Q_FRAG)                                                                                 0.000    48.720
data arrival time                                                                                                   48.720

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                               13.838    13.838
clock uncertainty                                                                                          0.000    13.838
cell setup time                                                                                            0.105    13.943
data required time                                                                                                  13.943
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.943
data arrival time                                                                                                  -48.720
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -34.777


#Path 80
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.084    35.756
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    37.008
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    39.408
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    40.713
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                           5.766    46.479
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                            1.305    47.784
i_dffe_Q_14.QD[0] (Q_FRAG)                                                                                 0.000    47.784
data arrival time                                                                                                   47.784

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_14.QCK[0] (Q_FRAG)                                                                               13.142    13.142
clock uncertainty                                                                                          0.000    13.142
cell setup time                                                                                            0.105    13.247
data required time                                                                                                  13.247
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.247
data arrival time                                                                                                  -47.784
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -34.537


#Path 81
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.107    36.779
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    37.774
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                           4.898    42.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                            1.305    43.978
i_dffe_Q_12.QD[0] (Q_FRAG)                                                                                 0.000    43.978
data arrival time                                                                                                   43.978

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_12.QCK[0] (Q_FRAG)                                                                               12.313    12.313
clock uncertainty                                                                                          0.000    12.313
cell setup time                                                                                            0.105    12.418
data required time                                                                                                  12.418
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  12.418
data arrival time                                                                                                  -43.978
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -31.559


#Path 82
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.084    35.756
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    37.008
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                           3.955    40.963
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                            1.305    42.268
i_dffe_Q_15.QD[0] (Q_FRAG)                                                                                 0.000    42.268
data arrival time                                                                                                   42.268

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_15.QCK[0] (Q_FRAG)                                                                               11.837    11.837
clock uncertainty                                                                                          0.000    11.837
cell setup time                                                                                            0.105    11.943
data required time                                                                                                  11.943
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  11.943
data arrival time                                                                                                  -42.268
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -30.325


#Path 83
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.677    30.946
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    32.251
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                          5.732    37.983
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                           1.305    39.288
i_dffe_Q_18.QD[0] (Q_FRAG)                                                                                 0.000    39.288
data arrival time                                                                                                   39.288

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_18.QCK[0] (Q_FRAG)                                                                                9.759     9.759
clock uncertainty                                                                                          0.000     9.759
cell setup time                                                                                            0.105     9.865
data required time                                                                                                   9.865
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   9.865
data arrival time                                                                                                  -39.288
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -29.423


#Path 84
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.408    31.676
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    32.672
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                           4.897    37.569
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                            1.305    38.874
i_dffe_Q_16.QD[0] (Q_FRAG)                                                                                 0.000    38.874
data arrival time                                                                                                   38.874

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_16.QCK[0] (Q_FRAG)                                                                               11.284    11.284
clock uncertainty                                                                                          0.000    11.284
cell setup time                                                                                            0.105    11.389
data required time                                                                                                  11.389
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  11.389
data arrival time                                                                                                  -38.874
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -27.485


#Path 85
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.677    30.946
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    32.251
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                           3.627    35.878
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                            1.305    37.183
i_dffe_Q_17.QD[0] (Q_FRAG)                                                                                 0.000    37.183
data arrival time                                                                                                   37.183

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_17.QCK[0] (Q_FRAG)                                                                               10.430    10.430
clock uncertainty                                                                                          0.000    10.430
cell setup time                                                                                            0.105    10.535
data required time                                                                                                  10.535
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  10.535
data arrival time                                                                                                  -37.183
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -26.648


#Path 86
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 6.032    28.838
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.090
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                          3.271    33.361
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                           1.305    34.666
i_dffe_Q_21.QD[0] (Q_FRAG)                                                                                 0.000    34.666
data arrival time                                                                                                   34.666

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_21.QCK[0] (Q_FRAG)                                                                                8.667     8.667
clock uncertainty                                                                                          0.000     8.667
cell setup time                                                                                            0.105     8.773
data required time                                                                                                   8.773
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   8.773
data arrival time                                                                                                  -34.666
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -25.893


#Path 87
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.435    22.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.943
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.324    28.267
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    29.518
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.t_frag.XAB[0] (T_FRAG)                                 5.348    34.866
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                  1.305    36.172
i_dffe_Q_23.QD[0] (Q_FRAG)                                                                        0.000    36.172
data arrival time                                                                                          36.172

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_23.QCK[0] (Q_FRAG)                                                                      10.396    10.396
clock uncertainty                                                                                 0.000    10.396
cell setup time                                                                                   0.105    10.502
data required time                                                                                         10.502
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         10.502
data arrival time                                                                                         -36.172
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -25.670


#Path 88
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 6.032    28.838
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.090
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                           3.691    33.781
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                            1.305    35.086
i_dffe_Q_20.QD[0] (Q_FRAG)                                                                                 0.000    35.086
data arrival time                                                                                                   35.086

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                9.562     9.562
clock uncertainty                                                                                          0.000     9.562
cell setup time                                                                                            0.105     9.667
data required time                                                                                                   9.667
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   9.667
data arrival time                                                                                                  -35.086
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -25.419


#Path 89
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.435    22.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.943
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.324    28.267
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    29.518
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                  4.501    34.019
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                   1.305    35.324
i_dffe_Q_22.QD[0] (Q_FRAG)                                                                        0.000    35.324
data arrival time                                                                                          35.324

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_22.QCK[0] (Q_FRAG)                                                                      10.424    10.424
clock uncertainty                                                                                 0.000    10.424
cell setup time                                                                                   0.105    10.529
data required time                                                                                         10.529
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         10.529
data arrival time                                                                                         -35.324
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -24.795


#Path 90
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.555    21.811
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    22.807
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                4.466    27.273
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 0.996    28.268
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                          4.154    32.422
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                           1.305    33.727
i_dffe_Q_19.QD[0] (Q_FRAG)                                                                                 0.000    33.727
data arrival time                                                                                                   33.727

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dffe_Q_19.QCK[0] (Q_FRAG)                                                                               10.592    10.592
clock uncertainty                                                                                          0.000    10.592
cell setup time                                                                                            0.105    10.698
data required time                                                                                                  10.698
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  10.698
data arrival time                                                                                                  -33.727
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.030


#Path 91
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.090    23.347
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    24.652
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                  5.472    30.124
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                   1.305    31.429
i_dffe_Q_25.QD[0] (Q_FRAG)                                                                        0.000    31.429
data arrival time                                                                                          31.429

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_25.QCK[0] (Q_FRAG)                                                                       9.500     9.500
clock uncertainty                                                                                 0.000     9.500
cell setup time                                                                                   0.105     9.606
data required time                                                                                          9.606
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          9.606
data arrival time                                                                                         -31.429
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -21.824


#Path 92
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.090    23.347
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    24.652
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.t_frag.XAB[0] (T_FRAG)                                 6.756    31.408
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.t_frag.XZ[0] (T_FRAG)                                  1.305    32.714
i_dffe_Q_26.QD[0] (Q_FRAG)                                                                        0.000    32.714
data arrival time                                                                                          32.714

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                      11.248    11.248
clock uncertainty                                                                                 0.000    11.248
cell setup time                                                                                   0.105    11.354
data required time                                                                                         11.354
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         11.354
data arrival time                                                                                         -32.714
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -21.360


#Path 93
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.435    22.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.943
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.t_frag.XAB[0] (T_FRAG)                                 5.525    29.468
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                  1.305    30.773
i_dffe_Q_24.QD[0] (Q_FRAG)                                                                        0.000    30.773
data arrival time                                                                                          30.773

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_24.QCK[0] (Q_FRAG)                                                                      11.257    11.257
clock uncertainty                                                                                 0.000    11.257
cell setup time                                                                                   0.105    11.362
data required time                                                                                         11.362
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         11.362
data arrival time                                                                                         -30.773
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -19.411


#Path 94
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                      11.163    11.163
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    12.865
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       3.955    16.819
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    18.256
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.t_frag.XAB[0] (T_FRAG)                                 4.196    22.453
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.t_frag.XZ[0] (T_FRAG)                                  1.305    23.758
i_dffe_Q_27.QD[0] (Q_FRAG)                                                                        0.000    23.758
data arrival time                                                                                          23.758

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_27.QCK[0] (Q_FRAG)                                                                      10.361    10.361
clock uncertainty                                                                                 0.000    10.361
cell setup time                                                                                   0.105    10.466
data required time                                                                                         10.466
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         10.466
data arrival time                                                                                         -23.758
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -13.292


#Path 95
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_31.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                        10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701    12.088
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.f_frag.FS[0] (F_FRAG)                       4.610    16.698
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    17.309
i_dffe_Q_31.QD[0] (Q_FRAG)                                                          4.280    21.590
data arrival time                                                                            21.590

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                        10.387    10.387
clock uncertainty                                                                   0.000    10.387
cell setup time                                                                     0.105    10.492
data required time                                                                           10.492
---------------------------------------------------------------------------------------------------
data required time                                                                           10.492
data arrival time                                                                           -21.590
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.098


#Path 96
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_29.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                            10.387    10.387
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    12.088
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                       4.198    16.286
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.305    17.592
i_dffe_Q_29.QD[0] (Q_FRAG)                                                              0.000    17.592
data arrival time                                                                                17.592

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                                            11.274    11.274
clock uncertainty                                                                       0.000    11.274
cell setup time                                                                         0.105    11.379
data required time                                                                               11.379
-------------------------------------------------------------------------------------------------------
data required time                                                                               11.379
data arrival time                                                                               -17.592
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.212


#End of timing report
