INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/reconstruct_rom/sim/reconstruct_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconstruct_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add32_rom/sim/add32_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add32_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add31_rom/sim/add31_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add31_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add7_rom/sim/add7_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add7_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index32_rom/sim/index32_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index32_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index31_rom/sim/index31_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index31_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index7_rom/sim/index7_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index7_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DMM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMM_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/DBU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_tb
