#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001e475d5fef0 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v000001e475dc3b40_0 .var/s "a", 3 0;
v000001e475dc4900_0 .var/s "b", 3 0;
v000001e475dc3d20_0 .var/s "c", 0 0;
v000001e475dc4040_0 .net "c_out", 0 0, L_000001e475d5e3e0;  1 drivers
v000001e475dc3320_0 .net/s "sum", 3 0, L_000001e475dc4720;  1 drivers
S_000001e475d613e0 .scope module, "test" "four_adder" 2 8, 3 18 0, S_000001e475d5fef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
v000001e475dc47c0_0 .net "a", 3 0, v000001e475dc3b40_0;  1 drivers
v000001e475dc42c0_0 .net "b", 3 0, v000001e475dc4900_0;  1 drivers
v000001e475dc38c0_0 .net "c_in", 0 0, v000001e475dc3d20_0;  1 drivers
v000001e475dc3780_0 .net "c_out", 0 0, L_000001e475d5e3e0;  alias, 1 drivers
v000001e475dc3820_0 .net "sum", 3 0, L_000001e475dc4720;  alias, 1 drivers
v000001e475dc4e00_0 .net "temp", 2 0, L_000001e475dc4360;  1 drivers
L_000001e475dc44a0 .part v000001e475dc3b40_0, 0, 1;
L_000001e475dc49a0 .part v000001e475dc4900_0, 0, 1;
L_000001e475dc4180 .part L_000001e475dc4360, 0, 1;
L_000001e475dc3280 .part v000001e475dc3b40_0, 1, 1;
L_000001e475dc4cc0 .part v000001e475dc4900_0, 1, 1;
L_000001e475dc4360 .concat8 [ 1 1 1 0], L_000001e475d5e290, L_000001e475d5e6f0, L_000001e475d5e760;
L_000001e475dc45e0 .part L_000001e475dc4360, 1, 1;
L_000001e475dc4d60 .part v000001e475dc3b40_0, 2, 1;
L_000001e475dc4680 .part v000001e475dc4900_0, 2, 1;
L_000001e475dc4720 .concat8 [ 1 1 1 1], L_000001e475d5e0d0, L_000001e475d5e920, L_000001e475d5ea00, L_000001e475d5e370;
L_000001e475dc31e0 .part L_000001e475dc4360, 2, 1;
L_000001e475dc4f40 .part v000001e475dc3b40_0, 3, 1;
L_000001e475dc33c0 .part v000001e475dc4900_0, 3, 1;
S_000001e475d61570 .scope module, "e" "one_adder" 3 21, 3 1 0, S_000001e475d613e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001e475d5e840 .functor XOR 1, L_000001e475dc44a0, L_000001e475dc49a0, C4<0>, C4<0>;
L_000001e475d5e0d0 .functor XOR 1, L_000001e475d5e840, v000001e475dc3d20_0, C4<0>, C4<0>;
L_000001e475d5e8b0 .functor AND 1, L_000001e475dc44a0, L_000001e475dc49a0, C4<1>, C4<1>;
L_000001e475d5df10 .functor AND 1, L_000001e475d5e840, v000001e475dc3d20_0, C4<1>, C4<1>;
L_000001e475d5e290 .functor OR 1, L_000001e475d5e8b0, L_000001e475d5df10, C4<0>, C4<0>;
v000001e475d5b8f0_0 .net "a", 0 0, L_000001e475dc44a0;  1 drivers
v000001e475d5b170_0 .net "b", 0 0, L_000001e475dc49a0;  1 drivers
v000001e475d5b990_0 .net "c_in", 0 0, v000001e475dc3d20_0;  alias, 1 drivers
v000001e475d5ba30_0 .net "c_out", 0 0, L_000001e475d5e290;  1 drivers
v000001e475d5bad0_0 .net "d", 0 0, L_000001e475d5e840;  1 drivers
v000001e475d5b2b0_0 .net "e", 0 0, L_000001e475d5e8b0;  1 drivers
v000001e475d5b350_0 .net "f", 0 0, L_000001e475d5df10;  1 drivers
v000001e475dc30a0_0 .net "sum", 0 0, L_000001e475d5e0d0;  1 drivers
S_000001e475d64d00 .scope module, "f" "one_adder" 3 22, 3 1 0, S_000001e475d613e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001e475d5df80 .functor XOR 1, L_000001e475dc3280, L_000001e475dc4cc0, C4<0>, C4<0>;
L_000001e475d5e920 .functor XOR 1, L_000001e475d5df80, L_000001e475dc4180, C4<0>, C4<0>;
L_000001e475d5e990 .functor AND 1, L_000001e475dc3280, L_000001e475dc4cc0, C4<1>, C4<1>;
L_000001e475d5e680 .functor AND 1, L_000001e475d5df80, L_000001e475dc4180, C4<1>, C4<1>;
L_000001e475d5e6f0 .functor OR 1, L_000001e475d5e990, L_000001e475d5e680, C4<0>, C4<0>;
v000001e475dc4540_0 .net "a", 0 0, L_000001e475dc3280;  1 drivers
v000001e475dc40e0_0 .net "b", 0 0, L_000001e475dc4cc0;  1 drivers
v000001e475dc3e60_0 .net "c_in", 0 0, L_000001e475dc4180;  1 drivers
v000001e475dc4400_0 .net "c_out", 0 0, L_000001e475d5e6f0;  1 drivers
v000001e475dc3f00_0 .net "d", 0 0, L_000001e475d5df80;  1 drivers
v000001e475dc3c80_0 .net "e", 0 0, L_000001e475d5e990;  1 drivers
v000001e475dc3140_0 .net "f", 0 0, L_000001e475d5e680;  1 drivers
v000001e475dc3aa0_0 .net "sum", 0 0, L_000001e475d5e920;  1 drivers
S_000001e475d691f0 .scope module, "g" "one_adder" 3 23, 3 1 0, S_000001e475d613e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001e475d5e300 .functor XOR 1, L_000001e475dc4d60, L_000001e475dc4680, C4<0>, C4<0>;
L_000001e475d5ea00 .functor XOR 1, L_000001e475d5e300, L_000001e475dc45e0, C4<0>, C4<0>;
L_000001e475d5e5a0 .functor AND 1, L_000001e475dc4d60, L_000001e475dc4680, C4<1>, C4<1>;
L_000001e475d5eb50 .functor AND 1, L_000001e475d5e300, L_000001e475dc45e0, C4<1>, C4<1>;
L_000001e475d5e760 .functor OR 1, L_000001e475d5e5a0, L_000001e475d5eb50, C4<0>, C4<0>;
v000001e475dc4220_0 .net "a", 0 0, L_000001e475dc4d60;  1 drivers
v000001e475dc3fa0_0 .net "b", 0 0, L_000001e475dc4680;  1 drivers
v000001e475dc3dc0_0 .net "c_in", 0 0, L_000001e475dc45e0;  1 drivers
v000001e475dc3960_0 .net "c_out", 0 0, L_000001e475d5e760;  1 drivers
v000001e475dc3640_0 .net "d", 0 0, L_000001e475d5e300;  1 drivers
v000001e475dc4ea0_0 .net "e", 0 0, L_000001e475d5e5a0;  1 drivers
v000001e475dc4a40_0 .net "f", 0 0, L_000001e475d5eb50;  1 drivers
v000001e475dc36e0_0 .net "sum", 0 0, L_000001e475d5ea00;  1 drivers
S_000001e475d69380 .scope module, "h" "one_adder" 3 24, 3 1 0, S_000001e475d613e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001e475d5e140 .functor XOR 1, L_000001e475dc4f40, L_000001e475dc33c0, C4<0>, C4<0>;
L_000001e475d5e370 .functor XOR 1, L_000001e475d5e140, L_000001e475dc31e0, C4<0>, C4<0>;
L_000001e475d5edf0 .functor AND 1, L_000001e475dc4f40, L_000001e475dc33c0, C4<1>, C4<1>;
L_000001e475d5e610 .functor AND 1, L_000001e475d5e140, L_000001e475dc31e0, C4<1>, C4<1>;
L_000001e475d5e3e0 .functor OR 1, L_000001e475d5edf0, L_000001e475d5e610, C4<0>, C4<0>;
v000001e475dc4ae0_0 .net "a", 0 0, L_000001e475dc4f40;  1 drivers
v000001e475dc4b80_0 .net "b", 0 0, L_000001e475dc33c0;  1 drivers
v000001e475dc3be0_0 .net "c_in", 0 0, L_000001e475dc31e0;  1 drivers
v000001e475dc3500_0 .net "c_out", 0 0, L_000001e475d5e3e0;  alias, 1 drivers
v000001e475dc35a0_0 .net "d", 0 0, L_000001e475d5e140;  1 drivers
v000001e475dc3a00_0 .net "e", 0 0, L_000001e475d5edf0;  1 drivers
v000001e475dc4860_0 .net "f", 0 0, L_000001e475d5e610;  1 drivers
v000001e475dc4c20_0 .net "sum", 0 0, L_000001e475d5e370;  1 drivers
    .scope S_000001e475d5fef0;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "test_four_adder.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e475d5fef0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e475dc3b40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e475dc4900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e475dc3d20_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 16, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 16, 0, 32;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 21 "$monitor", "%dns monitor: a=%b b=%b c=%b sum=%b", $stime, v000001e475dc3b40_0, v000001e475dc4900_0, v000001e475dc3d20_0, v000001e475dc3320_0 {0 0 0};
    %delay 2, 0;
    %load/vec4 v000001e475dc4900_0;
    %addi 1, 0, 4;
    %store/vec4 v000001e475dc4900_0, 0, 4;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v000001e475dc3b40_0;
    %addi 1, 0, 4;
    %store/vec4 v000001e475dc3b40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e475dc4900_0, 0, 4;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e475dc3b40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e475dc4900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e475dc3d20_0, 0, 1;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_000001e475d5fef0;
T_1 ;
    %delay 2000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "four_adder_tb.v";
    "four_adder.v";
