

================================================================
== Vitis HLS Report for 'hwmm_layer1_Pipeline_prod4'
================================================================
* Date:           Tue Nov 25 19:16:05 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.166 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  3.150 us|  3.150 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- prod    |      103|      103|         5|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     145|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     145|    112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_weights_1_U  |hwmm_layer1_Pipeline_prod4_layer1_weights_1  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                             |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_111_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln10_fu_105_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          15|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k           |   9|          2|    7|         14|
    |ap_sig_allocacmp_sum_2_load  |   9|          2|   32|         64|
    |k_1_fu_46                    |   9|          2|    7|         14|
    |sum_2_fu_42                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   80|        160|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln10_reg_161                 |   1|   0|    1|          0|
    |k_1_fu_46                         |   7|   0|    7|          0|
    |mul_1_reg_185                     |  32|   0|   32|          0|
    |sum_2_fu_42                       |  32|   0|   32|          0|
    |icmp_ln10_reg_161                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|  32|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1239_p_din0    |  out|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1239_p_din1    |  out|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1239_p_opcode  |  out|    2|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1239_p_dout0   |   in|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1239_p_ce      |  out|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1243_p_din0    |  out|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1243_p_din1    |  out|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1243_p_dout0   |   in|   32|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|grp_fu_1243_p_ce      |  out|    1|  ap_ctrl_hs|  hwmm_layer1_Pipeline_prod4|  return value|
|input_img_address0    |  out|    7|   ap_memory|                   input_img|         array|
|input_img_ce0         |  out|    1|   ap_memory|                   input_img|         array|
|input_img_q0          |   in|   32|   ap_memory|                   input_img|         array|
|sum_2_out             |  out|   32|      ap_vld|                   sum_2_out|       pointer|
|sum_2_out_ap_vld      |  out|    1|      ap_vld|                   sum_2_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

