// Seed: 2495315583
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_6 = 0;
  input wire id_2;
  assign module_2.id_3 = 0;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output tri id_5,
    input wand id_6,
    input supply0 id_7
    , id_10,
    output tri1 id_8
);
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6
);
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
