[
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053723",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053723",
        "articleTitle": "Low-power multiplexer designs using three-independent-gate field effect transistors",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086053022,
                "preferredName": "Edouard Giacomin",
                "firstName": "Edouard",
                "lastName": "Giacomin"
            },
            {
                "id": 37086053824,
                "preferredName": "Jorge Romero Gonzalez",
                "firstName": "Jorge Romero",
                "lastName": "Gonzalez"
            },
            {
                "id": 37399788600,
                "preferredName": "Pierre-Emmanuel Gaillardon",
                "firstName": "Pierre-Emmanuel",
                "lastName": "Gaillardon"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053724",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053724",
        "articleTitle": "A logic-in-memory design with 3-terminal magnetic tunnel junction function evaluators for convolutional neural networks",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085683705,
                "preferredName": "Sumit Dutta",
                "firstName": "Sumit",
                "lastName": "Dutta"
            },
            {
                "id": 37085697196,
                "preferredName": "Saima A. Siddiqui",
                "firstName": "Saima A.",
                "lastName": "Siddiqui"
            },
            {
                "id": 37086174155,
                "preferredName": "Felix B\u00fcttner",
                "firstName": "Felix",
                "lastName": "B\u00fcttner"
            },
            {
                "id": 37086176129,
                "preferredName": "Luqiao Liu",
                "firstName": "Luqiao",
                "lastName": "Liu"
            },
            {
                "id": 37303894100,
                "preferredName": "Caroline A. Ross",
                "firstName": "Caroline A.",
                "lastName": "Ross"
            },
            {
                "id": 37314035200,
                "preferredName": "Marc A. Baldo",
                "firstName": "Marc A.",
                "lastName": "Baldo"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053719",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053719",
        "articleTitle": "Memcapacitive reservoir computing",
        "volume": null,
        "issue": null,
        "startPage": "115",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086111128,
                "preferredName": "S. J. Dat Tran",
                "firstName": "S. J.",
                "lastName": "Dat Tran"
            },
            {
                "id": 37328860700,
                "preferredName": "Christof Teuscher",
                "firstName": "Christof",
                "lastName": "Teuscher"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053704",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053704",
        "articleTitle": "A novel SRAM \u2014 STT-MRAM hybrid cache implementation improving cache performance",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086024010,
                "preferredName": "Odilia Coi",
                "firstName": "Odilia",
                "lastName": "Coi"
            },
            {
                "id": 37086024241,
                "preferredName": "Guillaume Patrigeon",
                "firstName": "Guillaume",
                "lastName": "Patrigeon"
            },
            {
                "id": 37072689200,
                "preferredName": "Sophiane Senni",
                "firstName": "Sophiane",
                "lastName": "Senni"
            },
            {
                "id": 37285662600,
                "preferredName": "Lionel Torres",
                "firstName": "Lionel",
                "lastName": "Torres"
            },
            {
                "id": 37391893000,
                "preferredName": "Pascal Benoit",
                "firstName": "Pascal",
                "lastName": "Benoit"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053726",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053726",
        "articleTitle": "Polymorphic spintronic logic gates for hardware security primitives \u2014 Device design and performance benchmarking",
        "volume": null,
        "issue": null,
        "startPage": "131",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37534013400,
                "preferredName": "S. Rakheja",
                "firstName": "S.",
                "lastName": "Rakheja"
            },
            {
                "id": 38467273500,
                "preferredName": "N. Kani",
                "firstName": "N.",
                "lastName": "Kani"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053712",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053712",
        "articleTitle": "A compact 8-bit adder design using in-memory memristive computing: Towards solving the Feynman Grand Prize challenge",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086016872,
                "preferredName": "Dwaipayan Chakraborty",
                "firstName": "Dwaipayan",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086196991,
                "preferredName": "Sunny Raj",
                "firstName": "Sunny",
                "lastName": "Raj"
            },
            {
                "id": 37857266900,
                "preferredName": "Sumit Kumar Jha",
                "firstName": "Sumit Kumar",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053736",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053736",
        "articleTitle": "Power-delivery network in 3D ICs: Monolithic 3D vs. Skybridge 3D CMOS",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37076570600,
                "preferredName": "Jiajun Shi",
                "firstName": "Jiajun",
                "lastName": "Shi"
            },
            {
                "id": 37085350303,
                "preferredName": "Mingyu Li",
                "firstName": "Mingyu",
                "lastName": "Li"
            },
            {
                "id": 37274532100,
                "preferredName": "Csaba Andras Moritz",
                "firstName": "Csaba Andras",
                "lastName": "Moritz"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053713",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053713",
        "articleTitle": "Reconfigurable processing in memory architecture based on spin orbit torque",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085833533,
                "preferredName": "Liang Chang",
                "firstName": "Liang",
                "lastName": "Chang"
            },
            {
                "id": 37085376060,
                "preferredName": "Zhaohao Wang",
                "firstName": "Zhaohao",
                "lastName": "Wang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053711",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053711",
        "articleTitle": "Transient model with interchangeability for dual-gate ambipolar CNTFET logic design",
        "volume": null,
        "issue": null,
        "startPage": "61",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086012539,
                "preferredName": "Xuan Hu",
                "firstName": "Xuan",
                "lastName": "Hu"
            },
            {
                "id": 38474025100,
                "preferredName": "Joseph S. Friedman",
                "firstName": "Joseph S.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053731",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053731",
        "articleTitle": "Hybrid neural network using binary RRAM devices",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37541153100,
                "preferredName": "Mohammed A. Zidan",
                "firstName": "Mohammed A.",
                "lastName": "Zidan"
            },
            {
                "id": 37086022408,
                "preferredName": "YeonJoo Jeong",
                "firstName": "YeonJoo",
                "lastName": "Jeong"
            },
            {
                "id": 38183969000,
                "preferredName": "Wei D. Lu",
                "firstName": "Wei D.",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053730",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053730",
        "articleTitle": "Epsilon-greedy strategy for online dictionary learning with realistic memristor array constraints",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085446682,
                "preferredName": "Fuxi Cai",
                "firstName": "Fuxi",
                "lastName": "Cai"
            },
            {
                "id": 38183969000,
                "preferredName": "Wei D. Lu",
                "firstName": "Wei D.",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053732",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053732",
        "articleTitle": "Naive Bayesian inference of handwritten digits using a memristive associative memory",
        "volume": null,
        "issue": null,
        "startPage": "139",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085862773,
                "preferredName": "Mohammad M. A. Taha",
                "firstName": "Mohammad M. A.",
                "lastName": "Taha"
            },
            {
                "id": 37328860700,
                "preferredName": "Christof Teuscher",
                "firstName": "Christof",
                "lastName": "Teuscher"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053717",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053717",
        "articleTitle": "Proposal for novel magnetic memory device with spin momentum locking materials",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086128198,
                "preferredName": "Xiaowan Qin",
                "firstName": "Xiaowan",
                "lastName": "Qin"
            },
            {
                "id": 37085546091,
                "preferredName": "Lang Zeng",
                "firstName": "Lang",
                "lastName": "Zeng"
            },
            {
                "id": 37085772248,
                "preferredName": "Tianqi Gao",
                "firstName": "Tianqi",
                "lastName": "Gao"
            },
            {
                "id": 37085360125,
                "preferredName": "Deming Zhang",
                "firstName": "Deming",
                "lastName": "Zhang"
            },
            {
                "id": 37085480981,
                "preferredName": "Mingzhi Long",
                "firstName": "Mingzhi",
                "lastName": "Long"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053721",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053721",
        "articleTitle": "Fine-grained 3D reconfigurable computing fabric with RRAM",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085350303,
                "preferredName": "Mingyu Li",
                "firstName": "Mingyu",
                "lastName": "Li"
            },
            {
                "id": 37076570600,
                "preferredName": "Jiajun Shi",
                "firstName": "Jiajun",
                "lastName": "Shi"
            },
            {
                "id": 37085856686,
                "preferredName": "Sachin Bhat",
                "firstName": "Sachin",
                "lastName": "Bhat"
            },
            {
                "id": 37274532100,
                "preferredName": "Csaba Andras Moritz",
                "firstName": "Csaba Andras",
                "lastName": "Moritz"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053716",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053716",
        "articleTitle": "Verilog \u2014 A compact model of a ME-MTJ based XNOR/NOR gate",
        "volume": null,
        "issue": null,
        "startPage": "162",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085761835,
                "preferredName": "Nishtha Sharma",
                "firstName": "Nishtha",
                "lastName": "Sharma"
            },
            {
                "id": 38626558900,
                "preferredName": "Andrew Marshall",
                "firstName": "Andrew",
                "lastName": "Marshall"
            },
            {
                "id": 37315524600,
                "preferredName": "Jonathan Bird",
                "firstName": "Jonathan",
                "lastName": "Bird"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053709",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053709",
        "articleTitle": "Design and operational assessment of an intra-cell hybrid L2 cache",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 38548685000,
                "preferredName": "Linbin Chen",
                "firstName": "Linbin",
                "lastName": "Chen"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053715",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053715",
        "articleTitle": "Linear regression based multi-state logic decomposition approach for efficient hardware implementation",
        "volume": null,
        "issue": null,
        "startPage": "153",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085404865,
                "preferredName": "Wafi Danesh",
                "firstName": "Wafi",
                "lastName": "Danesh"
            },
            {
                "id": 37538086500,
                "preferredName": "Mostafizur Rahman",
                "firstName": "Mostafizur",
                "lastName": "Rahman"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053720",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053720",
        "articleTitle": "CASPER \u2014 Configurable design space exploration of programmable architectures for machine learning using beyond moore devices",
        "volume": null,
        "issue": null,
        "startPage": "117",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37274089900,
                "preferredName": "Dilip Vasudevan",
                "firstName": "Dilip",
                "lastName": "Vasudevan"
            },
            {
                "id": 37540629500,
                "preferredName": "George Michelogiannakis",
                "firstName": "George",
                "lastName": "Michelogiannakis"
            },
            {
                "id": 37671269300,
                "preferredName": "David Donofrio",
                "firstName": "David",
                "lastName": "Donofrio"
            },
            {
                "id": 37281789600,
                "preferredName": "John Shalf",
                "firstName": "John",
                "lastName": "Shalf"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053718",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053718",
        "articleTitle": "Frequency modulation of spin torque nano oscillator with voltage controlled magnetic anisotropy effect",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086929592,
                "preferredName": "Zuodong Zhang",
                "firstName": "Zuodong",
                "lastName": "Zhang"
            },
            {
                "id": 37085546091,
                "preferredName": "Lang Zeng",
                "firstName": "Lang",
                "lastName": "Zeng"
            },
            {
                "id": 37085772248,
                "preferredName": "Tianqi Gao",
                "firstName": "Tianqi",
                "lastName": "Gao"
            },
            {
                "id": 37085360125,
                "preferredName": "Deming Zhang",
                "firstName": "Deming",
                "lastName": "Zhang"
            },
            {
                "id": 37086128198,
                "preferredName": "Xiaowan Qin",
                "firstName": "Xiaowan",
                "lastName": "Qin"
            },
            {
                "id": 37085480981,
                "preferredName": "Mingzhi Long",
                "firstName": "Mingzhi",
                "lastName": "Long"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37085417017,
                "preferredName": "Haiming Yu",
                "firstName": "Haiming",
                "lastName": "Yu"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053733",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053733",
        "articleTitle": "Architecture, design and technology guidelines for crosspoint memories",
        "volume": null,
        "issue": null,
        "startPage": "55",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085516497,
                "preferredName": "A. Levisse",
                "firstName": "A.",
                "lastName": "Levisse"
            },
            {
                "id": 37085354196,
                "preferredName": "p. Royer",
                "firstName": "p.",
                "lastName": "Royer"
            },
            {
                "id": 37408563300,
                "preferredName": "B. Giraud",
                "firstName": "B.",
                "lastName": "Giraud"
            },
            {
                "id": 37408065600,
                "preferredName": "J.P. Noel",
                "firstName": "J.P.",
                "lastName": "Noel"
            },
            {
                "id": 37072880400,
                "preferredName": "M. Moreau",
                "firstName": "M.",
                "lastName": "Moreau"
            },
            {
                "id": 37265513200,
                "preferredName": "J.M. Portal",
                "firstName": "J.M.",
                "lastName": "Portal"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053725",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053725",
        "articleTitle": "High performance and energy-efficient in-memory computing architecture based on SOT-MRAM",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086029268,
                "preferredName": "Zhezhi He",
                "firstName": "Zhezhi",
                "lastName": "He"
            },
            {
                "id": 37085630705,
                "preferredName": "Shaahin Angizi",
                "firstName": "Shaahin",
                "lastName": "Angizi"
            },
            {
                "id": 37072414800,
                "preferredName": "Farhana Parveen",
                "firstName": "Farhana",
                "lastName": "Parveen"
            },
            {
                "id": 37060955700,
                "preferredName": "Deliang Fan",
                "firstName": "Deliang",
                "lastName": "Fan"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053729",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053729",
        "articleTitle": "Approximate vector matrix multiplication implementations for neuromorphic applications using memristive crossbars",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085450353,
                "preferredName": "Walt Woods",
                "firstName": "Walt",
                "lastName": "Woods"
            },
            {
                "id": 37328860700,
                "preferredName": "Christof Teuscher",
                "firstName": "Christof",
                "lastName": "Teuscher"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053708",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053708",
        "articleTitle": "Spatio-temporal learning with arrays of analog nanosynapses",
        "volume": null,
        "issue": null,
        "startPage": "125",
        "endPage": "130",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085529248,
                "preferredName": "Christopher H. Bennett",
                "firstName": "Christopher H.",
                "lastName": "Bennett"
            },
            {
                "id": 37294060900,
                "preferredName": "Damien Querlioz",
                "firstName": "Damien",
                "lastName": "Querlioz"
            },
            {
                "id": 37276514100,
                "preferredName": "Jacques-Olivier Klein",
                "firstName": "Jacques-Olivier",
                "lastName": "Klein"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053727",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053727",
        "articleTitle": "Fully-connected single-layer STT-MTJ-based spiking neural network under process variability",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085461101,
                "preferredName": "Elena Ioana Vatajelu",
                "firstName": "Elena Ioana",
                "lastName": "Vatajelu"
            },
            {
                "id": 37274135900,
                "preferredName": "Lorena Anghel",
                "firstName": "Lorena",
                "lastName": "Anghel"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053714",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053714",
        "articleTitle": "Automated synthesis of compact multiplier circuits for in-memory computing using ROBDDs",
        "volume": null,
        "issue": null,
        "startPage": "141",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086053059,
                "preferredName": "Amad Ul Hassen",
                "firstName": "Amad Ul",
                "lastName": "Hassen"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053706",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053706",
        "articleTitle": "SkyNet: Memristor-based 3D IC for artificial neural networks",
        "volume": null,
        "issue": null,
        "startPage": "109",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085856686,
                "preferredName": "Sachin Bhat",
                "firstName": "Sachin",
                "lastName": "Bhat"
            },
            {
                "id": 37086054959,
                "preferredName": "Sourabh Kulkarni",
                "firstName": "Sourabh",
                "lastName": "Kulkarni"
            },
            {
                "id": 37076570600,
                "preferredName": "Jiajun Shi",
                "firstName": "Jiajun",
                "lastName": "Shi"
            },
            {
                "id": 37085350303,
                "preferredName": "Mingyu Li",
                "firstName": "Mingyu",
                "lastName": "Li"
            },
            {
                "id": 37274532100,
                "preferredName": "Csaba Andras Moritz",
                "firstName": "Csaba Andras",
                "lastName": "Moritz"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053738",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053738",
        "articleTitle": "A self-calibrating sense amplifier for a true random number generator using hybrid FinFET-straintronic MTJ",
        "volume": null,
        "issue": null,
        "startPage": "147",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086055442,
                "preferredName": "Sudipta Bhuin",
                "firstName": "Sudipta",
                "lastName": "Bhuin"
            },
            {
                "id": 37086057201,
                "preferredName": "Joseph Sweeney",
                "firstName": "Joseph",
                "lastName": "Sweeney"
            },
            {
                "id": 38229172100,
                "preferredName": "Samuel Pagliarini",
                "firstName": "Samuel",
                "lastName": "Pagliarini"
            },
            {
                "id": 37075134400,
                "preferredName": "Ayan K. Biswas",
                "firstName": "Ayan K.",
                "lastName": "Biswas"
            },
            {
                "id": 37273687500,
                "preferredName": "Lawrence Pileggi",
                "firstName": "Lawrence",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053734",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053734",
        "articleTitle": "Ultra high density 3D SRAM cell design in Stacked Horizontal Nanowire (SN3D) fabric",
        "volume": null,
        "issue": null,
        "startPage": "155",
        "endPage": "161",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085840194,
                "preferredName": "Naveen Macha",
                "firstName": "Naveen",
                "lastName": "Macha"
            },
            {
                "id": 37086026921,
                "preferredName": "Sandeep Geedipally",
                "firstName": "Sandeep",
                "lastName": "Geedipally"
            },
            {
                "id": 37538086500,
                "preferredName": "Mostafizur Rahman",
                "firstName": "Mostafizur",
                "lastName": "Rahman"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053705",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053705",
        "articleTitle": "Compact modeling of high spin transfer torque efficiency double-barrier magnetic tunnel junction",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37086095371,
                "preferredName": "Guanda Wang",
                "firstName": "Guanda",
                "lastName": "Wang"
            },
            {
                "id": 38240834200,
                "preferredName": "Yue Zhang",
                "firstName": "Yue",
                "lastName": "Zhang"
            },
            {
                "id": 37085822499,
                "preferredName": "Zhizhong Zhang",
                "firstName": "Zhizhong",
                "lastName": "Zhang"
            },
            {
                "id": 37085822394,
                "preferredName": "Jiang Nan",
                "firstName": "Jiang",
                "lastName": "Nan"
            },
            {
                "id": 37085755619,
                "preferredName": "Zhenyi Zheng",
                "firstName": "Zhenyi",
                "lastName": "Zheng"
            },
            {
                "id": 37085559936,
                "preferredName": "Yu Wang",
                "firstName": "Yu",
                "lastName": "Wang"
            },
            {
                "id": 37085546091,
                "preferredName": "Lang Zeng",
                "firstName": "Lang",
                "lastName": "Zeng"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053728",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053728",
        "articleTitle": "Non-temporal logic performance of an atomic switch network",
        "volume": null,
        "issue": null,
        "startPage": "133",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085731198,
                "preferredName": "Kelsey Scharnhorst",
                "firstName": "Kelsey",
                "lastName": "Scharnhorst"
            },
            {
                "id": 37085450353,
                "preferredName": "Walt Woods",
                "firstName": "Walt",
                "lastName": "Woods"
            },
            {
                "id": 37328860700,
                "preferredName": "Christof Teuscher",
                "firstName": "Christof",
                "lastName": "Teuscher"
            },
            {
                "id": 37303179500,
                "preferredName": "Adam Stieg",
                "firstName": "Adam",
                "lastName": "Stieg"
            },
            {
                "id": 37303177600,
                "preferredName": "James Gimzewski",
                "firstName": "James",
                "lastName": "Gimzewski"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053735",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053735",
        "articleTitle": "AOI-based data-centric circuits for near-memory processing",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085699800,
                "preferredName": "Salin Junsangsri",
                "firstName": "Salin",
                "lastName": "Junsangsri"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053737",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053737",
        "articleTitle": "Energy efficient computation using injection locked bias-field free spin-hall nano-oscillator array with shared heavy metal",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37061093800,
                "preferredName": "Karthik Yogendra",
                "firstName": "Karthik",
                "lastName": "Yogendra"
            },
            {
                "id": 37085812048,
                "preferredName": "Minsuk Koo",
                "firstName": "Minsuk",
                "lastName": "Koo"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053710",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053710",
        "articleTitle": "L3EP: Low latency, low energy program-and-verify for triple-level cell phase change memory",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37085471077,
                "preferredName": "Ali Alsuwaiyan",
                "firstName": "Ali",
                "lastName": "Alsuwaiyan"
            },
            {
                "id": 37272330500,
                "preferredName": "Kartik Mohanram",
                "firstName": "Kartik",
                "lastName": "Mohanram"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053722",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053722",
        "articleTitle": "Low cost multi-error correction for 3D polyhedral memories",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 38252745600,
                "preferredName": "Mihai Lefter",
                "firstName": "Mihai",
                "lastName": "Lefter"
            },
            {
                "id": 37545401100,
                "preferredName": "Thomas Marconi",
                "firstName": "Thomas",
                "lastName": "Marconi"
            },
            {
                "id": 37545461400,
                "preferredName": "George Razvan Voicu",
                "firstName": "George Razvan",
                "lastName": "Voicu"
            },
            {
                "id": 37085365113,
                "preferredName": "Sorin Dan Cotofana",
                "firstName": "Sorin",
                "lastName": "Dan Cotofana"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053707",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053707",
        "articleTitle": "Mixing circuit based on neural associative memories and nanoelectronic 1S1R cells",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": [
            {
                "id": 37281932800,
                "preferredName": "Arne Heittmann",
                "firstName": "Arne",
                "lastName": "Heittmann"
            },
            {
                "id": 37274311400,
                "preferredName": "Tobias G. Noll",
                "firstName": "Tobias G.",
                "lastName": "Noll"
            }
        ]
    },
    {
        "publicationNumber": "8048800",
        "doi": "10.1109/NANOARCH.2017.8053703",
        "publicationYear": "2017",
        "publicationDate": "25-26 July 2017",
        "articleNumber": "8053703",
        "articleTitle": "[Front matter]",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "xii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)",
        "authors": []
    }
]