<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Wed, 27 Aug 2025 07:15:26 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,938</stars>
      <forks>885</forks>
      <addStars>38</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,357</stars>
      <forks>309</forks>
      <addStars>21</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>653</stars>
      <forks>175</forks>
      <addStars>15</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>hdl-util/hdmi</title>
      <link>https://github.com/hdl-util/hdmi</link>
      <description>Send video/audio over HDMI on an FPGA</description>
      <guid>https://github.com/hdl-util/hdmi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,197</stars>
      <forks>129</forks>
      <addStars>16</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11097096?s=40&amp;v=4</avatar>
          <name>sameer</name>
          <url>https://github.com/sameer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2101303?s=40&amp;v=4</avatar>
          <name>bkoropoff</name>
          <url>https://github.com/bkoropoff</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/163115?s=40&amp;v=4</avatar>
          <name>dnet</name>
          <url>https://github.com/dnet</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/894763?s=40&amp;v=4</avatar>
          <name>jamesbowman</name>
          <url>https://github.com/jamesbowman</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/57590389?s=40&amp;v=4</avatar>
          <name>zwenergy</name>
          <url>https://github.com/zwenergy</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,618</stars>
      <forks>641</forks>
      <addStars>26</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>270</stars>
      <forks>86</forks>
      <addStars>6</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>