# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/Accumulator.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/FIFO.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/Max_Pooling_ReLU.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/PE_Array.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/buffer1.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/comparator.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/conv2d_pe.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/global_controller.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/top.v" \
"C:/Users/opqrs/Desktop/CCDC/Conv2d/v/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
