$date
	Sun Oct 23 01:48:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#565116
b10101 !
1"
#565118
b10101 &
b10101 %
1$
#565119
0"
#565122
b1000000 &
b1000000 %
#565126
b100000 &
b100000 %
#565130
b10000 &
b10000 %
#565134
b1000 &
b1000 %
#565138
b100 &
b100 %
#565142
b10 &
b10 %
#565146
b1 &
b1 %
1#
#565150
b0 &
0#
b0 %
0$
#1487510
b10100 &
b10100 %
1$
b10100 !
1"
#1487511
0"
#1487514
b1010 &
b1010 %
#1487518
b101 &
b101 %
#1487522
b10000 &
b10000 %
#1487526
b1000 &
b1000 %
#1487530
b100 &
b100 %
#1487534
b10 &
b10 %
#1487538
b1 &
b1 %
1#
#1487542
b0 &
0#
b0 %
0$
#2530643
b11000 !
1"
#2530646
b11000 &
b11000 %
1$
#2530647
0"
#2530650
b1100 &
b1100 %
#2530654
b110 &
b110 %
#2530658
b11 &
b11 %
#2530662
b1010 &
b1010 %
#2530666
b101 &
b101 %
#2530670
b10000 &
b10000 %
#2530674
b1000 &
b1000 %
#2530678
b100 &
b100 %
#2530682
b10 &
b10 %
#2530686
b1 &
1#
b1 %
#2530690
b0 &
b0 %
0#
0$
#4500012
