$date
	Tue Apr 25 20:36:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_mod6_tb $end
$var wire 1 ! zero $end
$var wire 4 " tens [3:0] $end
$var wire 1 # tc $end
$var reg 1 $ clearn $end
$var reg 1 % clk $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$var integer 32 ) i [31:0] $end
$scope module dut $end
$var wire 1 ' clearn $end
$var wire 1 % clk $end
$var wire 4 * data [3:0] $end
$var wire 1 $ en $end
$var wire 1 ( loadn $end
$var wire 1 # tc $end
$var wire 1 ! zero $end
$var reg 4 + tens [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
bx )
1(
0'
b0 &
0%
1$
1#
b0 "
1!
$end
#5000
0#
0!
b101 "
b101 +
b0 )
1%
#6000
b101 &
b101 *
#10000
b1 )
0%
#11000
0(
#15000
b100 "
b100 +
b10 )
1%
#20000
b11 )
0%
#21000
1(
#25000
b11 "
b11 +
1'
b100 )
1%
#30000
b101 )
0%
#35000
b10 "
b10 +
b110 )
1%
#40000
b111 )
0%
#45000
b1 "
b1 +
b1000 )
1%
#50000
b1001 )
0%
#55000
1#
1!
b0 "
b0 +
b1010 )
1%
#60000
b1011 )
0%
#65000
0#
0!
b101 "
b101 +
b1100 )
1%
#70000
b1101 )
0%
#75000
b100 "
b100 +
b1110 )
1%
#80000
b1111 )
0%
#85000
b11 "
b11 +
b10000 )
1%
#90000
b10001 )
0%
#95000
b10 "
b10 +
b10010 )
1%
#100000
b10011 )
0%
#105000
b1 "
b1 +
b10100 )
1%
#110000
b10101 )
0%
#115000
1#
1!
b0 "
b0 +
b10110 )
1%
#120000
b10111 )
0%
#125000
0#
0!
b101 "
b101 +
b11000 )
1%
#130000
b11001 )
0%
#135000
b100 "
b100 +
b11010 )
1%
