#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 12:07:12 2020
# Process ID: 12328
# Current directory: C:/Documenti/GitHub/project_reti_logiche/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6904 C:\Documenti\GitHub\project_reti_logiche\project\project.xpr
# Log file: C:/Documenti/GitHub/project_reti_logiche/project/vivado.log
# Journal file: C:/Documenti/GitHub/project_reti_logiche/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documenti/GitHub/project_reti_logiche/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 689.336 ; gain = 129.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 15 12:08:33 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 757.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 759.816 ; gain = 1.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 759.816 ; gain = 1.887
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 116
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 117
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 240
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 241
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 242
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 240
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 241
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 242
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 118
step
Stopped at time : 3450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 119
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 120
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 121
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 128
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 247
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 129
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 130
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 131
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 132
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 247
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 75
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 76
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 77
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 78
step
Stopped at time : 3650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 80
step
Stopped at time : 3700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 133
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 134
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 247
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3800 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3800 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3800 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3800 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3800 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 135
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 136
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 247
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 248
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 250
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 251
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 137
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 247
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 248
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 250
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 251
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
add_force {/project_tb/UUT/i} -radix bin {0000 0ns}
add_force {/project_tb/UUT/counter} -radix bin {0000 0ns}
current_wave_config {Untitled 1}
Untitled 1
remove_forces { {/project_tb/UUT/i} }
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 129
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 4051 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 4150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 129
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 4051 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/project_tb/UUT/i_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 831.738 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 132
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 133
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 134
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 831.738 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
$finish called at time : 720001150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 893.523 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 0 fs : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 0 fs : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 99
step
Stopped at time : 0 fs : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 0 fs : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 50 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Documenti/GitHub/project_reti_logiche/project/project.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Mar 15 12:47:29 2020] Launched synth_1...
Run output will be captured here: C:/Documenti/GitHub/project_reti_logiche/project/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1367.949 ; gain = 449.496
launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Sun Mar 15 12:50:18 2020] Launched impl_1...
Run output will be captured here: C:/Documenti/GitHub/project_reti_logiche/project/project.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1854.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1854.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.813 ; gain = 178.617
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:194]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.816 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/RAM[0]}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/RAM[1]}} 
step
Stopped at time : 7450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7000 ns
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/UUT/ram}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/RAM[0]}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/RAM[1]}} 
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 4050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 132
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3900 ns
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 137
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3800 ns
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 135
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 136
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 248
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 249
step
Stopped at time : 3850 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 251
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
$finish called at time : 750001050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 131
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.816 ; gain = 0.000
run all
$finish called at time : 750001050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2477.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.816 ; gain = 0.000
run 7000 ns
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 8050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7000 ns
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 149
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 150
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 151
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 7050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 7100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 154
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 155
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 156
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 7150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 7200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 7000 ns
run 7000 ns
run 7000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7500 ns
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 173
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 174
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 175
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 176
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 7550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 7650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 184
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 185
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 190
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 212
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 214
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 217
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 219
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 223
step
Stopped at time : 7750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1020000150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 134
step
Stopped at time : 11050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 135
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
Stopped at time : 11500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 11550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 100 ns
step
Stopped at time : 11700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 11750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 169
run 100 ns
step
Stopped at time : 11900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 11950 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 12 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 12 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 12 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 12 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 12 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 184
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 185
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 190
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 212
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 223
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 224
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 12050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 12100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 12100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 12100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 12100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 12100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 184
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 187
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 190
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 192
step
Stopped at time : 12150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
run all
$finish called at time : 1020000150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 500 ns
run 500 ns
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 53050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
run all
$finish called at time : 1020000150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000 ns
run 50000 ns
run 5000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 157
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 158
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 108000 ns
step
Stopped at time : 108050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 108050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 108050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 108050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run 107050 ns
step
Stopped at time : 107100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 107100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 107100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 107100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 107100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 184
step
Stopped at time : 107150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 187
run 1050 ns
run 1050 ns
run 1050 ns
run 550 ns
step
Stopped at time : 110900 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run 110050 ns
step
Stopped at time : 110100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 110100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 110100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 110100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 110100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 126
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 159
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 160
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 161
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 110150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 110200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 110200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 110200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109050 ns
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 159
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 160
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109050 ns
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 112
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 125
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 143
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109050 ns
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 109050 ns
run 109050 ns
run 109050 ns
run 109050 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109050 ns
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 159
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 160
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 200 ns
run 200 ns
run 200 ns
run 200 ns
step
Stopped at time : 110 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 110 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 110 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 110 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 110 us : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 125
step
Stopped at time : 110050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 153
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109000 ns
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 157
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 158
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
Stopped at time : 109700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109700 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109700 ns
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 168
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 169
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 109750 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
restart
INFO: [Simtcl 6-17] Simulation restarted
run 109000 ns
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 157
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 158
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 87
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 88
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 89
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 90
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 91
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 253
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 109050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109100 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 159
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 160
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 115
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109200 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 161
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 162
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 253
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 254
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 256
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 257
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 109250 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109300 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109300 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109300 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109300 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109300 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 163
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 96
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 97
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 98
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 99
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 100
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 253
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 254
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 256
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 257
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 109350 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109400 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 164
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 125
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 127
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 128
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 129
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 109450 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 109500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109500 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 165
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 93
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 125
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 133
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 134
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 135
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 74
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 81
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 82
step
Stopped at time : 109550 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 86
step
Stopped at time : 109600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109600 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 73
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 166
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 167
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 83
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 84
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 87
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 88
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 89
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 90
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 91
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 110
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 111
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 125
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 138
step
Stopped at time : 109650 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 139
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:43 ; elapsed = 00:01:32 . Memory (MB): peak = 2477.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 64
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 63
step
Stopped at time : 1050 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" Line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cee4ef4a03aa411da67c61dbdc6442ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.816 ; gain = 0.000
run all
$finish called at time : 1050000150 ns : File "C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sim_1/new/autotestbench.vhd" Line 191
run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.816 ; gain = 0.000
