// Seed: 2719425505
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    output wire id_3,
    output wand id_4,
    output wor id_5
    , id_11,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    output logic id_9
);
  initial id_9 = id_8;
  genvar id_12;
endmodule
module module_1 #(
    parameter id_18 = 32'd35,
    parameter id_43 = 32'd57
) (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output uwire id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input supply0 id_12,
    output uwire id_13,
    input tri0 id_14,
    input wor id_15[id_43 : -1],
    input supply0 void id_16,
    input tri0 id_17,
    input supply1 _id_18,
    output wand id_19,
    input tri0 id_20,
    output logic id_21,
    input wire id_22,
    input supply0 id_23,
    input wor id_24,
    output tri0 id_25[-1 : id_18],
    input wor id_26,
    output logic id_27,
    output uwire id_28,
    input wor id_29,
    input wor id_30,
    output tri id_31,
    input tri1 id_32,
    input tri id_33,
    output tri1 id_34,
    input wand id_35,
    output uwire id_36,
    output supply0 id_37,
    input tri0 id_38,
    input tri0 id_39,
    input wor id_40,
    input supply0 id_41,
    input supply0 id_42,
    input tri _id_43,
    input supply0 id_44,
    input wor id_45,
    output wor id_46,
    output tri0 id_47,
    input supply1 id_48,
    input uwire id_49,
    input tri1 id_50,
    output tri id_51,
    output supply1 id_52,
    input tri0 id_53,
    input wor id_54
    , id_56
);
  assign id_13 = -1'h0 == -1;
  id_57 :
  assert property (@(|1'b0 | 1'h0 or -1) id_2)
  else id_27 <= -1;
  always begin : LABEL_0
    id_21 <= 1;
  end
  module_0 modCall_1 (
      id_41,
      id_11,
      id_46,
      id_51,
      id_31,
      id_13,
      id_11,
      id_53,
      id_49,
      id_21
  );
endmodule
