// Seed: 64789085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_4 = 1'b0 > id_10;
  type_14 id_11 (
      id_8,
      1'd0,
      id_10
  );
  logic id_12, id_13;
  always @(posedge id_13) begin
    if (id_8) id_1 <= 1;
    else begin
      id_5 <= 1;
    end
  end
endmodule
