#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 19 07:41:06 2020
# Process ID: 5368
# Current directory: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent940 C:\Users\Youngsc\Desktop\1190200122- ԬҰ\Homework_yy\Homework_yy.xpr
# Log file: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/vivado.log
# Journal file: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/soft/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 793.152 ; gain = 173.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/LSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowLight_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowLight_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowStatus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowStatus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sim_1/new/Main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/soft/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa9faaf422104427a7b2a2f09e12660c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_sim_behav xil_defaultlib.Main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'Figure0' [C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sim_1/new/Main_sim.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShowLight_8
Compiling module xil_defaultlib.ShowNumber
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.ShowStatus
Compiling module xil_defaultlib.ShowLight_10
Compiling module xil_defaultlib.ShowTime
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LSD
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_sim_behav -key {Behavioral:sim_1:Functional:Main_sim} -tclbatch {Main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 839.617 ; gain = 23.254
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec 19 07:42:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1/runme.log
[Sat Dec 19 07:42:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec 19 07:44:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1/runme.log
[Sat Dec 19 07:44:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec 19 07:48:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1/runme.log
[Sat Dec 19 07:48:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Dec 19 07:50:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/synth_1/runme.log
[Sat Dec 19 07:50:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 19 07:51:38 2020...
