#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1de66a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1de6830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1df5240 .functor NOT 1, L_0x1e220a0, C4<0>, C4<0>, C4<0>;
L_0x1e21e00 .functor XOR 1, L_0x1e21ca0, L_0x1e21d60, C4<0>, C4<0>;
L_0x1e21f90 .functor XOR 1, L_0x1e21e00, L_0x1e21ec0, C4<0>, C4<0>;
v0x1e1c8d0_0 .net *"_ivl_10", 0 0, L_0x1e21ec0;  1 drivers
v0x1e1c9d0_0 .net *"_ivl_12", 0 0, L_0x1e21f90;  1 drivers
v0x1e1cab0_0 .net *"_ivl_2", 0 0, L_0x1e1e680;  1 drivers
v0x1e1cb70_0 .net *"_ivl_4", 0 0, L_0x1e21ca0;  1 drivers
v0x1e1cc50_0 .net *"_ivl_6", 0 0, L_0x1e21d60;  1 drivers
v0x1e1cd80_0 .net *"_ivl_8", 0 0, L_0x1e21e00;  1 drivers
v0x1e1ce60_0 .net "a", 0 0, v0x1e188b0_0;  1 drivers
v0x1e1cf00_0 .net "b", 0 0, v0x1e18950_0;  1 drivers
v0x1e1cfa0_0 .net "c", 0 0, v0x1e189f0_0;  1 drivers
v0x1e1d040_0 .var "clk", 0 0;
v0x1e1d0e0_0 .net "d", 0 0, v0x1e18b30_0;  1 drivers
v0x1e1d180_0 .net "q_dut", 0 0, L_0x1e21980;  1 drivers
v0x1e1d220_0 .net "q_ref", 0 0, L_0x1dd1ea0;  1 drivers
v0x1e1d2c0_0 .var/2u "stats1", 159 0;
v0x1e1d360_0 .var/2u "strobe", 0 0;
v0x1e1d400_0 .net "tb_match", 0 0, L_0x1e220a0;  1 drivers
v0x1e1d4c0_0 .net "tb_mismatch", 0 0, L_0x1df5240;  1 drivers
v0x1e1d580_0 .net "wavedrom_enable", 0 0, v0x1e18c20_0;  1 drivers
v0x1e1d620_0 .net "wavedrom_title", 511 0, v0x1e18cc0_0;  1 drivers
L_0x1e1e680 .concat [ 1 0 0 0], L_0x1dd1ea0;
L_0x1e21ca0 .concat [ 1 0 0 0], L_0x1dd1ea0;
L_0x1e21d60 .concat [ 1 0 0 0], L_0x1e21980;
L_0x1e21ec0 .concat [ 1 0 0 0], L_0x1dd1ea0;
L_0x1e220a0 .cmp/eeq 1, L_0x1e1e680, L_0x1e21f90;
S_0x1de69c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1de6830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1dd1ea0 .functor OR 1, v0x1e189f0_0, v0x1e18950_0, C4<0>, C4<0>;
v0x1df54b0_0 .net "a", 0 0, v0x1e188b0_0;  alias, 1 drivers
v0x1df5550_0 .net "b", 0 0, v0x1e18950_0;  alias, 1 drivers
v0x1dd1ff0_0 .net "c", 0 0, v0x1e189f0_0;  alias, 1 drivers
v0x1dd2090_0 .net "d", 0 0, v0x1e18b30_0;  alias, 1 drivers
v0x1e17eb0_0 .net "q", 0 0, L_0x1dd1ea0;  alias, 1 drivers
S_0x1e18060 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1de6830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e188b0_0 .var "a", 0 0;
v0x1e18950_0 .var "b", 0 0;
v0x1e189f0_0 .var "c", 0 0;
v0x1e18a90_0 .net "clk", 0 0, v0x1e1d040_0;  1 drivers
v0x1e18b30_0 .var "d", 0 0;
v0x1e18c20_0 .var "wavedrom_enable", 0 0;
v0x1e18cc0_0 .var "wavedrom_title", 511 0;
E_0x1de1800/0 .event negedge, v0x1e18a90_0;
E_0x1de1800/1 .event posedge, v0x1e18a90_0;
E_0x1de1800 .event/or E_0x1de1800/0, E_0x1de1800/1;
E_0x1de1a50 .event posedge, v0x1e18a90_0;
E_0x1dca9f0 .event negedge, v0x1e18a90_0;
S_0x1e183b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e18060;
 .timescale -12 -12;
v0x1e185b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e186b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e18060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e18e20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1de6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1de7120 .functor NOT 1, v0x1e18950_0, C4<0>, C4<0>, C4<0>;
L_0x1df52b0 .functor AND 1, v0x1e188b0_0, L_0x1de7120, C4<1>, C4<1>;
L_0x1e1d8d0 .functor NOT 1, v0x1e189f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1d940 .functor AND 1, L_0x1df52b0, L_0x1e1d8d0, C4<1>, C4<1>;
L_0x1e1da10 .functor AND 1, L_0x1e1d940, v0x1e18b30_0, C4<1>, C4<1>;
L_0x1e1db60 .functor NOT 1, v0x1e188b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1dc10 .functor AND 1, L_0x1e1db60, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e1dc80 .functor NOT 1, v0x1e189f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1dd40 .functor AND 1, L_0x1e1dc10, L_0x1e1dc80, C4<1>, C4<1>;
L_0x1e1de50 .functor NOT 1, v0x1e18b30_0, C4<0>, C4<0>, C4<0>;
L_0x1e1df20 .functor AND 1, L_0x1e1dd40, L_0x1e1de50, C4<1>, C4<1>;
L_0x1e1dfe0 .functor OR 1, L_0x1e1da10, L_0x1e1df20, C4<0>, C4<0>;
L_0x1e1e160 .functor NOT 1, v0x1e188b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1e1d0 .functor AND 1, L_0x1e1e160, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e1e0f0 .functor AND 1, L_0x1e1e1d0, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e1e360 .functor NOT 1, v0x1e18b30_0, C4<0>, C4<0>, C4<0>;
L_0x1e1e460 .functor AND 1, L_0x1e1e0f0, L_0x1e1e360, C4<1>, C4<1>;
L_0x1e1e570 .functor OR 1, L_0x1e1dfe0, L_0x1e1e460, C4<0>, C4<0>;
L_0x1e1e720 .functor NOT 1, v0x1e188b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1e790 .functor AND 1, L_0x1e1e720, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e1ea10 .functor AND 1, L_0x1e1e790, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e1ebe0 .functor AND 1, L_0x1e1ea10, v0x1e18b30_0, C4<1>, C4<1>;
L_0x1e1ed60 .functor OR 1, L_0x1e1e570, L_0x1e1ebe0, C4<0>, C4<0>;
L_0x1e1ee70 .functor NOT 1, v0x1e18950_0, C4<0>, C4<0>, C4<0>;
L_0x1e1efb0 .functor AND 1, v0x1e188b0_0, L_0x1e1ee70, C4<1>, C4<1>;
L_0x1e1f180 .functor AND 1, L_0x1e1efb0, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e1f320 .functor NOT 1, v0x1e18b30_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f4a0 .functor AND 1, L_0x1e1f180, L_0x1e1f320, C4<1>, C4<1>;
L_0x1e1f6a0 .functor OR 1, L_0x1e1ed60, L_0x1e1f4a0, C4<0>, C4<0>;
L_0x1e1f7b0 .functor NOT 1, v0x1e18950_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f920 .functor AND 1, v0x1e188b0_0, L_0x1e1f7b0, C4<1>, C4<1>;
L_0x1e1f9e0 .functor AND 1, L_0x1e1f920, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e1fbb0 .functor AND 1, L_0x1e1f9e0, v0x1e18b30_0, C4<1>, C4<1>;
L_0x1e1fc70 .functor OR 1, L_0x1e1f6a0, L_0x1e1fbb0, C4<0>, C4<0>;
L_0x1e1fea0 .functor AND 1, v0x1e188b0_0, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e1ff10 .functor NOT 1, v0x1e189f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e200b0 .functor AND 1, L_0x1e1fea0, L_0x1e1ff10, C4<1>, C4<1>;
L_0x1e201c0 .functor NOT 1, v0x1e18b30_0, C4<0>, C4<0>, C4<0>;
L_0x1e20370 .functor AND 1, L_0x1e200b0, L_0x1e201c0, C4<1>, C4<1>;
L_0x1e20480 .functor OR 1, L_0x1e1fc70, L_0x1e20370, C4<0>, C4<0>;
L_0x1e206e0 .functor AND 1, v0x1e188b0_0, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e20750 .functor NOT 1, v0x1e189f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e20920 .functor AND 1, L_0x1e206e0, L_0x1e20750, C4<1>, C4<1>;
L_0x1e20a30 .functor AND 1, L_0x1e20920, v0x1e18b30_0, C4<1>, C4<1>;
L_0x1e20c60 .functor OR 1, L_0x1e20480, L_0x1e20a30, C4<0>, C4<0>;
L_0x1e20d70 .functor AND 1, v0x1e188b0_0, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e20f60 .functor AND 1, L_0x1e20d70, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e21020 .functor NOT 1, v0x1e18b30_0, C4<0>, C4<0>, C4<0>;
L_0x1e21220 .functor AND 1, L_0x1e20f60, L_0x1e21020, C4<1>, C4<1>;
L_0x1e21330 .functor OR 1, L_0x1e20c60, L_0x1e21220, C4<0>, C4<0>;
L_0x1e215e0 .functor AND 1, v0x1e188b0_0, v0x1e18950_0, C4<1>, C4<1>;
L_0x1e21650 .functor AND 1, L_0x1e215e0, v0x1e189f0_0, C4<1>, C4<1>;
L_0x1e218c0 .functor AND 1, L_0x1e21650, v0x1e18b30_0, C4<1>, C4<1>;
L_0x1e21980 .functor OR 1, L_0x1e21330, L_0x1e218c0, C4<0>, C4<0>;
v0x1e19110_0 .net *"_ivl_0", 0 0, L_0x1de7120;  1 drivers
v0x1e191f0_0 .net *"_ivl_10", 0 0, L_0x1e1db60;  1 drivers
v0x1e192d0_0 .net *"_ivl_100", 0 0, L_0x1e215e0;  1 drivers
v0x1e193c0_0 .net *"_ivl_102", 0 0, L_0x1e21650;  1 drivers
v0x1e194a0_0 .net *"_ivl_104", 0 0, L_0x1e218c0;  1 drivers
v0x1e195d0_0 .net *"_ivl_12", 0 0, L_0x1e1dc10;  1 drivers
v0x1e196b0_0 .net *"_ivl_14", 0 0, L_0x1e1dc80;  1 drivers
v0x1e19790_0 .net *"_ivl_16", 0 0, L_0x1e1dd40;  1 drivers
v0x1e19870_0 .net *"_ivl_18", 0 0, L_0x1e1de50;  1 drivers
v0x1e19950_0 .net *"_ivl_2", 0 0, L_0x1df52b0;  1 drivers
v0x1e19a30_0 .net *"_ivl_20", 0 0, L_0x1e1df20;  1 drivers
v0x1e19b10_0 .net *"_ivl_22", 0 0, L_0x1e1dfe0;  1 drivers
v0x1e19bf0_0 .net *"_ivl_24", 0 0, L_0x1e1e160;  1 drivers
v0x1e19cd0_0 .net *"_ivl_26", 0 0, L_0x1e1e1d0;  1 drivers
v0x1e19db0_0 .net *"_ivl_28", 0 0, L_0x1e1e0f0;  1 drivers
v0x1e19e90_0 .net *"_ivl_30", 0 0, L_0x1e1e360;  1 drivers
v0x1e19f70_0 .net *"_ivl_32", 0 0, L_0x1e1e460;  1 drivers
v0x1e1a050_0 .net *"_ivl_34", 0 0, L_0x1e1e570;  1 drivers
v0x1e1a130_0 .net *"_ivl_36", 0 0, L_0x1e1e720;  1 drivers
v0x1e1a210_0 .net *"_ivl_38", 0 0, L_0x1e1e790;  1 drivers
v0x1e1a2f0_0 .net *"_ivl_4", 0 0, L_0x1e1d8d0;  1 drivers
v0x1e1a3d0_0 .net *"_ivl_40", 0 0, L_0x1e1ea10;  1 drivers
v0x1e1a4b0_0 .net *"_ivl_42", 0 0, L_0x1e1ebe0;  1 drivers
v0x1e1a590_0 .net *"_ivl_44", 0 0, L_0x1e1ed60;  1 drivers
v0x1e1a670_0 .net *"_ivl_46", 0 0, L_0x1e1ee70;  1 drivers
v0x1e1a750_0 .net *"_ivl_48", 0 0, L_0x1e1efb0;  1 drivers
v0x1e1a830_0 .net *"_ivl_50", 0 0, L_0x1e1f180;  1 drivers
v0x1e1a910_0 .net *"_ivl_52", 0 0, L_0x1e1f320;  1 drivers
v0x1e1a9f0_0 .net *"_ivl_54", 0 0, L_0x1e1f4a0;  1 drivers
v0x1e1aad0_0 .net *"_ivl_56", 0 0, L_0x1e1f6a0;  1 drivers
v0x1e1abb0_0 .net *"_ivl_58", 0 0, L_0x1e1f7b0;  1 drivers
v0x1e1ac90_0 .net *"_ivl_6", 0 0, L_0x1e1d940;  1 drivers
v0x1e1ad70_0 .net *"_ivl_60", 0 0, L_0x1e1f920;  1 drivers
v0x1e1b060_0 .net *"_ivl_62", 0 0, L_0x1e1f9e0;  1 drivers
v0x1e1b140_0 .net *"_ivl_64", 0 0, L_0x1e1fbb0;  1 drivers
v0x1e1b220_0 .net *"_ivl_66", 0 0, L_0x1e1fc70;  1 drivers
v0x1e1b300_0 .net *"_ivl_68", 0 0, L_0x1e1fea0;  1 drivers
v0x1e1b3e0_0 .net *"_ivl_70", 0 0, L_0x1e1ff10;  1 drivers
v0x1e1b4c0_0 .net *"_ivl_72", 0 0, L_0x1e200b0;  1 drivers
v0x1e1b5a0_0 .net *"_ivl_74", 0 0, L_0x1e201c0;  1 drivers
v0x1e1b680_0 .net *"_ivl_76", 0 0, L_0x1e20370;  1 drivers
v0x1e1b760_0 .net *"_ivl_78", 0 0, L_0x1e20480;  1 drivers
v0x1e1b840_0 .net *"_ivl_8", 0 0, L_0x1e1da10;  1 drivers
v0x1e1b920_0 .net *"_ivl_80", 0 0, L_0x1e206e0;  1 drivers
v0x1e1ba00_0 .net *"_ivl_82", 0 0, L_0x1e20750;  1 drivers
v0x1e1bae0_0 .net *"_ivl_84", 0 0, L_0x1e20920;  1 drivers
v0x1e1bbc0_0 .net *"_ivl_86", 0 0, L_0x1e20a30;  1 drivers
v0x1e1bca0_0 .net *"_ivl_88", 0 0, L_0x1e20c60;  1 drivers
v0x1e1bd80_0 .net *"_ivl_90", 0 0, L_0x1e20d70;  1 drivers
v0x1e1be60_0 .net *"_ivl_92", 0 0, L_0x1e20f60;  1 drivers
v0x1e1bf40_0 .net *"_ivl_94", 0 0, L_0x1e21020;  1 drivers
v0x1e1c020_0 .net *"_ivl_96", 0 0, L_0x1e21220;  1 drivers
v0x1e1c100_0 .net *"_ivl_98", 0 0, L_0x1e21330;  1 drivers
v0x1e1c1e0_0 .net "a", 0 0, v0x1e188b0_0;  alias, 1 drivers
v0x1e1c280_0 .net "b", 0 0, v0x1e18950_0;  alias, 1 drivers
v0x1e1c370_0 .net "c", 0 0, v0x1e189f0_0;  alias, 1 drivers
v0x1e1c460_0 .net "d", 0 0, v0x1e18b30_0;  alias, 1 drivers
v0x1e1c550_0 .net "q", 0 0, L_0x1e21980;  alias, 1 drivers
S_0x1e1c6b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1de6830;
 .timescale -12 -12;
E_0x1de15a0 .event anyedge, v0x1e1d360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e1d360_0;
    %nor/r;
    %assign/vec4 v0x1e1d360_0, 0;
    %wait E_0x1de15a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e18060;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e189f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18950_0, 0;
    %assign/vec4 v0x1e188b0_0, 0;
    %wait E_0x1dca9f0;
    %wait E_0x1de1a50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e189f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18950_0, 0;
    %assign/vec4 v0x1e188b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1de1800;
    %load/vec4 v0x1e188b0_0;
    %load/vec4 v0x1e18950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e189f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e18b30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e189f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18950_0, 0;
    %assign/vec4 v0x1e188b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e186b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1de1800;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e189f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18950_0, 0;
    %assign/vec4 v0x1e188b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1de6830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1d360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1de6830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e1d040_0;
    %inv;
    %store/vec4 v0x1e1d040_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1de6830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e18a90_0, v0x1e1d4c0_0, v0x1e1ce60_0, v0x1e1cf00_0, v0x1e1cfa0_0, v0x1e1d0e0_0, v0x1e1d220_0, v0x1e1d180_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1de6830;
T_7 ;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1de6830;
T_8 ;
    %wait E_0x1de1800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1d2c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1d2c0_0, 4, 32;
    %load/vec4 v0x1e1d400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1d2c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1d2c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1d2c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e1d220_0;
    %load/vec4 v0x1e1d220_0;
    %load/vec4 v0x1e1d180_0;
    %xor;
    %load/vec4 v0x1e1d220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1d2c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e1d2c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1d2c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit4/iter0/response1/top_module.sv";
