<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Logic Type | Home</title>
<meta name="keywords" content="sv">
<meta name="description" content="SV Verification Directory
Logic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.
Language Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 &gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 &gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 &gt;=1 unsigned - SystemVerilog Bit 2 &gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization.">
<meta name="author" content="Kiran">
<link rel="canonical" href="https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.402b9318b7c7bf3f5b9d20fbe641067b77d2a54c4e82f8e39b4b12714a45c9fa.css" integrity="sha256-QCuTGLfHvz9bnSD75kEGe3fSpUxOgvjjm0sScUpFyfo=" rel="preload stylesheet" as="style">
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">

<link rel="icon" href="https://24x7fpga.com/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://24x7fpga.com/assets/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://24x7fpga.com/assets/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://24x7fpga.com/assets/apple-touch-icon.png">
<link rel="mask-icon" href="https://24x7fpga.com/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript>

<link rel="stylesheet" href="../../zcustom.css">

<meta property="og:title" content="Logic Type" />
<meta property="og:description" content="SV Verification Directory
Logic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.
Language Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 &gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 &gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 &gt;=1 unsigned - SystemVerilog Bit 2 &gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/" /><meta property="article:section" content="sv_directory" />
<meta property="article:published_time" content="2024-06-28T14:48:00-04:00" />
<meta property="article:modified_time" content="2024-06-28T14:48:00-04:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Logic Type"/>
<meta name="twitter:description" content="SV Verification Directory
Logic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.
Language Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 &gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 &gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 &gt;=1 unsigned - SystemVerilog Bit 2 &gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Sv_directories",
      "item": "https://24x7fpga.com/sv_directory/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Logic Type",
      "item": "https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Logic Type",
  "name": "Logic Type",
  "description": "SV Verification Directory\nLogic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.\nLanguage Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 \u0026gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 \u0026gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 \u0026gt;=1 unsigned - SystemVerilog Bit 2 \u0026gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization.",
  "keywords": [
    "sv"
  ],
  "articleBody": "SV Verification Directory\nLogic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.\nLanguage Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 \u003e=1 Unsigned - SystemVerilog/Verilog Reg 4 \u003e=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 \u003e=1 unsigned - SystemVerilog Bit 2 \u003e=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization.\n2-State and 4-State Data Type In verilog the data types is differntiate based on the way they are assigned and store values. NET is a variable that connects two structural entities, these varibale do not store an values and their sole purpose is to pass the driving value from the driver circuit forward. Some net data types are wire, tri, wor, trior, wand, triand, tri0, tri1, supply0, supply1 and trireg. WIRE is the more frequently used data type. Unlike NET, REGISTER variable store a value and they are used in procedural blocks. Some register data types are: reg, integer, time and real. Reg is the most frequently used type. Reg is used for describing logic, integer for loop variables and calculations, real in system modules, and time and real-time for storing simulation times in test benches.\nThese verilog data type can hold four values as described in the table below:\nValue Definition 0 Logic 0 or False 1 Logic 1 or True X Unknow Value Z High Impedence of Tristate Gate 4-State Data Type: can hold all the 4 values mentioned in the above table. 2-State Data Type: can hold only 0 or 1 value. Logic Type In Verilog is important to declare a varible as wire or reg before writing the logic to use them. Sometime when the logic written is changed it is important to change the variable type also. SystemVerilog erradicates this step with the inclusion of logic data type. A logic signal can be used anywhere a net is used, except when modelling a bidirectional bus, and when using a register data type. One advantage of logic data is when it produces as error when a net type is driven by multiple ports unless desired. You can use the logic type to find netlist bugs as this type can only have a single driver.\n",
  "wordCount" : "445",
  "inLanguage": "en",
  "datePublished": "2024-06-28T14:48:00-04:00",
  "dateModified": "2024-06-28T14:48:00-04:00",
  "author":[{
    "@type": "Person",
    "name": "Kiran"
  }],
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Home",
    "logo": {
      "@type": "ImageObject",
      "url": "https://24x7fpga.com/favicon.ico"
    }
  }
}
</script><link rel="stylesheet" href="/css/syntax.css" !important>

</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    }

</script>


<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://24x7fpga.com/" accesskey="h" title="Home (Alt + H)">Home</a>
            
            
            <div class="vertical-line" style="height: 20px;"></div>
            
            
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://24x7fpga.com/research/2024_07_08_10_15_40_research" title="research">
                    <span> 


                           
                        
                         
                        research</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory" title="rtl">
                    <span> 


                           
                        
                         
                        rtl</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/sv_directory/2024_06_27_16_53_00_sv_verification_directory" title="sv">
                    <span> 


                           
                        
                         
                        sv</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/uvm_directory/2024_08_28_12_39_50_uvm_framework_directory" title="uvm">
                    <span> 


                           
                        
                         
                        uvm</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/tags/" title="">
                    <span> 


                           
                        
                            
                    
                    
                    

                    
                    
                    

                    
                    
                    
                    


                    
                    
                    
                    

                    
                    
                    
                    
                    
                    
                    
                    
                
                         
                        
                        <div style="text-decoration: none">
                        <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 20"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round" style="text-decoration: none">
                            <path d="M21 18V6H8L2 12L8 18H21Z" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"/>
                            <path d="M12 12C12 13.1046 11.1046 14 10 14C8.89543 14 8 13.1046 8 12C8 10.8954 8.89543 10 10 10C11.1046 10 12 10.8954 12 12Z" stroke="currentColor" stroke-width="1.2" stroke-linecap="round" stroke-linejoin="round"/>
                        <line x1="7" y1="7" x2="7" y2="7"></line>
                        </svg> 
                        </div>
                        </span>  
                </a>
            </li>
        </ul>
    </nav>
</header>

<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      Logic Type
    </h1>
    <div class="post-meta"><span title='2024-06-28 14:48:00 -0400 EDT'>June 28, 2024</span>&nbsp;·&nbsp;3 min&nbsp;·&nbsp;445 words&nbsp;·&nbsp;Kiran

</div>
  </header> 
  <div class="post-content"><p><a href="/sv_directory/2024_06_27_16_53_00_sv_verification_directory/">SV Verification Directory</a></p>
<h2 id="logic-type">Logic Type<a hidden class="anchor" aria-hidden="true" href="#logic-type">#</a></h2>
<h3 id="data-types">Data Types<a hidden class="anchor" aria-hidden="true" href="#data-types">#</a></h3>
<p>SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.</p>
<table>
<thead>
<tr>
<th>Language</th>
<th>Data Type</th>
<th>State Type</th>
<th>No. of Bits</th>
<th>Signed/Unsigned</th>
<th>C Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Wire</td>
<td>4</td>
<td>&gt;=1</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Reg</td>
<td>4</td>
<td>&gt;=1</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Interger</td>
<td>4</td>
<td>32</td>
<td>Signed</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Real</td>
<td>2</td>
<td></td>
<td>Double Precision Floating point</td>
<td>Double</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Time</td>
<td>4</td>
<td>64</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Logic</td>
<td>4</td>
<td>&gt;=1</td>
<td>unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Bit</td>
<td>2</td>
<td>&gt;=1</td>
<td>unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Byte</td>
<td>2</td>
<td>8</td>
<td>Signed</td>
<td>Char</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Int</td>
<td>2</td>
<td>32</td>
<td>Signed</td>
<td>Int</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Shortint</td>
<td>2</td>
<td>16</td>
<td>Signed</td>
<td>Short Int</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Longint</td>
<td>2</td>
<td>64</td>
<td>Signed</td>
<td>Long Int</td>
</tr>
</tbody>
</table>
<p>Note: signed variables can cause unexpected results with randomization.</p>
<h3 id="2-state-and-4-state-data-type">2-State and 4-State Data Type<a hidden class="anchor" aria-hidden="true" href="#2-state-and-4-state-data-type">#</a></h3>
<p>In verilog the data types is differntiate based on the way they are assigned and store values. NET is a variable that connects two structural entities, these varibale do not store an values and their sole purpose is to pass the driving value from the driver circuit forward. Some net data types are wire, tri, wor, trior, wand, triand, tri0, tri1, supply0, supply1 and trireg. WIRE is the more frequently used data type. Unlike NET, REGISTER variable store a value and they are used in procedural blocks. Some register data types are: reg, integer, time and real. Reg is the most frequently used type. Reg is used for describing logic, integer for loop variables and calculations, real in system modules, and time and real-time for storing simulation times in test benches.</p>
<p>These verilog data type can hold four values as described in the table below:</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Logic 0 or False</td>
</tr>
<tr>
<td>1</td>
<td>Logic 1 or True</td>
</tr>
<tr>
<td>X</td>
<td>Unknow Value</td>
</tr>
<tr>
<td>Z</td>
<td>High Impedence of Tristate Gate</td>
</tr>
</tbody>
</table>
<ol>
<li>4-State Data Type: can hold all the 4 values mentioned in the above table.</li>
<li>2-State Data Type: can hold only 0 or 1 value.</li>
</ol>
<h3 id="logic-type">Logic Type<a hidden class="anchor" aria-hidden="true" href="#logic-type">#</a></h3>
<p>In Verilog is important to declare a varible as wire or reg before writing the logic to use them. Sometime when the logic written is changed it is important to change the variable type also. SystemVerilog erradicates this step with the inclusion of logic data type. A logic signal can be used anywhere a net is used, except when modelling a bidirectional bus, and when using a register data type. One advantage of logic data is when it produces as error when a net type is driven by multiple ports unless desired. You can use the logic type to find netlist bugs as this type can only have a single driver.</p>


  </div>



  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://24x7fpga.com/tags/sv/">sv</a></li>
    </ul>



    <div class="bottom-line" ></div>
    
    
    
      <img src="/img/org_mode.png" class="center" alt="footer" style="max-width:50px" />
    

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2024 <a href="https://24x7fpga.com/"></a></span>
        
        


</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a><footer class="footer">

</footer>



<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
