Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Dec 14 23:22:15 2016
| Host         : KomputerMarcina running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zordon_wrapper_control_sets_placed.rpt
| Design       : zordon_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    97 |
| Unused register locations in slices containing registers |   269 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1878 |          474 |
| No           | No                    | Yes                    |              28 |           17 |
| No           | Yes                   | No                     |             199 |           65 |
| Yes          | No                    | No                     |             674 |          174 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             392 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                        Enable Signal                                                                        |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zordon_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |              1 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                             |                1 |              2 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                           |                1 |              2 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                               |                1 |              2 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                        |                1 |              2 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                   | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                         |                1 |              4 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                         |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                4 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                          | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                              | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/lat_cnt[7]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/lat_cnt[7]_i_1__0_n_0                                                                                                          | zordon_i/srodek_0/inst/div_x/lat_cnt[5]_i_1__0_n_0                                                                                     |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                       |                1 |              4 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/lat_cnt[7]_i_1__0_n_0                                                                                                          |                                                                                                                                        |                2 |              4 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/lat_cnt[7]_i_1_n_0                                                                                                             | zordon_i/srodek_0/inst/div_y/lat_cnt[5]_i_1_n_0                                                                                        |                1 |              4 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                           | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |              5 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                         |                                                                                                                                        |                2 |              5 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                  | zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                           |                1 |              5 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                           | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |              5 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                4 |              5 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                         |                                                                                                                                        |                2 |              5 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                            |                                                                                                                                        |                2 |              5 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                           | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |              5 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | zordon_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                1 |              7 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                3 |              7 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                2 |              7 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                          |                2 |              8 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                          |                3 |              8 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/i[7]_i_1__0_n_0                                                                                                                |                                                                                                                                        |                4 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                  | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[7]                                                                                             | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/i[7]_i_1_n_0                                                                                                                   |                                                                                                                                        |                3 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[15]                                                                                            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                   | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[31]                                                                                            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[23]                                                                                            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                  | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                  | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                        |                                                                                                                                        |                4 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              9 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                6 |              9 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/result_reg                                                                                                                     |                                                                                                                                        |                3 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/E[0]                                                                                                                           |                                                                                                                                        |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                      |                4 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                                                                     | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                       |                3 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/result_reg                                                                                                                     |                                                                                                                                        |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/E[0]                                                                                                                           |                                                                                                                                        |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/regy[10]_i_1_n_0                                                                                                                     | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/vid_pVSync                                                                              |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                                                                     | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                                                               |                2 |             11 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                3 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                                                                     | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                       |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/vid_pVDE                                                                                                     | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/vid_pVSync                                                                              |                2 |             11 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                7 |             12 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                        |                3 |             12 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                4 |             12 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                        |                3 |             12 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                        |                6 |             12 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                        |                4 |             13 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                       |                                                                                                                                        |                5 |             14 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                        |                2 |             14 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                2 |             14 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                7 |             15 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                            |                6 |             16 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             19 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/m000                                                                                                                                 | zordon_i/srodek_0/inst/eof_reg_n_0                                                                                                     |                5 |             20 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                        |                5 |             20 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                        |                8 |             20 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                        |                8 |             20 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                4 |             21 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                    | zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             24 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                       | zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             24 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                    | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             24 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                       | zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                9 |             32 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                        |               12 |             32 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                        |                9 |             34 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                        |               13 |             35 |
|  zordon_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                             |                                                                                                                                        |               19 |             40 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                        |                8 |             47 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                8 |             47 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                        |               10 |             48 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                          |                                                                                                                                        |                6 |             48 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |               11 |             48 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |               11 |             48 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                        |               10 |             48 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_x/divisor_reg                                                                                                                    |                                                                                                                                        |               11 |             50 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/srodek_0/inst/div_y/divisor_reg                                                                                                                    |                                                                                                                                        |               10 |             50 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             | zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             58 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] | zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/vid_pVDE                                                                                                     | zordon_i/srodek_0/inst/eof_reg_n_0                                                                                                     |               10 |             60 |
|  zordon_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                             |                                                                                                                                        |               48 |            146 |
|  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |                                                                                                                                                             |                                                                                                                                        |              417 |           1708 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     4 |
| 4      |                    15 |
| 5      |                     8 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                    14 |
| 9      |                     2 |
| 11     |                    11 |
| 12     |                     5 |
| 13     |                     1 |
| 14     |                     3 |
| 15     |                     1 |
| 16+    |                    28 |
+--------+-----------------------+


