{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612859733887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612859733887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 12:05:33 2021 " "Processing started: Tue Feb  9 12:05:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612859733887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859733887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859733888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612859734161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612859734161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA_Project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CA_Project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA_Project " "Found entity 1: CA_Project" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_shiftreg0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744517 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744518 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare0_altfp_compare_cmb-RTL " "Found design unit 1: altfp_compare0_altfp_compare_cmb-RTL" {  } { { "altfp_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/altfp_compare0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare0-RTL " "Found design unit 2: altfp_compare0-RTL" {  } { { "altfp_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/altfp_compare0.vhd" 1045 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744521 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare0_altfp_compare_cmb " "Found entity 1: altfp_compare0_altfp_compare_cmb" {  } { { "altfp_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/altfp_compare0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744521 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare0 " "Found entity 2: altfp_compare0" {  } { { "altfp_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/altfp_compare0.vhd" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744522 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744522 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744523 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744524 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_DUAL_PORT.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_DUAL_PORT.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_DUAL_PORT " "Found entity 1: RAM_DUAL_PORT" {  } { { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTR_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file INSTR_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTR_ROM " "Found entity 1: INSTR_ROM" {  } { { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file CTRL_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_ROM " "Found entity 1: CTRL_ROM" {  } { { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD4.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ADD4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 2 2 " "Found 2 design units, including 2 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_lpm_constant_r09 " "Found entity 1: zero_lpm_constant_r09" {  } { { "zero.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/zero.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744530 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero " "Found entity 2: zero" {  } { { "zero.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/zero.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one.v 2 2 " "Found 2 design units, including 2 entities, in source file one.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_lpm_constant_be9 " "Found entity 1: one_lpm_constant_be9" {  } { { "one.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/one.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744530 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "one.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/one.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_forward_compare_a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_forward_compare_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_forward_compare_a " "Found entity 1: alu_forward_compare_a" {  } { { "alu_forward_compare_a.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/alu_forward_compare_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA_Project " "Elaborating entity \"CA_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612859744606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:BRANCH " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:BRANCH\"" {  } { { "CA_Project.bdf" "BRANCH" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:BRANCH " "Elaborated megafunction instantiation \"BUSMUX:BRANCH\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:BRANCH " "Instantiated megafunction \"BUSMUX:BRANCH\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744674 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859744674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:BRANCH\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:BRANCH\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:BRANCH\|lpm_mux:\$00000 BUSMUX:BRANCH " "Elaborated megafunction instantiation \"BUSMUX:BRANCH\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:BRANCH\"" {  } { { "busmux.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 320 -1504 -1392 408 "BRANCH" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d BUSMUX:BRANCH\|lpm_mux:\$00000\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"BUSMUX:BRANCH\|lpm_mux:\$00000\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:CTRL_BUF " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:CTRL_BUF\"" {  } { { "CA_Project.bdf" "CTRL_BUF" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:CTRL_BUF " "Elaborated megafunction instantiation \"LPM_FF:CTRL_BUF\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:CTRL_BUF " "Instantiated megafunction \"LPM_FF:CTRL_BUF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744751 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -528 568 744 -384 "CTRL_BUF" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859744751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst21 " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst21\"" {  } { { "CA_Project.bdf" "inst21" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 248 -2272 -2144 360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.v" "LPM_DECODE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744778 ""}  } { { "lpm_decode0.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_decode0.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859744778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3ff " "Found entity 1: decode_3ff" {  } { { "db/decode_3ff.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/decode_3ff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3ff lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated " "Elaborating entity \"decode_3ff\" for hierarchy \"lpm_decode0:inst21\|lpm_decode:LPM_DECODE_component\|decode_3ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_ROM CTRL_ROM:MICRO_CTRL " "Elaborating entity \"CTRL_ROM\" for hierarchy \"CTRL_ROM:MICRO_CTRL\"" {  } { { "CA_Project.bdf" "MICRO_CTRL" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\"" {  } { { "CTRL_ROM.v" "altsyncram_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\"" {  } { { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component " "Instantiated megafunction \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file output0.hex " "Parameter \"init_file\" = \"output0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744874 ""}  } { { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859744874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe91 " "Found entity 1: altsyncram_oe91" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859744925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859744925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe91 CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated " "Elaborating entity \"altsyncram_oe91\" for hierarchy \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTR_ROM INSTR_ROM:INSTR_MEM " "Elaborating entity \"INSTR_ROM\" for hierarchy \"INSTR_ROM:INSTR_MEM\"" {  } { { "CA_Project.bdf" "INSTR_MEM" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "INSTR_ROM.v" "altsyncram_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859744942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file output0.hex " "Parameter \"init_file\" = \"output0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859744942 ""}  } { { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859744942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cl91 " "Found entity 1: altsyncram_cl91" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cl91 INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated " "Elaborating entity \"altsyncram_cl91\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_cl91.tdf" "rden_decode" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isb " "Found entity 1: mux_isb" {  } { { "db/mux_isb.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_isb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_isb INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|mux_isb:mux2 " "Elaborating entity \"mux_isb\" for hierarchy \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|mux_isb:mux2\"" {  } { { "db/altsyncram_cl91.tdf" "mux2" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:PC " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:PC\"" {  } { { "CA_Project.bdf" "PC" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:PC " "Elaborated megafunction instantiation \"LPM_FF:PC\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:PC " "Instantiated megafunction \"LPM_FF:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745155 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 -1320 -1144 432 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ADD4:inst17 " "Elaborating entity \"ADD4\" for hierarchy \"ADD4:inst17\"" {  } { { "CA_Project.bdf" "inst17" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 464 -1520 -1360 560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD4.v" "LPM_ADD_SUB_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD4.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745171 ""}  } { { "ADD4.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ADD4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1i " "Found entity 1: add_sub_p1i" {  } { { "db/add_sub_p1i.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/add_sub_p1i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1i ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated " "Elaborating entity \"add_sub_p1i\" for hierarchy \"ADD4:inst17\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst35 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst35\"" {  } { { "CA_Project.bdf" "inst35" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -304 -576 -432 -192 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst35\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745234 ""}  } { { "lpm_mux1.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux1.vhd" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3de.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3de.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3de " "Found entity 1: mux_3de" {  } { { "db/mux_3de.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_3de.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3de lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\|mux_3de:auto_generated " "Elaborating entity \"mux_3de\" for hierarchy \"lpm_mux1:inst35\|lpm_mux:LPM_MUX_component\|mux_3de:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:SING_EXTEND_1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:SING_EXTEND_1\"" {  } { { "CA_Project.bdf" "SING_EXTEND_1" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:SING_EXTEND_1 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_1\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:SING_EXTEND_1 " "Instantiated megafunction \"BUSMUX:SING_EXTEND_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745279 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000 BUSMUX:SING_EXTEND_1 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:SING_EXTEND_1\"" {  } { { "busmux.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 656 8 120 744 "SING_EXTEND_1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"BUSMUX:SING_EXTEND_1\|lpm_mux:\$00000\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:const_0 " "Elaborating entity \"zero\" for hierarchy \"zero:const_0\"" {  } { { "CA_Project.bdf" "const_0" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 632 -736 -624 680 "const_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_lpm_constant_r09 zero:const_0\|zero_lpm_constant_r09:zero_lpm_constant_r09_component " "Elaborating entity \"zero_lpm_constant_r09\" for hierarchy \"zero:const_0\|zero_lpm_constant_r09:zero_lpm_constant_r09_component\"" {  } { { "zero.v" "zero_lpm_constant_r09_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/zero.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one one:const_1 " "Elaborating entity \"one\" for hierarchy \"one:const_1\"" {  } { { "CA_Project.bdf" "const_1" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 712 -736 -624 760 "const_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_lpm_constant_be9 one:const_1\|one_lpm_constant_be9:one_lpm_constant_be9_component " "Elaborating entity \"one_lpm_constant_be9\" for hierarchy \"one:const_1\|one_lpm_constant_be9:one_lpm_constant_be9_component\"" {  } { { "one.v" "one_lpm_constant_be9_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/one.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_DUAL_PORT RAM_DUAL_PORT:REG_FILE " "Elaborating entity \"RAM_DUAL_PORT\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\"" {  } { { "CA_Project.bdf" "REG_FILE" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\"" {  } { { "RAM_DUAL_PORT.v" "altsyncram_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\"" {  } { { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745369 ""}  } { { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sch2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sch2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sch2 " "Found entity 1: altsyncram_sch2" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sch2 RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated " "Elaborating entity \"altsyncram_sch2\" for hierarchy \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:READ2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:READ2\"" {  } { { "CA_Project.bdf" "READ2" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:READ2 " "Elaborated megafunction instantiation \"BUSMUX:READ2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:READ2 " "Instantiated megafunction \"BUSMUX:READ2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745429 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:READ2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:READ2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:READ2\|lpm_mux:\$00000 BUSMUX:READ2 " "Elaborated megafunction instantiation \"BUSMUX:READ2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:READ2\"" {  } { { "busmux.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 240 -320 -208 328 "READ2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5vc " "Found entity 1: mux_5vc" {  } { { "db/mux_5vc.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_5vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5vc BUSMUX:READ2\|lpm_mux:\$00000\|mux_5vc:auto_generated " "Elaborating entity \"mux_5vc\" for hierarchy \"BUSMUX:READ2\|lpm_mux:\$00000\|mux_5vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:MEM_ADDR_BUF " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:MEM_ADDR_BUF\"" {  } { { "CA_Project.bdf" "MEM_ADDR_BUF" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:MEM_ADDR_BUF " "Elaborated megafunction instantiation \"LPM_FF:MEM_ADDR_BUF\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:MEM_ADDR_BUF " "Instantiated megafunction \"LPM_FF:MEM_ADDR_BUF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745478 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 0 3512 3688 144 "MEM_ADDR_BUF" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MUX.v 1 1 " "Using design file ALU_MUX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Found entity 1: ALU_MUX" {  } { { "ALU_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX ALU_MUX:inst16 " "Elaborating entity \"ALU_MUX\" for hierarchy \"ALU_MUX:inst16\"" {  } { { "CA_Project.bdf" "inst16" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 400 1904 2336 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MUX.v" "LPM_MUX_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MUX:inst16\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 24 " "Parameter \"lpm_size\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745491 ""}  } { { "ALU_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUX.v" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d2d " "Found entity 1: mux_d2d" {  } { { "db/mux_d2d.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_d2d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d2d ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\|mux_d2d:auto_generated " "Elaborating entity \"mux_d2d\" for hierarchy \"ALU_MUX:inst16\|lpm_mux:LPM_MUX_component\|mux_d2d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV LPM_INV:inst7 " "Elaborating entity \"LPM_INV\" for hierarchy \"LPM_INV:inst7\"" {  } { { "CA_Project.bdf" "inst7" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_INV:inst7 " "Elaborated megafunction instantiation \"LPM_INV:inst7\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_INV:inst7 " "Instantiated megafunction \"LPM_INV:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745592 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 2232 2288 232 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR LPM_XOR:inst9 " "Elaborating entity \"LPM_XOR\" for hierarchy \"LPM_XOR:inst9\"" {  } { { "CA_Project.bdf" "inst9" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_XOR:inst9 " "Elaborated megafunction instantiation \"LPM_XOR:inst9\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_XOR:inst9 " "Instantiated megafunction \"LPM_XOR:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745598 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2232 2288 96 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SHIFT_LEFT.v 1 1 " "Using design file ALU_SHIFT_LEFT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SHIFT_LEFT " "Found entity 1: ALU_SHIFT_LEFT" {  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_LEFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SHIFT_LEFT ALU_SHIFT_LEFT:inst10 " "Elaborating entity \"ALU_SHIFT_LEFT\" for hierarchy \"ALU_SHIFT_LEFT:inst10\"" {  } { { "CA_Project.bdf" "inst10" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -120 2368 2544 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_LEFT.v" "LPM_CLSHIFT_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745613 ""}  } { { "ALU_SHIFT_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_LEFT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ALU_SHIFT_LEFT:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_forward_compare_a alu_forward_compare_a:inst27 " "Elaborating entity \"alu_forward_compare_a\" for hierarchy \"alu_forward_compare_a:inst27\"" {  } { { "CA_Project.bdf" "inst27" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -584 1200 1328 -488 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_forward_compare_a.v" "LPM_COMPARE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/alu_forward_compare_a.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_forward_compare_a.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/alu_forward_compare_a.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745661 ""}  } { { "alu_forward_compare_a.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/alu_forward_compare_a.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mpg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mpg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mpg " "Found entity 1: cmpr_mpg" {  } { { "db/cmpr_mpg.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/cmpr_mpg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mpg alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component\|cmpr_mpg:auto_generated " "Elaborating entity \"cmpr_mpg\" for hierarchy \"alu_forward_compare_a:inst27\|lpm_compare:LPM_COMPARE_component\|cmpr_mpg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:WB_REG_2 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:WB_REG_2\"" {  } { { "CA_Project.bdf" "WB_REG_2" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:WB_REG_2 " "Elaborated megafunction instantiation \"LPM_FF:WB_REG_2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:WB_REG_2 " "Instantiated megafunction \"LPM_FF:WB_REG_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745704 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 3504 3680 432 "WB_REG_2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SHIFT_RIGHT.v 1 1 " "Using design file ALU_SHIFT_RIGHT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SHIFT_RIGHT " "Found entity 1: ALU_SHIFT_RIGHT" {  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_RIGHT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SHIFT_RIGHT ALU_SHIFT_RIGHT:inst11 " "Elaborating entity \"ALU_SHIFT_RIGHT\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\"" {  } { { "CA_Project.bdf" "inst11" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2368 2544 56 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_RIGHT.v" "LPM_CLSHIFT_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745710 ""}  } { { "ALU_SHIFT_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SHIFT_RIGHT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ALU_SHIFT_RIGHT:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ROTATE_LEFT.v 1 1 " "Using design file ALU_ROTATE_LEFT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ROTATE_LEFT " "Found entity 1: ALU_ROTATE_LEFT" {  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_LEFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ROTATE_LEFT ALU_ROTATE_LEFT:inst12 " "Elaborating entity \"ALU_ROTATE_LEFT\" for hierarchy \"ALU_ROTATE_LEFT:inst12\"" {  } { { "CA_Project.bdf" "inst12" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 72 2368 2544 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_LEFT.v" "LPM_CLSHIFT_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745724 ""}  } { { "ALU_ROTATE_LEFT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_LEFT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_clshift_iib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated " "Elaborating entity \"lpm_clshift_iib\" for hierarchy \"ALU_ROTATE_LEFT:inst12\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ROTATE_RIGHT.v 1 1 " "Using design file ALU_ROTATE_RIGHT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ROTATE_RIGHT " "Found entity 1: ALU_ROTATE_RIGHT" {  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_RIGHT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ROTATE_RIGHT ALU_ROTATE_RIGHT:inst13 " "Elaborating entity \"ALU_ROTATE_RIGHT\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\"" {  } { { "CA_Project.bdf" "inst13" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 168 2368 2544 248 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_RIGHT.v" "LPM_CLSHIFT_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745735 ""}  } { { "ALU_ROTATE_RIGHT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ROTATE_RIGHT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_clshift_jhc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"ALU_ROTATE_RIGHT:inst13\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_CONST_ZERO.v 1 1 " "Using design file ALU_CONST_ZERO.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONST_ZERO " "Found entity 1: ALU_CONST_ZERO" {  } { { "ALU_CONST_ZERO.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_CONST_ZERO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONST_ZERO ALU_CONST_ZERO:inst14 " "Elaborating entity \"ALU_CONST_ZERO\" for hierarchy \"ALU_CONST_ZERO:inst14\"" {  } { { "CA_Project.bdf" "inst14" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 392 2536 2648 440 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ALU_CONST_ZERO.v" "LPM_CONSTANT_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ALU_CONST_ZERO.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ALU_CONST_ZERO:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745755 ""}  } { { "ALU_CONST_ZERO.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_CONST_ZERO.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_COMPARE_UNSIGNED.v 1 1 " "Using design file ALU_COMPARE_UNSIGNED.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_COMPARE_UNSIGNED " "Found entity 1: ALU_COMPARE_UNSIGNED" {  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COMPARE_UNSIGNED ALU_COMPARE_UNSIGNED:inst15 " "Elaborating entity \"ALU_COMPARE_UNSIGNED\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\"" {  } { { "CA_Project.bdf" "inst15" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 288 2432 2560 384 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE_UNSIGNED.v" "LPM_COMPARE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745762 ""}  } { { "ALU_COMPARE_UNSIGNED.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE_UNSIGNED.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drg " "Found entity 1: cmpr_drg" {  } { { "db/cmpr_drg.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/cmpr_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_drg ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_drg:auto_generated " "Elaborating entity \"cmpr_drg\" for hierarchy \"ALU_COMPARE_UNSIGNED:inst15\|lpm_compare:LPM_COMPARE_component\|cmpr_drg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_ADD.v 1 1 " "Using design file ALU_ADD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ADD " "Found entity 1: ALU_ADD" {  } { { "ALU_ADD.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ADD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ADD ALU_ADD:inst1 " "Elaborating entity \"ALU_ADD\" for hierarchy \"ALU_ADD:inst1\"" {  } { { "CA_Project.bdf" "inst1" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 200 1680 1840 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_ADD.v" "LPM_ADD_SUB_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_ADD.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745821 ""}  } { { "ALU_ADD.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_ADD.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2nh " "Found entity 1: add_sub_2nh" {  } { { "db/add_sub_2nh.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/add_sub_2nh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2nh ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated " "Elaborating entity \"add_sub_2nh\" for hierarchy \"ALU_ADD:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_SUB.v 1 1 " "Using design file ALU_SUB.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SUB " "Found entity 1: ALU_SUB" {  } { { "ALU_SUB.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SUB.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SUB ALU_SUB:inst23 " "Elaborating entity \"ALU_SUB\" for hierarchy \"ALU_SUB:inst23\"" {  } { { "CA_Project.bdf" "inst23" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 80 1680 1840 176 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_SUB.v" "LPM_ADD_SUB_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU_SUB.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745866 ""}  } { { "ALU_SUB.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_SUB.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3oh " "Found entity 1: add_sub_3oh" {  } { { "db/add_sub_3oh.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/add_sub_3oh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3oh ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3oh:auto_generated " "Elaborating entity \"add_sub_3oh\" for hierarchy \"ALU_SUB:inst23\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MUL.v 1 1 " "Using design file ALU_MUL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUL " "Found entity 1: ALU_MUL" {  } { { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUL ALU_MUL:inst22 " "Elaborating entity \"ALU_MUL\" for hierarchy \"ALU_MUL:inst22\"" {  } { { "CA_Project.bdf" "inst22" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "ALU_MUL.v" "lpm_mult_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\"" {  } { { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745927 ""}  } { { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859745969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_DEVIDE.v 1 1 " "Using design file ALU_DEVIDE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_DEVIDE " "Found entity 1: ALU_DEVIDE" {  } { { "ALU_DEVIDE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_DEVIDE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859745978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859745978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_DEVIDE ALU_DEVIDE:inst18 " "Elaborating entity \"ALU_DEVIDE\" for hierarchy \"ALU_DEVIDE:inst18\"" {  } { { "CA_Project.bdf" "inst18" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -152 1672 1848 -56 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALU_DEVIDE.v" "LPM_DIVIDE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALU_DEVIDE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859745995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859745995 ""}  } { { "ALU_DEVIDE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_DEVIDE.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859745995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_24u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_24u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_24u " "Found entity 1: lpm_divide_24u" {  } { { "db/lpm_divide_24u.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_divide_24u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_24u ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated " "Elaborating entity \"lpm_divide_24u\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/abs_divider_5dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_5dg ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider " "Elaborating entity \"abs_divider_5dg\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\"" {  } { { "db/lpm_divide_24u.tdf" "divider" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_divide_24u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1ef " "Found entity 1: alt_u_div_1ef" {  } { { "db/alt_u_div_1ef.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/alt_u_div_1ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_1ef ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider " "Elaborating entity \"alt_u_div_1ef\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\"" {  } { { "db/abs_divider_5dg.tdf" "divider" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/abs_divider_5dg.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_1ef.tdf" "add_sub_0" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/alt_u_div_1ef.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|alt_u_div_1ef:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_1ef.tdf" "add_sub_1" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/alt_u_div_1ef.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/lpm_abs_c4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_c4a ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|lpm_abs_c4a:my_abs_den " "Elaborating entity \"lpm_abs_c4a\" for hierarchy \"ALU_DEVIDE:inst18\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_24u:auto_generated\|abs_divider_5dg:divider\|lpm_abs_c4a:my_abs_den\"" {  } { { "db/abs_divider_5dg.tdf" "my_abs_den" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/abs_divider_5dg.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND LPM_AND:inst8 " "Elaborating entity \"LPM_AND\" for hierarchy \"LPM_AND:inst8\"" {  } { { "CA_Project.bdf" "inst8" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_AND:inst8 " "Elaborated megafunction instantiation \"LPM_AND:inst8\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_AND:inst8 " "Instantiated megafunction \"LPM_AND:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746246 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -24 2160 2216 96 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_MIN_MAX_MUX.v 1 1 " "Using design file ALU_MIN_MAX_MUX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MIN_MAX_MUX " "Found entity 1: ALU_MIN_MAX_MUX" {  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MIN_MAX_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859746252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MIN_MAX_MUX ALU_MIN_MAX_MUX:inst3 " "Elaborating entity \"ALU_MIN_MAX_MUX\" for hierarchy \"ALU_MIN_MAX_MUX:inst3\"" {  } { { "CA_Project.bdf" "inst3" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 56 1904 1984 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MIN_MAX_MUX.v" "LPM_MUX_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU_MIN_MAX_MUX:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746255 ""}  } { { "ALU_MIN_MAX_MUX.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MIN_MAX_MUX.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_COMPARE.v 1 1 " "Using design file ALU_COMPARE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_COMPARE " "Found entity 1: ALU_COMPARE" {  } { { "ALU_COMPARE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612859746259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COMPARE ALU_COMPARE:inst2 " "Elaborating entity \"ALU_COMPARE\" for hierarchy \"ALU_COMPARE:inst2\"" {  } { { "CA_Project.bdf" "inst2" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -160 1920 2016 -32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE.v" "LPM_COMPARE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "ALU_COMPARE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746261 ""}  } { { "ALU_COMPARE.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_COMPARE.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p1h " "Found entity 1: cmpr_p1h" {  } { { "db/cmpr_p1h.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/cmpr_p1h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p1h ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_p1h:auto_generated " "Elaborating entity \"cmpr_p1h\" for hierarchy \"ALU_COMPARE:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_p1h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:DATA_MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:DATA_MEM\"" {  } { { "CA_Project.bdf" "DATA_MEM" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:DATA_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:DATA_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:DATA_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:DATA_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746322 ""}  } { { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kof1 " "Found entity 1: altsyncram_kof1" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kof1 RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated " "Elaborating entity \"altsyncram_kof1\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l0b RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|decode_l0b:decode3 " "Elaborating entity \"decode_l0b\" for hierarchy \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|decode_l0b:decode3\"" {  } { { "db/altsyncram_kof1.tdf" "decode3" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:LB_SEL " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:LB_SEL\"" {  } { { "CA_Project.bdf" "LB_SEL" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -208 4160 4304 -96 "LB_SEL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746470 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_mux0.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mbe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mbe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe " "Found entity 1: mux_mbe" {  } { { "db/mux_mbe.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_mbe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbe lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\|mux_mbe:auto_generated " "Elaborating entity \"mux_mbe\" for hierarchy \"lpm_mux0:LB_SEL\|lpm_mux:LPM_MUX_component\|mux_mbe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:SING_EXTEND_2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:SING_EXTEND_2\"" {  } { { "CA_Project.bdf" "SING_EXTEND_2" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:SING_EXTEND_2 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:SING_EXTEND_2 " "Instantiated megafunction \"BUSMUX:SING_EXTEND_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746514 ""}  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000 BUSMUX:SING_EXTEND_2 " "Elaborated megafunction instantiation \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:SING_EXTEND_2\"" {  } { { "busmux.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -400 4176 4288 -312 "SING_EXTEND_2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m0d " "Found entity 1: mux_m0d" {  } { { "db/mux_m0d.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mux_m0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m0d BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\|mux_m0d:auto_generated " "Elaborating entity \"mux_m0d\" for hierarchy \"BUSMUX:SING_EXTEND_2\|lpm_mux:\$00000\|mux_m0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst\"" {  } { { "CA_Project.bdf" "inst" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -288 -1144 -1016 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746569 ""}  } { { "lpm_compare0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g5h " "Found entity 1: cmpr_g5h" {  } { { "db/cmpr_g5h.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/cmpr_g5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612859746609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859746609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g5h lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_g5h:auto_generated " "Elaborating entity \"cmpr_g5h\" for hierarchy \"lpm_compare0:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_g5h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_INC33 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_INC33\"" {  } { { "CA_Project.bdf" "PC_INC33" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -296 -1496 -1336 -200 "PC_INC33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859746622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_INC33\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612859746622 ""}  } { { "lpm_add_sub0.vhd" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/lpm_add_sub0.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612859746622 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747465 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747465 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747465 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747465 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747465 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612859747465 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612859747465 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1290 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a64 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a65 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a66 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1566 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a67 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a68 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1612 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a69 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a70 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a71 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a72 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1704 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a73 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a74 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a75 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a76 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1796 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a77 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a78 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1842 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a79 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a80 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1888 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a81 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a82 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a83 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a84 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 1980 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a85 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2003 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a86 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a87 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a88 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a89 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a90 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a91 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a92 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a93 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2187 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a94 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a95 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2233 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a96 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a97 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a98 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a99 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2325 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a100 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a101 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2371 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a102 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a103 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a104 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a105 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a106 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2486 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a107 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2509 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a108 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a109 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2555 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a110 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2578 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a111 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a112 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a113 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a114 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2670 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a115 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2693 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a116 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a117 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a118 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2762 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a119 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a120 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2808 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a121 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a122 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a123 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a124 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2900 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a125 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a126 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a127 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a128 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 2992 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a129 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a130 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3038 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a131 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a132 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a133 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a134 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3130 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a135 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a136 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3176 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a137 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3199 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a138 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3222 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a139 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3245 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a140 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a141 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3291 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a142 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a143 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3337 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a144 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3360 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a145 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a146 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3406 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a147 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3429 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a148 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3452 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a149 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a150 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a151 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3521 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a152 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3544 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a153 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3567 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a154 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a155 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a156 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a157 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3659 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a158 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3682 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a159 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3705 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a160 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a161 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a162 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3774 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a163 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3797 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a164 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a165 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a166 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a167 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a168 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a169 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3935 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a170 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a171 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a172 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4004 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a173 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4027 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a174 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4050 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a175 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a176 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4096 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a177 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4119 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a178 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4142 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a179 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a180 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4188 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a181 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4211 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a182 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a183 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4257 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a184 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4280 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a185 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a186 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a187 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4349 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a188 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a189 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4395 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a190 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4418 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a191 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a192 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a193 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a194 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4510 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a195 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4533 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a196 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a197 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4579 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a198 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4602 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a199 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4625 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a200 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4648 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a201 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4671 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a202 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4694 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a203 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a204 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4740 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a205 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4763 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a206 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4786 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a207 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a208 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a209 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4855 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a210 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4878 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a211 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a212 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4924 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a213 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4947 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a214 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4970 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a215 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 4993 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a216 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5016 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a217 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a218 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5062 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a219 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5085 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a220 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5108 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a221 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a222 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5154 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a223 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5177 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a224 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5200 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a225 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a226 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5246 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a227 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5269 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a228 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5292 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a229 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5315 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a230 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5338 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a231 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5361 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a232 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5384 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a233 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5407 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a234 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5430 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a235 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5453 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a236 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a237 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a238 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a239 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5545 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a240 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5568 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a241 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5591 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a242 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5614 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a243 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5637 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a244 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5660 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a245 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5683 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a246 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5706 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a247 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5729 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a248 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5752 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a249 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a250 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a251 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5821 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a252 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5844 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a253 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5867 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a254 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5890 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a255 " "Synthesized away node \"RAM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_kof1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_kof1.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_kof1.tdf" 5913 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM.v" 85 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 112 4136 4352 240 "DATA_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM:DATA_MEM|altsyncram:altsyncram_component|altsyncram_kof1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 943 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 1015 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 1051 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM_DUAL_PORT:REG_FILE\|altsyncram:altsyncram_component\|altsyncram_sch2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_sch2.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_sch2.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_DUAL_PORT.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/RAM_DUAL_PORT.v" 102 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 176 -8 248 384 "REG_FILE" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|RAM_DUAL_PORT:REG_FILE|altsyncram:altsyncram_component|altsyncram_sch2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a0 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a1 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a2 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a3 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a4 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a5 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a6 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a7 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a8 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a9 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a10 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a11 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a12 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a13 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a14 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a15 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a16 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a17 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a18 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a19 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a20 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a21 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a22 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a23 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a24 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a25 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a26 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a27 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a28 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a29 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a30 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a31 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a32 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a33 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a34 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a35 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a36 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a37 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a38 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a39 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a40 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a41 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a42 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a43 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a44 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a45 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a46 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a47 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a48 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a49 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a50 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a51 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a52 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a53 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a54 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a55 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a56 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a57 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a58 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a59 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a60 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a61 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a62 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a63 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a64 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a65 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a66 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a67 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a68 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a69 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a70 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a71 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a72 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1627 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a73 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a74 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a75 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a76 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1715 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a77 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1737 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a78 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1759 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a79 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a80 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1803 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a81 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a82 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a83 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a84 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a85 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1913 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a86 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1935 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a87 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a88 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a89 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a90 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a91 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2045 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a92 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a93 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a94 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a95 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2133 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a96 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a97 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a98 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a99 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a100 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a101 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a102 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a103 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a104 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a105 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a106 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a107 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a108 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a109 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a110 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a111 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a112 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a113 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a114 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a115 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a116 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a117 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a118 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a119 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a120 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a121 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a122 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a123 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2749 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a124 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a125 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a126 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a127 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a128 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a129 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a130 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a131 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2925 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a132 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a133 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a134 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 2991 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a135 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a136 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3035 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a137 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3057 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a138 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a139 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a140 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a141 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3145 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a142 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a143 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a144 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3211 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a145 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a146 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a147 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3277 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a148 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3299 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a149 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a150 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3343 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a151 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a152 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3387 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a153 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3409 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a154 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a155 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3453 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a156 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a157 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3497 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a158 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a159 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a160 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3563 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a161 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a162 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3607 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a163 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3629 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a164 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3651 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a165 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3673 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a166 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a167 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a168 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3739 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a169 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3761 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a170 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a171 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3805 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a172 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3827 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a173 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3849 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a174 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a175 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3893 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a176 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3915 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a177 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3937 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a178 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a179 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a180 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4003 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a181 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4025 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a182 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4047 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a183 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4069 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a184 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4091 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a185 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4113 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a186 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a187 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a188 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a189 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4201 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a190 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a191 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4245 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a192 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a193 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4289 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a194 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4311 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a195 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4333 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a196 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4355 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a197 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4377 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a198 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4399 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a199 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a200 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4443 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a201 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4465 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a202 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a203 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4509 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a204 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4531 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a205 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4553 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a206 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4575 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a207 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a208 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a209 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a210 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4663 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a211 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4685 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a212 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4707 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a213 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4729 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a214 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4751 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a215 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a216 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4795 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a217 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4817 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a218 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a219 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a220 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4883 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a221 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4905 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a222 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4927 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a223 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4949 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a224 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4971 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a225 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 4993 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a226 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5015 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a227 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5037 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a228 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a229 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a230 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a231 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5125 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a232 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5147 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a233 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5169 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a234 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a235 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5213 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a236 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5235 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a237 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5257 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a238 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5279 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a239 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5301 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a240 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5323 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a241 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5345 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a242 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5367 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a243 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5389 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a244 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5411 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a245 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5433 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a246 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5455 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a247 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5477 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a248 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a249 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5521 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a250 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a251 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5565 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a252 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5587 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a253 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5609 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a254 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5631 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a255 " "Synthesized away node \"INSTR_ROM:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_cl91:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_cl91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_cl91.tdf" 5653 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "INSTR_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/INSTR_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 328 -840 -624 456 "INSTR_MEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|INSTR_ROM:INSTR_MEM|altsyncram:altsyncram_component|altsyncram_cl91:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\] " "Synthesized away node \"CTRL_ROM:MICRO_CTRL\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/altsyncram_oe91.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CTRL_ROM.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/CTRL_ROM.v" 81 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -488 -72 144 -360 "MICRO_CTRL" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|CTRL_ROM:MICRO_CTRL|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612859747507 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"ALU_MUL:inst22\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/db/mult_gcn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/hamid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU_MUL.v" "" { Text "/home/hamid/Desktop/memari/Processor_Simulation/ALU_MUL.v" 58 0 0 } } { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { -40 1672 1848 56 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859747507 "|CA_Project|ALU_MUL:inst22|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612859747507 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612859747507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "244 " "244 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1612859748332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612859748776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612859748776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name_2 " "No output dependent on input pin \"pin_name_2\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 320 -2600 -2424 336 "pin_name_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859749136 "|CA_Project|pin_name_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name_1 " "No output dependent on input pin \"pin_name_1\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 272 -2600 -2424 288 "pin_name_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859749136 "|CA_Project|pin_name_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name_5 " "No output dependent on input pin \"pin_name_5\"" {  } { { "CA_Project.bdf" "" { Schematic "/home/hamid/Desktop/memari/Processor_Simulation/CA_Project.bdf" { { 480 -2608 -2432 496 "pin_name_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612859749136 "|CA_Project|pin_name_5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612859749136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612859749142 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612859749142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612859749142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 585 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 585 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612859749207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 12:05:49 2021 " "Processing ended: Tue Feb  9 12:05:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612859749207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612859749207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612859749207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612859749207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612859750456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612859750456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 12:05:49 2021 " "Processing started: Tue Feb  9 12:05:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612859750456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612859750456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612859750456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612859750573 ""}
{ "Info" "0" "" "Project  = CA_Project" {  } {  } 0 0 "Project  = CA_Project" 0 0 "Fitter" 0 0 1612859750575 ""}
{ "Info" "0" "" "Revision = CA_Project" {  } {  } 0 0 "Revision = CA_Project" 0 0 "Fitter" 0 0 1612859750575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612859750687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612859750688 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CA_Project EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design CA_Project" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1612859750857 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1612859750937 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1612859750937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612859751090 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612859751101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612859751200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612859751200 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612859751200 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612859751212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612859751212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612859751212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612859751212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hamid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612859751212 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612859751212 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612859751216 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1612859751620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA_Project.sdc " "Synopsys Design Constraints File file not found: 'CA_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612859751749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612859751749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1612859751750 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1612859751750 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1612859751751 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1612859751751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1612859751752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612859751758 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612859751758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612859751758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612859751759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612859751759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612859751759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612859751759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612859751759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612859751759 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1612859751762 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1612859751762 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612859751762 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612859751763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1612859751763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612859751763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612859751767 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612859751778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612859752445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612859752488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612859752503 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612859752594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612859752594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612859753884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "/home/hamid/Desktop/memari/Processor_Simulation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 12 { 0 ""} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612859754538 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612859754538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612859754565 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1612859754565 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612859754565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612859754567 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612859754757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612859754763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612859754944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612859754944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612859755102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612859755532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hamid/Desktop/memari/Processor_Simulation/output_files/CA_Project.fit.smsg " "Generated suppressed messages file /home/hamid/Desktop/memari/Processor_Simulation/output_files/CA_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612859755936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612859756209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 12:05:56 2021 " "Processing ended: Tue Feb  9 12:05:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612859756209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612859756209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612859756209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612859756209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612859757400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612859757400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 12:05:57 2021 " "Processing started: Tue Feb  9 12:05:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612859757400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612859757400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612859757400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612859757668 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612859758091 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612859758108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612859758224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 12:05:58 2021 " "Processing ended: Tue Feb  9 12:05:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612859758224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612859758224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612859758224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612859758224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612859758381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612859759189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612859759189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 12:05:58 2021 " "Processing started: Tue Feb  9 12:05:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612859759189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612859759189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CA_Project -c CA_Project " "Command: quartus_sta CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612859759189 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612859759243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612859759337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612859759337 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1612859759418 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1612859759418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA_Project.sdc " "Synopsys Design Constraints File file not found: 'CA_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1612859759626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612859759626 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1612859759626 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1612859759626 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1612859759627 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1612859759627 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612859759627 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1612859759631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612859759632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859759639 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612859759644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612859759670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612859760388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612859760410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1612859760410 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1612859760410 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1612859760410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760416 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612859760419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612859760510 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1612859760510 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1612859760510 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1612859760511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612859760515 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612859760998 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612859760999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612859761014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 12:06:01 2021 " "Processing ended: Tue Feb  9 12:06:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612859761014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612859761014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612859761014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612859761014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1612859762088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612859762088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 12:06:01 2021 " "Processing started: Tue Feb  9 12:06:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612859762088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1612859762088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1612859762089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1612859762422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA_Project.vo /home/hamid/Desktop/memari/Processor_Simulation/simulation/modelsim/ simulation " "Generated file CA_Project.vo in folder \"/home/hamid/Desktop/memari/Processor_Simulation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1612859762443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612859762462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 12:06:02 2021 " "Processing ended: Tue Feb  9 12:06:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612859762462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612859762462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612859762462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1612859762462 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 598 s " "Quartus Prime Full Compilation was successful. 0 errors, 598 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1612859762601 ""}
