verilog work "seven_bit_adder.v"
