<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar  1 05:35:40 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="finn_design" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_6" PORT="ap_clk"/>
        <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_12" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="ap_clk"/>
        <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_17" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="Pool_Batch_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_6" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_12" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_17" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="Pool_Batch_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pool_Batch_0" PORT="out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pool_Batch_0" PORT="out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Pool_Batch_0" PORT="out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="s_axis_0" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="Pool_Batch_0_out_V" NAME="m_axis_0" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113450291" FULLNAME="/ConvolutionInputGenerator_0" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_0" VLNV="xilinx.com:hls:ConvolutionInputGenerator_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="9630"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/ConvolutionInputGenerator_1" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_1" VLNV="xilinx.com:hls:ConvolutionInputGenerator_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_1_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="10086"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/ConvolutionInputGenerator_2" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_2" VLNV="xilinx.com:hls:ConvolutionInputGenerator_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_2_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1398"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_12_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/ConvolutionInputGenerator_3" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_3" VLNV="xilinx.com:hls:ConvolutionInputGenerator_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_3_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="870"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_17_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450289" FULLNAME="/ConvolutionInputGenerator_4" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_4" VLNV="xilinx.com:hls:ConvolutionInputGenerator_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_4_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="68"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pool_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pool_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pool_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_7_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450292" FULLNAME="/FMPadding_Batch_0" HWVERSION="1.0" INSTANCE="FMPadding_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FMPadding_Batch_0" VLNV="xilinx.com:hls:FMPadding_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_FMPadding_Batch_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4627"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/FMPadding_Batch_1" HWVERSION="1.0" INSTANCE="FMPadding_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FMPadding_Batch_1" VLNV="xilinx.com:hls:FMPadding_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_FMPadding_Batch_1_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="5187"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/FMPadding_Batch_2" HWVERSION="1.0" INSTANCE="FMPadding_Batch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FMPadding_Batch_2" VLNV="xilinx.com:hls:FMPadding_Batch_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_FMPadding_Batch_2_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="803"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/FMPadding_Batch_3" HWVERSION="1.0" INSTANCE="FMPadding_Batch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FMPadding_Batch_3" VLNV="xilinx.com:hls:FMPadding_Batch_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_FMPadding_Batch_3_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="579"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_17" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_6_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450292" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_0" VLNV="xilinx.com:hls:MatrixVectorActivation_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="147465"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="DEPTH" VALUE="576"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_0vm64gti/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_1" VLNV="xilinx.com:hls:MatrixVectorActivation_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="73737"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_8_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="DEPTH" VALUE="1152"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_w0mv_wzk/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_2" VLNV="xilinx.com:hls:MatrixVectorActivation_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="18441"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="DEPTH" VALUE="1152"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_bqkc6j7o/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450289" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_3" VLNV="xilinx.com:hls:MatrixVectorActivation_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4617"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_18_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_7" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_18_fifo_M_AXIS" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="DEPTH" VALUE="1152"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_3_ijcbbx8h/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450289" FULLNAME="/Pool_Batch_0" HWVERSION="1.0" INSTANCE="Pool_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pool_Batch_0" VLNV="xilinx.com:hls:Pool_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Pool_Batch_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="35"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="Pool_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Pool_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_0" HWVERSION="1.0" INSTANCE="StreamingFIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_0" VLNV="xilinx.com:hls:StreamingFIFO_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_12" HWVERSION="1.0" INSTANCE="StreamingFIFO_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_12" VLNV="xilinx.com:hls:StreamingFIFO_12:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_12_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_13/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_13_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_5"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_2_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_17" HWVERSION="1.0" INSTANCE="StreamingFIFO_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_17" VLNV="xilinx.com:hls:StreamingFIFO_17:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_17_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_17_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_18/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_18_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_6"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_3_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_18_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_1/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_1_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_0"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="FMPadding_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_2/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_2_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_1"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="FMPadding_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_0_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_3/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_3_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_2"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_6" HWVERSION="1.0" INSTANCE="StreamingFIFO_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_6" VLNV="xilinx.com:hls:StreamingFIFO_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_7/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_7_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_3"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="FMPadding_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="FMPadding_Batch_1_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/StreamingFIFO_8/fifo" HWVERSION="2.0" INSTANCE="StreamingFIFO_8_fifo" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_fifo_4"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_8_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450292" FULLNAME="/Thresholding_Batch_0" HWVERSION="1.0" INSTANCE="Thresholding_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_0" VLNV="xilinx.com:hls:Thresholding_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4103"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_1_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_0_out_V" NAME="out_V" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/Thresholding_Batch_1" HWVERSION="1.0" INSTANCE="Thresholding_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_1" VLNV="xilinx.com:hls:Thresholding_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_1_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4106"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/Thresholding_Batch_2" HWVERSION="1.0" INSTANCE="Thresholding_Batch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_2" VLNV="xilinx.com:hls:Thresholding_Batch_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_2_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4105"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_6_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450291" FULLNAME="/Thresholding_Batch_3" HWVERSION="1.0" INSTANCE="Thresholding_Batch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_3" VLNV="xilinx.com:hls:Thresholding_Batch_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_3_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="522"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/Thresholding_Batch_4" HWVERSION="1.0" INSTANCE="Thresholding_Batch_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_4" VLNV="xilinx.com:hls:Thresholding_Batch_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_4_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="521"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/Thresholding_Batch_5" HWVERSION="1.0" INSTANCE="Thresholding_Batch_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_5" VLNV="xilinx.com:hls:Thresholding_Batch_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_5_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="266"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450290" FULLNAME="/Thresholding_Batch_6" HWVERSION="1.0" INSTANCE="Thresholding_Batch_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_6" VLNV="xilinx.com:hls:Thresholding_Batch_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_6_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="265"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="Thresholding_Batch_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Thresholding_Batch_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="FMPadding_Batch_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FMPadding_Batch_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_6_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113450289" FULLNAME="/Thresholding_Batch_7" HWVERSION="1.0" INSTANCE="Thresholding_Batch_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Thresholding_Batch_7" VLNV="xilinx.com:hls:Thresholding_Batch_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_Thresholding_Batch_7_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="42"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Thresholding_Batch_7_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
