# RISC-V Best Projects

## T-head-Semi
### OpenXuantie c910/c906/e906/c902/wujian100

IC design and development shoul be faster，simpler and more reliable.

- https://github.com/T-head-Semi/wujian100_open
- https://github.com/T-head-Semi/opene902
- https://github.com/T-head-Semi/opene906
- https://github.com/T-head-Semi/openc906
- https://github.com/T-head-Semi/openc910
- https://github.com/T-head-Semi/xuantie-gnu-toolchain
- https://github.com/T-head-Semi/xuantie-yocto
- https://github.com/T-head-Semi/riscv-aosp



## ucb-bar/chipyard
### https://github.com/ucb-bar/chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

- https://github.com/chipsalliance/rocket-chip
- https://github.com/riscv-boom/riscv-boom
- https://github.com/openhwgroup/cva6/
- https://github.com/ucb-bar/gemmini
- https://github.com/nvdla
- https://github.com/ucb-bar/riscv-sodor
- https://github.com/chipsalliance/chisel3
- https://github.com/chipsalliance/firrtl
- https://github.com/ucb-bar/dsptools/
- https://github.com/chipsalliance/dromajo/
- https://github.com/ucb-bar/hammer

## pulp-platform
### cv32e40p/cva6/Snitch
- https://github.com/openhwgroup/cv32e40p
- https://github.com/openhwgroup/cva6
- https://github.com/pulp-platform/snitch
- https://github.com/pulp-platform/ara

- https://github.com/pulp-platform/axi
- https://github.com/pulp-platform/common_cells

- hhttps://github.com/pulp-platform/pulpissimo
- https://github.com/pulp-platform/pulpino
- https://github.com/pulp-platform/pulp_soc


## OpenXiangShan/XiangShan
### https://github.com/OpenXiangShan/XiangShan
XiangShan (香山) is an open-source high-performance RISC-V processor project.

- https://github.com/OpenXiangShan/XiangShan-doc

##  ESP(Embedded Scalable Platforms)
### https://github.com/sld-columbia/esp
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

- https://www.accellera.org/downloads/standards/systemc
- https://github.com/fastmachinelearning/hls4ml


### lizard
### https://github.com/cornell-brg/lizard
Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL.
PyMTL: Python-based hardware modeling framework

- https://github.com/cornell-brg/pymtl
- https://github.com/cornell-brg/pymtl-tut-hls


## geohot/twitchcore
### https://github.com/geohot/twitchcore
A RISC-V core, first in Python, then in Verilog, then on FPGA.

## vivado-risc-v
### https://github.com/eugene-tarassov/vivado-risc-v
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro.

This repository contains FPGA prototype of fully functional RISC-V Linux server with networking, online Linux package repository and daily package updates. It includes scripts and sources to generate RISC-V SoC HDL, Xilinx Vivado project, FPGA bitstream, and bootable SD card. The SD card contains RISC-V Open Source Supervisor Binary Interface (OpenSBI), U-Boot, Linux kernel and Debian root FS. Linux package repositories and regular updates are provided by Debian. Over 90% of packages of the whole Debian collection are available for download.

## YosysHQ/picorv32
### https://github.com/YosysHQ/picorv32
PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller.

## lowRISC/ibex
### https://github.com/lowRISC/ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

## darkriscv
### https://github.com/darklife/darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!


## PY_RISCV
### https://github.com/JuniorMasilela/CPU_RISCV
Program using MyHDL to immitate a RISV CPU core.

- https://github.com/myhdl/myhdl