{"path":"Revision/media/PYQRevision/COA/media/Untitled.png","text":"An instruction pipeline consists of 4 stages â€” Fetch (F), Decode field (D), Execute (E) and Result Write (W). The 5 instructions in a certain instruction sequence need these stages for the different number of clock cycles as shown by the table below No. of cycles needed for Instruction F D E W 1 1 2 1 1 2 1 2 28 1 3 2 1 3 2 4 1 3 2f =l 5 1 2 1% .2 Instruction |[F [D [E | W | A Y W 5 | 2 Jif2]2] 1] luiias 1] e e | | Find the number of clock cycles needed to perform the 5 instructions.","libVersion":"0.2.3","langs":"eng"}