/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef __DRV_CLKCHK_MT6989_H
#define __DRV_CLKCHK_MT6989_H

enum chk_sys_id {
	top = 0,
	ifrao = 1,
	apmixed = 2,
	ifr_bus = 3,
	emi_reg0 = 4,
	emi_reg1 = 5,
	ssr_top = 6,
	bcrm_ssr_bus = 7,
	perao = 8,
	afe = 9,
	impc = 10,
	ufsao = 11,
	ufspdn = 12,
	pext = 13,
	imps = 14,
	impes = 15,
	impn = 16,
	gpu_eb_rpc = 17,
	mfg_ao = 18,
	mfgsc0_ao = 19,
	mfgsc1_ao = 20,
	mm = 21,
	mm1 = 22,
	ovl = 23,
	ovl1 = 24,
	img = 25,
	dip_top_dip1 = 26,
	dip_nr1_dip1 = 27,
	dip_nr2_dip1 = 28,
	wpe1_dip1 = 29,
	wpe2_dip1 = 30,
	wpe3_dip1 = 31,
	traw_dip1 = 32,
	traw_cap_dip1 = 33,
	img_v = 34,
	vde1 = 35,
	vde2 = 36,
	ven1 = 37,
	ven2 = 38,
	ven_c2 = 39,
	spm = 40,
	vlpcfg = 41,
	vlp_ck = 42,
	scp = 43,
	scp_iic = 44,
	scp_fast_iic = 45,
	cam_m = 46,
	camsys_rmsa = 47,
	cam_ra = 48,
	cam_ya = 49,
	camsys_rmsb = 50,
	cam_rb = 51,
	cam_yb = 52,
	camsys_rmsc = 53,
	cam_rc = 54,
	cam_yc = 55,
	cam_mr = 56,
	camsys_ipe = 57,
	ccu = 58,
	cam_vcore = 59,
	dvfsrc_apb = 60,
	mminfra_config = 61,
	mminfra_ao_config = 62,
	mdp = 63,
	mdp1 = 64,
	cci = 65,
	cpu_ll = 66,
	cpu_bl = 67,
	cpu_b = 68,
	ptp = 69,
	hwv = 70,
	hwv_ext = 71,
	hwv_wrt = 72,
	bcrm_infra1_bus = 73,
	chk_sys_num = 74,
};

enum chk_pd_id {
	MT6989_CHK_PD_MD1 = 0,
	MT6989_CHK_PD_CONN = 1,
	MT6989_CHK_PD_PERI_USB0 = 2,
	MT6989_CHK_PD_PEXTP_MAC0 = 3,
	MT6989_CHK_PD_PEXTP_MAC1 = 4,
	MT6989_CHK_PD_PEXTP_PHY0 = 5,
	MT6989_CHK_PD_PEXTP_PHY1 = 6,
	MT6989_CHK_PD_AUDIO = 7,
	MT6989_CHK_PD_ADSP_TOP = 8,
	MT6989_CHK_PD_ADSP_AO = 9,
	MT6989_CHK_PD_SSRSYS = 10,
	MT6989_CHK_PD_MM_INFRA = 11,
	MT6989_CHK_PD_CAM_VCORE = 12,
	MT6989_CHK_PD_CAM_MAIN = 13,
	MT6989_CHK_PD_CAM_MRAW = 14,
	MT6989_CHK_PD_CAM_SUBB = 15,
	MT6989_CHK_PD_CAM_SUBC = 16,
	MT6989_CHK_PD_CAM_SUBA = 17,
	MT6989_CHK_PD_CAM_CCU = 18,
	MT6989_CHK_PD_CAM_CCU_AO = 19,
	MT6989_CHK_PD_DISP_VCORE = 20,
	MT6989_CHK_PD_DIS1 = 21,
	MT6989_CHK_PD_OVL1 = 22,
	MT6989_CHK_PD_DP_TX = 23,
	MT6989_CHK_PD_DIS0 = 24,
	MT6989_CHK_PD_MML0 = 25,
	MT6989_CHK_PD_MML1 = 26,
	MT6989_CHK_PD_OVL0 = 27,
	MT6989_CHK_PD_VDE_VCORE0 = 28,
	MT6989_CHK_PD_VDE0 = 29,
	MT6989_CHK_PD_VDE_VCORE1 = 30,
	MT6989_CHK_PD_VDE1 = 31,
	MT6989_CHK_PD_VEN0 = 32,
	MT6989_CHK_PD_VEN1 = 33,
	MT6989_CHK_PD_VEN2 = 34,
	MT6989_CHK_PD_ISP_VCORE = 35,
	MT6989_CHK_PD_ISP_MAIN = 36,
	MT6989_CHK_PD_ISP_TRAW = 37,
	MT6989_CHK_PD_ISP_DIP1 = 38,
	MT6989_CHK_PD_CSI_RX = 39,
	MT6989_CHK_PD_APU = 40,
	MT6989_CHK_PD_NUM,
};

#ifdef CONFIG_MTK_DVFSRC_HELPER
extern int get_sw_req_vcore_opp(void);
#endif

extern void print_subsys_reg_mt6989(enum chk_sys_id id);
extern void set_subsys_reg_dump_mt6989(enum chk_sys_id id[]);
extern void get_subsys_reg_dump_mt6989(void);
extern u32 get_mt6989_reg_value(u32 id, u32 ofs);
extern void release_mt6989_hwv_secure(void);
#endif	/* __DRV_CLKCHK_MT6989_H */
