Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 11 00:28:30 2023
| Host         : peacewang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_shell_timing_summary_routed.rpt -pb top_shell_timing_summary_routed.pb -rpx top_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : top_shell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: datapath_1/FPGADigit1/div/clk_N_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[10]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[11]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[7]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[8]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[9]/Q (HIGH)

 There are 32896 register/latch pins with no clock driven by root clock pin: datapath_1/divider2/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 99179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.994        0.000                      0                  212        0.203        0.000                      0                  212        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
VGA_shell1/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0             {0.000 25.000}     50.000          20.000          
sys_clk_pin                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_shell1/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   0.994        0.000                      0                   82        0.203        0.000                      0                   82        7.192        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                              47.845        0.000                       0                     3  
sys_clk_pin                            4.888        0.000                      0                  130        0.251        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_shell1/clk_wiz/inst/clk_in1
  To Clock:  VGA_shell1/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_shell1/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_shell1/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.153ns  (logic 2.710ns (19.148%)  route 11.443ns (80.852%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.428    14.733    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y115        LUT5 (Prop_lut5_I2_O)        0.124    14.857 r  datapath_1/ram1/vga[11]_i_2/O
                         net (fo=6, routed)           0.911    15.769    VGA_shell1/vga_display1/v_data[3]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.069    16.762    VGA_shell1/vga_display1/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.153ns  (logic 2.710ns (19.148%)  route 11.443ns (80.852%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.428    14.733    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y115        LUT5 (Prop_lut5_I2_O)        0.124    14.857 r  datapath_1/ram1/vga[11]_i_2/O
                         net (fo=6, routed)           0.911    15.769    VGA_shell1/vga_display1/v_data[3]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.057    16.774    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 2.710ns (19.188%)  route 11.413ns (80.812%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.686    14.992    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y116        LUT5 (Prop_lut5_I2_O)        0.124    15.116 r  datapath_1/ram1/vga[3]_i_1/O
                         net (fo=3, routed)           0.624    15.739    VGA_shell1/vga_display1/v_data[1]
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497    16.884    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)       -0.081    16.748    VGA_shell1/vga_display1/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         16.748    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 2.710ns (19.188%)  route 11.413ns (80.812%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.686    14.992    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y116        LUT5 (Prop_lut5_I2_O)        0.124    15.116 r  datapath_1/ram1/vga[3]_i_1/O
                         net (fo=3, routed)           0.624    15.739    VGA_shell1/vga_display1/v_data[1]
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497    16.884    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_2/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)       -0.058    16.771    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.842ns  (logic 2.738ns (19.781%)  route 11.104ns (80.219%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.686    14.992    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y116        LUT4 (Prop_lut4_I2_O)        0.152    15.144 r  datapath_1/ram1/vga[10]_i_1/O
                         net (fo=2, routed)           0.314    15.458    VGA_shell1/vga_display1/v_data[2]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[10]/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.297    16.534    VGA_shell1/vga_display1/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         16.534    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.863ns  (logic 2.617ns (18.877%)  route 11.246ns (81.123%))
  Logic Levels:           10  (CARRY4=1 LUT5=4 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.925     4.339    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y116        LUT5 (Prop_lut5_I4_O)        0.295     4.634 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_2375/O
                         net (fo=64, routed)          3.229     7.862    datapath_1/ram1/x_counter_reg[6]_4
    SLICE_X63Y42         MUXF8 (Prop_muxf8_S_O)       0.273     8.135 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_955/O
                         net (fo=1, routed)           2.362    10.497    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_955_n_1
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.316    10.813 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_369/O
                         net (fo=1, routed)           0.000    10.813    datapath_1/ram1/RAM_inferred__0/vga[11]_i_369_n_1
    SLICE_X44Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    11.030 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    11.030    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_139_n_1
    SLICE_X44Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    11.124 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_43/O
                         net (fo=1, routed)           1.745    12.869    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_43_n_1
    SLICE_X41Y114        LUT6 (Prop_lut6_I1_O)        0.316    13.185 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_10/O
                         net (fo=1, routed)           0.707    13.892    datapath_1/ram1/Dout2[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.124    14.016 r  datapath_1/ram1/vga[11]_i_3/O
                         net (fo=4, routed)           0.707    14.723    datapath_1/ram1/vga[11]_i_3_n_1
    SLICE_X40Y115        LUT5 (Prop_lut5_I0_O)        0.150    14.873 r  datapath_1/ram1/vga[2]_i_1/O
                         net (fo=1, routed)           0.606    15.479    VGA_shell1/vga_display1/v_data[0]
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497    16.884    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[2]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)       -0.269    16.560    VGA_shell1/vga_display1/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 2.738ns (19.785%)  route 11.101ns (80.215%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.686    14.992    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y116        LUT4 (Prop_lut4_I2_O)        0.152    15.144 r  datapath_1/ram1/vga[10]_i_1/O
                         net (fo=2, routed)           0.311    15.455    VGA_shell1/vga_display1/v_data[2]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.295    16.536    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 2.710ns (19.408%)  route 11.253ns (80.592%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.428    14.733    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y115        LUT5 (Prop_lut5_I2_O)        0.124    14.857 r  datapath_1/ram1/vga[11]_i_2/O
                         net (fo=6, routed)           0.722    15.579    VGA_shell1/vga_display1/v_data[3]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.062    16.769    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -15.579    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.907ns  (logic 2.710ns (19.486%)  route 11.197ns (80.514%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.428    14.733    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y115        LUT5 (Prop_lut5_I2_O)        0.124    14.857 r  datapath_1/ram1/vga[11]_i_2/O
                         net (fo=6, routed)           0.666    15.523    VGA_shell1/vga_display1/v_data[3]
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.497    16.884    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)       -0.061    16.768    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 2.710ns (19.591%)  route 11.123ns (80.409%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[7]/Q
                         net (fo=86, routed)          0.966     3.038    VGA_shell1/vga_display1/vga_sync_generator/x_counter[7]
    SLICE_X38Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.162 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305/O
                         net (fo=1, routed)           0.000     3.162    VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_305_n_1
    SLICE_X38Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.414 r  VGA_shell1/vga_display1/vga_sync_generator/vga_reg[11]_i_107/O[0]
                         net (fo=49, routed)          0.835     4.249    VGA_shell1/vga_display1/vga_sync_generator/A[3]
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.295     4.544 r  VGA_shell1/vga_display1/vga_sync_generator/vga[11]_i_9588/O
                         net (fo=64, routed)          3.014     7.559    datapath_1/ram1/x_counter_reg[6]_22
    SLICE_X9Y197         MUXF8 (Prop_muxf8_S_O)       0.273     7.832 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287/O
                         net (fo=1, routed)           1.311     9.143    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_4287_n_1
    SLICE_X9Y178         LUT6 (Prop_lut6_I3_O)        0.316     9.459 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595/O
                         net (fo=1, routed)           0.000     9.459    datapath_1/ram1/RAM_inferred__0/vga[11]_i_1595_n_1
    SLICE_X9Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.671 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599/O
                         net (fo=1, routed)           0.000     9.671    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_599_n_1
    SLICE_X9Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.765 f  datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254/O
                         net (fo=1, routed)           2.570    12.335    datapath_1/ram1/RAM_inferred__0/vga_reg[11]_i_254_n_1
    SLICE_X39Y122        LUT6 (Prop_lut6_I3_O)        0.316    12.651 f  datapath_1/ram1/RAM_inferred__0/vga[11]_i_83/O
                         net (fo=1, routed)           0.968    13.619    datapath_1/ram1/Dout2[24]
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124    13.743 r  datapath_1/ram1/vga[11]_i_19/O
                         net (fo=1, routed)           0.439    14.181    datapath_1/ram1/vga[11]_i_19_n_1
    SLICE_X40Y116        LUT6 (Prop_lut6_I1_O)        0.124    14.305 r  datapath_1/ram1/vga[11]_i_5/O
                         net (fo=4, routed)           0.686    14.992    datapath_1/ram1/vga[11]_i_5_n_1
    SLICE_X40Y116        LUT5 (Prop_lut5_I2_O)        0.124    15.116 r  datapath_1/ram1/vga[3]_i_1/O
                         net (fo=3, routed)           0.333    15.449    VGA_shell1/vga_display1/v_data[1]
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.886    VGA_shell1/vga_display1/clk_out1
    SLICE_X39Y115        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.040    16.791    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                  1.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/Q
                         net (fo=3, routed)           0.121     0.822    VGA_shell1/vga_display1/vga_sync_generator/x_counter[5]
    SLICE_X36Y119        LUT6 (Prop_lut6_I4_O)        0.045     0.867 r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_i_1/O
                         net (fo=1, routed)           0.000     0.867    VGA_shell1/vga_display1/vga_sync_generator/h_sync_i_1_n_1
    SLICE_X36Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.826     0.828    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X36Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/C
                         clock pessimism             -0.256     0.573    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.091     0.664    VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.785%)  route 0.173ns (48.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.560     0.562    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[1]/Q
                         net (fo=9, routed)           0.173     0.876    VGA_shell1/vga_display1/vga_sync_generator/y_counter[1]
    SLICE_X38Y117        LUT6 (Prop_lut6_I3_O)        0.045     0.921 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.921    VGA_shell1/vga_display1/vga_sync_generator/y_counter[6]_i_1_n_1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     0.717    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.717%)  route 0.136ns (35.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.148     0.708 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/Q
                         net (fo=6, routed)           0.136     0.843    VGA_shell1/vga_display1/vga_sync_generator/y_counter[8]
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.101     0.944 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.944    VGA_shell1/vga_display1/vga_sync_generator/y_counter[9]_i_1_n_1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.131     0.691    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.288%)  route 0.129ns (35.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.560     0.562    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.128     0.690 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/Q
                         net (fo=6, routed)           0.129     0.819    VGA_shell1/vga_display1/vga_sync_generator/y_counter[2]
    SLICE_X37Y117        LUT5 (Prop_lut5_I1_O)        0.104     0.923 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    VGA_shell1/vga_display1/vga_sync_generator/y_counter[4]_i_1_n_1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.828     0.830    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.107     0.669    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.439%)  route 0.136ns (35.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.148     0.708 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[8]/Q
                         net (fo=6, routed)           0.136     0.843    VGA_shell1/vga_display1/vga_sync_generator/y_counter[8]
    SLICE_X38Y117        LUT5 (Prop_lut5_I3_O)        0.098     0.941 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.941    VGA_shell1/vga_display1/vga_sync_generator/y_counter[10]_i_2_n_1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X38Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.120     0.680    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.560     0.562    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.128     0.690 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/Q
                         net (fo=6, routed)           0.129     0.819    VGA_shell1/vga_display1/vga_sync_generator/y_counter[2]
    SLICE_X37Y117        LUT4 (Prop_lut4_I1_O)        0.098     0.917 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.917    VGA_shell1/vga_display1/vga_sync_generator/y_counter[3]_i_1_n_1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.828     0.830    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.092     0.654    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.560     0.562    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.128     0.690 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[2]/Q
                         net (fo=6, routed)           0.129     0.819    VGA_shell1/vga_display1/vga_sync_generator/y_counter[2]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.098     0.917 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.917    VGA_shell1/vga_display1/vga_sync_generator/y_counter[5]_i_1_n_1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.828     0.830    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y117        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.092     0.654    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.559     0.561    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y118        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.822    VGA_shell1/vga_display1/vga_sync_generator/x_counter[4]
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     0.930    VGA_shell1/vga_display1/vga_sync_generator/x_counter0_carry_n_5
    SLICE_X37Y118        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y118        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.105     0.666    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/Q
                         net (fo=3, routed)           0.128     0.829    VGA_shell1/vga_display1/vga_sync_generator/x_counter[5]
    SLICE_X37Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.944 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.944    VGA_shell1/vga_display1/vga_sync_generator/x_counter0_carry__0_n_8
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.826     0.828    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X37Y119        FDRE (Hold_fdre_C_D)         0.105     0.665    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.851%)  route 0.203ns (52.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.557     0.559    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X37Y120        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     0.700 f  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/Q
                         net (fo=4, routed)           0.203     0.902    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg_n_1_[11]
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.045     0.947 r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_i_1/O
                         net (fo=1, routed)           0.000     0.947    VGA_shell1/vga_display1/vga_sync_generator/in_display_area0
    SLICE_X36Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.826     0.828    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X36Y119        FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/C
                         clock pessimism             -0.255     0.574    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.092     0.666    VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y3    VGA_shell1/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y117    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y115    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    VGA_shell1/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.828ns (17.929%)  route 3.790ns (82.071%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.929    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[28]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    datapath_1/FPGADigit1/div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.828ns (17.929%)  route 3.790ns (82.071%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.929    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[29]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    datapath_1/FPGADigit1/div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.828ns (17.929%)  route 3.790ns (82.071%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.929    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[30]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    datapath_1/FPGADigit1/div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.828ns (17.929%)  route 3.790ns (82.071%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.261     9.929    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584    15.006    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y113         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[31]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    datapath_1/FPGADigit1/div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.947%)  route 3.786ns (82.053%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.228    datapath_1/divider2/clk
    SLICE_X52Y94         FDRE                                         r  datapath_1/divider2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  datapath_1/divider2/counter_reg[8]/Q
                         net (fo=2, routed)           0.814     6.498    datapath_1/divider2/counter_reg[8]
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.622 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.403     7.024    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=2, routed)           1.169     8.317    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.441 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=32, routed)          1.400     9.841    datapath_1/divider2/clear
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.505    14.928    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[24]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    datapath_1/divider2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.947%)  route 3.786ns (82.053%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.228    datapath_1/divider2/clk
    SLICE_X52Y94         FDRE                                         r  datapath_1/divider2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  datapath_1/divider2/counter_reg[8]/Q
                         net (fo=2, routed)           0.814     6.498    datapath_1/divider2/counter_reg[8]
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.622 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.403     7.024    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=2, routed)           1.169     8.317    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.441 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=32, routed)          1.400     9.841    datapath_1/divider2/clear
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.505    14.928    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[25]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    datapath_1/divider2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.947%)  route 3.786ns (82.053%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.228    datapath_1/divider2/clk
    SLICE_X52Y94         FDRE                                         r  datapath_1/divider2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  datapath_1/divider2/counter_reg[8]/Q
                         net (fo=2, routed)           0.814     6.498    datapath_1/divider2/counter_reg[8]
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.622 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.403     7.024    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=2, routed)           1.169     8.317    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.441 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=32, routed)          1.400     9.841    datapath_1/divider2/clear
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.505    14.928    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[26]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    datapath_1/divider2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.828ns (17.947%)  route 3.786ns (82.053%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.228    datapath_1/divider2/clk
    SLICE_X52Y94         FDRE                                         r  datapath_1/divider2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  datapath_1/divider2/counter_reg[8]/Q
                         net (fo=2, routed)           0.814     6.498    datapath_1/divider2/counter_reg[8]
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.622 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.403     7.024    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=2, routed)           1.169     8.317    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.441 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=32, routed)          1.400     9.841    datapath_1/divider2/clear
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.505    14.928    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[27]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    datapath_1/divider2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.828ns (18.483%)  route 3.652ns (81.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.122     9.790    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585    15.007    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[24]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    datapath_1/FPGADigit1/div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.828ns (18.483%)  route 3.652ns (81.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  datapath_1/FPGADigit1/div/counter_reg[5]/Q
                         net (fo=2, routed)           1.247     7.013    datapath_1/FPGADigit1/div/counter_reg[5]
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.124     7.137 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.634     7.772    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  datapath_1/FPGADigit1/div/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.648     8.544    datapath_1/FPGADigit1/div/counter[0]_i_4__0_n_1
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.124     8.668 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.122     9.790    datapath_1/FPGADigit1/div/clear
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585    15.007    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[25]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    datapath_1/FPGADigit1/div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y109         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  datapath_1/FPGADigit1/div/counter_reg[13]/Q
                         net (fo=2, routed)           0.062     1.719    datapath_1/FPGADigit1/div/counter_reg[13]
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           0.063     1.827    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I2_O)        0.045     1.872 r  datapath_1/FPGADigit1/div/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    datapath_1/FPGADigit1/div/clk_N_i_1__0_n_1
    SLICE_X1Y109         FDRE                                         r  datapath_1/FPGADigit1/div/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    datapath_1/FPGADigit1/div/clk
    SLICE_X1Y109         FDRE                                         r  datapath_1/FPGADigit1/div/clk_N_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.091     1.620    datapath_1/FPGADigit1/div/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath_1/divider2/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    datapath_1/divider2/clk
    SLICE_X54Y98         FDRE                                         r  datapath_1/divider2/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  datapath_1/divider2/clk_N_reg/Q
                         net (fo=2, routed)           0.175     1.824    datapath_1/divider2/clk_N_reg_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  datapath_1/divider2/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.869    datapath_1/divider2/clk_N_i_1_n_1
    SLICE_X54Y98         FDRE                                         r  datapath_1/divider2/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    datapath_1/divider2/clk
    SLICE_X54Y98         FDRE                                         r  datapath_1/divider2/clk_N_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     1.604    datapath_1/divider2/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y106         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  datapath_1/FPGADigit1/div/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.780    datapath_1/FPGADigit1/div/counter_reg_n_1_[2]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  datapath_1/FPGADigit1/div/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.891    datapath_1/FPGADigit1/div/counter_reg[0]_i_2__0_n_6
    SLICE_X0Y106         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y106         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    datapath_1/FPGADigit1/div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.482    datapath_1/divider2/clk
    SLICE_X52Y92         FDRE                                         r  datapath_1/divider2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  datapath_1/divider2/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.745    datapath_1/divider2/counter_reg_n_1_[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  datapath_1/divider2/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.856    datapath_1/divider2/counter_reg[0]_i_2_n_6
    SLICE_X52Y92         FDRE                                         r  datapath_1/divider2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    datapath_1/divider2/clk
    SLICE_X52Y92         FDRE                                         r  datapath_1/divider2/counter_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    datapath_1/divider2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y109         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  datapath_1/FPGADigit1/div/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.790    datapath_1/FPGADigit1/div/counter_reg[14]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  datapath_1/FPGADigit1/div/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.901    datapath_1/FPGADigit1/div/counter_reg[12]_i_1__0_n_6
    SLICE_X0Y109         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y109         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[14]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    datapath_1/FPGADigit1/div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    datapath_1/divider2/clk
    SLICE_X52Y97         FDRE                                         r  datapath_1/divider2/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  datapath_1/divider2/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    datapath_1/divider2/counter_reg[22]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  datapath_1/divider2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    datapath_1/divider2/counter_reg[20]_i_1_n_6
    SLICE_X52Y97         FDRE                                         r  datapath_1/divider2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    datapath_1/divider2/clk
    SLICE_X52Y97         FDRE                                         r  datapath_1/divider2/counter_reg[22]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    datapath_1/divider2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  datapath_1/divider2/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.758    datapath_1/divider2/counter_reg[26]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  datapath_1/divider2/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    datapath_1/divider2/counter_reg[24]_i_1_n_6
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    datapath_1/divider2/clk
    SLICE_X52Y98         FDRE                                         r  datapath_1/divider2/counter_reg[26]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    datapath_1/divider2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y110         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  datapath_1/FPGADigit1/div/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.789    datapath_1/FPGADigit1/div/counter_reg[18]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  datapath_1/FPGADigit1/div/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    datapath_1/FPGADigit1/div/counter_reg[16]_i_1__0_n_6
    SLICE_X0Y110         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y110         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[18]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    datapath_1/FPGADigit1/div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  datapath_1/FPGADigit1/div/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.790    datapath_1/FPGADigit1/div/counter_reg[6]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  datapath_1/FPGADigit1/div/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.901    datapath_1/FPGADigit1/div/counter_reg[4]_i_1__0_n_6
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y107         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[6]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    datapath_1/FPGADigit1/div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  datapath_1/FPGADigit1/div/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.788    datapath_1/FPGADigit1/div/counter_reg[26]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  datapath_1/FPGADigit1/div/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.899    datapath_1/FPGADigit1/div/counter_reg[24]_i_1__0_n_6
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     2.032    datapath_1/FPGADigit1/div/clk
    SLICE_X0Y112         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[26]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    datapath_1/FPGADigit1/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    datapath_1/divider2/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    datapath_1/divider2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    datapath_1/divider2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    datapath_1/divider2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    datapath_1/divider2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    datapath_1/divider2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    datapath_1/divider2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    datapath_1/divider2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    datapath_1/divider2/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    datapath_1/FPGADigit1/div/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    datapath_1/FPGADigit1/div/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    datapath_1/FPGADigit1/div/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    datapath_1/FPGADigit1/div/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    datapath_1/divider2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    datapath_1/divider2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    datapath_1/divider2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    datapath_1/divider2/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    datapath_1/divider2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    datapath_1/divider2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    datapath_1/FPGADigit1/div/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    datapath_1/FPGADigit1/div/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    datapath_1/FPGADigit1/div/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    datapath_1/FPGADigit1/div/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    datapath_1/divider2/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    datapath_1/divider2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    datapath_1/divider2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    datapath_1/divider2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    datapath_1/divider2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    datapath_1/divider2/counter_reg[11]/C



