# dct8-hw-core ğŸ›ï¸

A clean, modular **8â€‘point DCT (Discrete Cosine Transform) hardware core** implemented in Verilog/SystemVerilog, with:

- Synthesizable RTL (`rtl/`)
- Selfâ€‘checking testbenches (`sim/`)
- Python golden models (`model/`)
- Handy build scripts (`scripts/`)

Designed as a teachingâ€‘friendly and researchâ€‘friendly base for image/video compression, FPGA experiments, and exploring lowâ€‘power transform architectures.

---

## âœ¨ Features

- **8â€‘point DCTâ€‘II core** in fixedâ€‘point arithmetic
- **Streaming topâ€‘level interface** (`dct8_top`) â€“ feed 8 samples in, get 8 DCT coefficients out
- **Blockâ€‘based core** (`dct8_block`) â€“ simple `start` / `done` handshake
- **Matrixâ€‘based DCT kernel** (`dct8_kernel_comb`) â€“ clean reference implementation
- Structured for a **future memoryâ€‘based / CORDIC architecture** (butterfly, CORDIC, memory bank, controllers)
- Python **golden model** and **test vector generator** to verify the RTL

---

## ğŸ“ Repository structure

```text
.
â”œâ”€â”€ rtl/         # All synthesizable RTL
â”‚   â”œâ”€â”€ dct8_params.vh       # Global parameters (word lengths, etc.)
â”‚   â”œâ”€â”€ dct8_top.v           # Streaming top-level 8-point DCT core
â”‚   â”œâ”€â”€ dct8_stream.v        # 8-sample streaming wrapper
â”‚   â”œâ”€â”€ dct8_block.v         # Block-level core with start/done
â”‚   â”œâ”€â”€ dct8_kernel_comb.v   # Combinational DCT(8) matrix kernel (Q1.15)
â”‚   â”œâ”€â”€ butterfly8.v         # Butterfly PE (sum/diff + safe scaling)
â”‚   â”œâ”€â”€ ss_unit.v            # Safe-scaling unit
â”‚   â”œâ”€â”€ csa_4to2.v           # 4:2 carry-save adder (optional helper)
â”‚   â”œâ”€â”€ cla_adder.v          # Generic adder module
â”‚   â”œâ”€â”€ dct8_mem_bank.v      # Dual-port memory bank
â”‚   â”œâ”€â”€ dct8_addr_gen.v      # Address generator (skeleton)
â”‚   â”œâ”€â”€ dct8_rearrange.v     # Rearrange unit (skeleton)
â”‚   â”œâ”€â”€ dct8_controller.v    # Multi-stage controller (skeleton)
â”‚   â”œâ”€â”€ cordic8_core.v       # Placeholder fixed-angle rotator (cos/sin)
â”‚   â”œâ”€â”€ cordic8.v            # Wrapper + radius scaling stubs
â”‚   â””â”€â”€ radius_scale8.v      # Radius scaling stub (identity for now)
â”‚
â”œâ”€â”€ sim/         # Testbenches (SystemVerilog)
â”‚   â”œâ”€â”€ tb_dct8_block.v      # Self-checking TB for dct8_block (random tests)
â”‚   â””â”€â”€ tb_dct8_top.v        # Streaming TB for dct8_top (prints DCT outputs)
â”‚
â”œâ”€â”€ model/       # Python golden models & utilities
â”‚   â”œâ”€â”€ dct8_reference.py    # Floating-point DCT-II (1D & 2D 8x8)
â”‚   â”œâ”€â”€ fixed_point_utils.py # Quantization helpers (float <-> fixed)
â”‚   â””â”€â”€ gen_test_vectors.py  # Random vectors + golden DCT outputs
â”‚
â”œâ”€â”€ scripts/     # Build & run helpers
â”‚   â”œâ”€â”€ Makefile               # make sim_block / sim_top / sim_all / clean
â”‚   â”œâ”€â”€ run_sim.sh             # small wrapper to call the Makefile
â”‚   â””â”€â”€ create_vivado_project.tcl # example Vivado project creation script
â”‚
â””â”€â”€ README.md   # You are here
