\begin{blocksection}
\question
Now we have a different machine with two caches, an L1 and an L2 cache. Both caches are direct mapped caches. The L1 cache can hold 256 B of data and the L2 cache can hold 4 KiB of data. Assume the following code is run on this machine:

\begin{verbatim}				
#define ARR_SIZE 2048
					
uint16_t sum (uint16_t *arr) {
    total = 0;
					
    for (int i = 0; i < ARR_SIZE; i++) {
        total += arr[i];					
    }

    return total;
}
\end{verbatim}
						
This produces a hit rate (HR) of $\frac{7}{8}$ for the L1 cache and $\frac{3}{4}$ for the L2 cache. Given that ​\lstinline$arr$​ is a block aligned address and ​\lstinline$sizeof (uint16_t) == 2​$:

\end{blocksection}