107|137|Public
25|$|An 8-bit <b>parallel</b> <b>digital</b> {{interface}} {{is defined}} by ITU-R Rec. 601; this is obsolete (however, many clauses in the various standards accommodate {{the possibility of an}} 8-bit interface).|$|E
5000|$|Witbrock, Michael and Zagha, Marco. [...] "Back-Propagation Learning on the IBM GF11," [...] Chapter in Przytula, K.W., and Prasanna Kumar, V.K. <b>Parallel</b> <b>Digital</b> Implementations of Neural Networks PTR Prentice Hall. Englewood Cliffs. 1993.|$|E
50|$|Rodgers {{introduced}} its first digital organ on November 20, 1990, using a tone generation system Rodgers has dubbed <b>Parallel</b> <b>Digital</b> Imaging (PDI). Rodgers PDI organs use Roland DSPs and digitally sampled organ pipes for tone generation.|$|E
5000|$|... #Article: <b>Parallel</b> multidimensional <b>digital</b> signal {{processing}} ...|$|R
50|$|As softcam {{software}} {{evolved in}} <b>parallel</b> with <b>digital</b> camera software, one can consider softcam history and webcam history {{to be the}} same.|$|R
40|$|We propose <b>parallel</b> phase-shifting <b>digital</b> {{holographic}} microscopy (PPSDHM) {{which has}} the ability of three-dimensional (3 -D) motion measurement using space-division multiplexing technique. By the PPSDHM, instantaneous information of both the 3 -D structure and the phase distributions of specimens can be simultaneously acquired with a single-shot exposure. We constructed a <b>parallel</b> phase-shifting <b>digital</b> holographic microscope consisting of an optical interferometer and an image sensor on which micro polarizers are attached pixel by pixel. The validity of the PPSDHM was experimentally verified by demonstrating the single-shot 3 -D imaging and phase-imaging ability of the constructed microscope...|$|R
50|$|The Royal V was, in 1983, refinished {{from black}} to white and {{permanently}} {{installed in the}} Meishusama Hall of the Shinji Shumeikai in Minsono, Japan. In mid-2004, this same organ was updated to newer Rodgers technology. Dan Miller and McNeill Robinson, consultants on the project, revised and updated the organ's tonal specification during the update to Trillium level <b>Parallel</b> <b>Digital</b> Imaging technology.|$|E
50|$|In March 1976, Intel {{announced}} a single-board computer product that integrated {{all of the}} support components required for their 8080 microprocessor, along with 1 kilobyte of RAM, 4 kilobytes of user-programmable ROM, and 48 lines of <b>parallel</b> <b>digital</b> I/O with line drivers. The board also offered expansion through a bus connector, but could be used without an expansion card cage when applications did not require additional hardware. Software development for this system was hosted on Intel's Intellec MDS microcomputer development system; this provided assembler and PL/M support, and permitted in-circuit emulation for debugging.|$|E
5000|$|The Air Force Systems Command’s Electronic Systems Division {{awarded a}} fixed-price, fixed-quantity {{contract}} to Honeywell Information Systems, Inc. for 46 million dollars on 15 October 1971. The contract included 35 Honeywell 6000 series systems, some having multiple processors. System models from the H-6060 through the H-6080 were acquired. [...] They ran a specially secured variant of Honeywell’s General Comprehensive Operating Supervisor (GCOS), {{and for years}} the vendor maintained and enhanced both the commercial GCOS and the [...] "WWMCCS" [...] GCOS in <b>parallel.</b> <b>Digital</b> transmissions were secured (aka 'scrambled') using Secure Telephone Unit (STU) or Secure Telephone Element modems.|$|E
5000|$|Serial and <b>parallel</b> {{interfaces}} for <b>digital</b> video (ITU-R Recommendations 601 and 656); ...|$|R
40|$|We {{formulate}} {{several problems}} in early vision as inverse problems. Among the solution methods we review standard regularization theory, discuss its limitations, and present new stochastic (in particular, Bayesian) techniques based on Markov Random Field models for their solution. We derive efficient algorithms and describe <b>parallel</b> implementations on <b>digital</b> <b>parallel</b> SIMD architectures, {{as well as}} a new class of parallel hybrid computers that mix digital with analog components...|$|R
40|$|It may be {{possible}} to make accurate real time, autonomous, 2 and 3 dimensional wind measurements remotely with an elastic backscatter Light Detection and Ranging (LIDAR) system by incorporating <b>digital</b> <b>parallel</b> processing hardware into the data acquisition system. In this paper, we report the performance of a commercially available <b>digital</b> <b>parallel</b> processing system in implementing the maximum correlation technique for wind sensing using actual LIDAR data. Timing and numerical accuracy are benchmarked against a standard microprocessor impementation...|$|R
50|$|The {{original}} mast at Winter Hill was a 450 ft tower {{that came}} into service on 3 May 1956, and carried the programmes of Granada ITV (weekdays) and ABC TV (weekends). In 1966 services were transferred to a new higher mast erected adjacent to the original tower. The main mast structure is 309.48 m tall and has a diameter of 2.75 m. During the period of <b>parallel</b> <b>digital</b> and analogue transmissions, the DTT antenna attached {{to the top of}} the mast brought the overall height to 315.4 m, however as part of the Digital Switchover plans, this antenna has now been removed, reducing its overall height to 309.48 m. It is one of the tallest structures in the United Kingdom, the tallest being the mast at Belmont with a height of 351.5 m; however, at 778.1 m above sea level, Winter Hill has the highest television transmitting antenna in the United Kingdom and is higher than Gragareth, the highest hill in Lancashire.|$|E
40|$|This report {{documents}} the architecture {{and implementation of}} a <b>Parallel</b> <b>Digital</b> Forensics infrastructure. This infrastructure is necessary for supporting the design, implementation, and testing of new classes of <b>parallel</b> <b>digital</b> forensics tools. Digital Forensics has become extremely difficult with data sets of one terabyte and larger. The only way to overcome the processing time of these large sets is to identify and develop new parallel algorithms for performing the analysis. To support algorithm research, a flexible base infrastructure is required. A candidate architecture for this base infrastructure was designed, instantiated, and tested by this project, in collaboration with New Mexico Tech. Previous infrastructures were not designed and built specifically for the development and testing of parallel algorithms. With the size of forensics data sets only expected to increase significantly, this type of infrastructure support is necessary for continued research in <b>parallel</b> <b>digital</b> forensics. This report {{documents the}} implementation of the <b>parallel</b> <b>digital</b> forensics (PDF) infrastructure architecture and implementation...|$|E
40|$|Surface {{electrode}} switching of 16 -electrode wireless EIT is studied using a Radio Frequency (RF) based {{digital data}} transmission technique operating with 8 channel encoder/decoder ICs. An electrode switching module is developed the analog multiplexers and switched with 8 -bit <b>parallel</b> <b>digital</b> data transferred by transmitter/receiver module developed with radio frequency technology. 8 -bit <b>parallel</b> <b>digital</b> {{data collected from}} the receiver module are converted to 16 -bit digital data by using binary adder circuits and then used for switching the electrodes in opposite current injection protocol. 8 -bit <b>parallel</b> <b>digital</b> data are generated using NI USB 6251 DAQ card in LabVIEW software {{and sent to the}} transmission module which transmits the digital data bits to the receiver end. Receiver module supplies the <b>parallel</b> <b>digital</b> bits to the binary adder circuits and adder circuit outputs are fed to the multiplexers of the electrode switching module for surface electrode switching. 1 mA, 50 kHz sinusoidal constant current is injected at the phantom boundary using opposite current injection protocol. The boundary potentials developed at the voltage electrodes are measured and studied to assess the wireless data transmission...|$|E
40|$|Motivation: A global map of {{transcription}} factor binding sites (TFBSs) {{is critical to}} understanding gene regulation and genome function. DNaseI digestion of chromatin coupled with massively <b>parallel</b> sequencing (<b>digital</b> genomic footprinting) enables the identification of protein-binding footprints with high resolution on a genome-wide scale. However, accurately inferring the locations of these footprints remains a challenging computational problem...|$|R
50|$|In 2012, Maxwell was {{appointed}} the new deputy government CIO, following Bill McCluggage's departure, now working under Andy Nelson. In December 2012, the remaining IT {{functions in the}} ERG were merged with the <b>parallel</b> Government <b>Digital</b> Service. As part of this, Maxwell became the UK Government's Chief Technology Officer; the rôle of Government Chief Information Officer was not transferred.|$|R
40|$|With the {{continuing}} trends {{to reduce the}} chip size and integrates multichip solution into a single chip solution {{it is important to}} limit the silicon area required to implement <b>parallel</b> FIR <b>digital</b> filter in VLSI implementation. The Need for high performance and low power digital signal processing is getting increased. Finite Impulse Response (FIR) filters {{are one of the most}} widely used fundamental devices performed in DSP system. This paper presents the performance analysis of <b>parallel</b> FIR <b>digital</b> filter, In this paper, Traditional FIR filter structure and FFA based FIR filter structure and symmetric convolution based FFA FIR filter are designed for 2 -parallel filter (2 * 2). These entire filter structures are designed based on Carry Save Adder (CSA) and Ripple Carry Adder (RCA). Exchanging multipliers with adder is advantageous because adders weight less then multipliers in terms of silicon area. The performance of parallel FIR filter structure based on Ripple Carry Adder and Carry Save Adder will be compared. General word...|$|R
40|$|This paper {{presents}} an algorithm which realizes fast {{search for the}} solutions of combinatorial optimization problems with <b>parallel</b> <b>digital</b> computers. With the standard weight matrices designed for combinatorial optimization, many iterations are required before convergence to a quasioptimal solution even when many digital processors {{can be used in}} parallel, By removing the components of the eingenvectors with eminent negative eigenvalues of the weight matrix, the proposed algorithm avoids oscillation and realizes energy reduction under synchronous discrete dynamics, which enables <b>parallel</b> <b>digital</b> computers to obtain quasi-optimal solutions with much less time than the conventional algorithm...|$|E
40|$|Abstract: The {{feasibility}} of a colorless coherent PON operating at 10 Gbit/s is verified using monolithically integrated C-band tunable lasers as {{sources for the}} signal and local oscillator. Using <b>parallel</b> <b>digital</b> postprocessing, a sensitivity below- 36 dBm is demonstrated. © 2012 Optical Society of Americ...|$|E
40|$|High {{capacity}} optical memories with relatively-high data-transfer {{rate and}} multiport simultaneous access capability {{may serve as}} basis for new computer architectures. Several computer structures that might profitably use memories are: a) simultaneous record-access system, b) simultaneously-shared memory computer system, and c) <b>parallel</b> <b>digital</b> processing structure...|$|E
40|$|UnrestrictedThis {{dissertation}} {{shows how}} noise can benefit nonlinear signal processing. These "stochastic resonance'' results include deriving necessary and sufficient conditions for noise benefits, optimal noise distributions, and algorithms that find the optimal or near-optimal noise. The results apply to broad classes of signal and noise distributions. Applications include Neyman-Pearson and maximum-likelihood signal detection in single detectors and in <b>parallel</b> arrays, <b>digital</b> watermark decoding, retinal signal detection, and signal detection in feedback neurons...|$|R
50|$|Ippolito {{also has}} an abiding {{interest}} in the legacy for today's artists of conceptual practices of the 1960s and 1970s. His contributions to this subject include curating events for the New York presentation of Rolywholyover A Circus for museum by John Cage. He is {{particularly interested in the}} <b>parallel</b> between <b>digital</b> art, Minimalist and Conceptual art, a parallel that led him to propose a new paradigm for preserving art called the Variable Media Network.|$|R
50|$|One of Dreyfoos' {{donations}} to the Raymond F. Kravis Center for the Performing Arts was his funding of the George W. Mergens Memorial Organ, dedicated in 2016, a custom-made electronic virtual pipe organ with a massively <b>parallel</b> processing (MPP) <b>digital</b> computer.|$|R
40|$|One {{approach}} to <b>parallel</b> <b>digital</b> signal processing decomposes a high bandwidth signal into multiple lower bandwidth (rate) signals by an analysis bank. After processing, the subband signals are recombined into a fullband output signal by a synthesis bank. This paper describes an {{implementation of the}} analysis and synthesis banks using (Field Programmable Gate Arrays) FPGAs...|$|E
40|$|It is {{our opinion}} that the system-on-chip, {{all-in-one}} approach to <b>parallel</b> <b>digital</b> signal processing combining the homogeneous processor array with large amounts of data memory, will be {{the core of future}} embedded digital signal processing applications. In this paper we present two radical approaches to efficient system-on-chip (SOC) design with homogeneous processor arrays for real-time applications...|$|E
40|$|Owing to the {{sequential}} {{nature of}} memory interfaces, {{as well as}} the growing processor-memory performance gap, the design of parallel image processors is often faced with a challenge in deciding memory organisation and distribution. This work addresses the problem of memory access bottlenecks in <b>parallel</b> <b>digital</b> image processors and presents one solution which demonstrates up to 93. 4 % reduction over standard sequential methods...|$|E
40|$|This study {{reports on}} digital {{production}} facilities 2 ̆ 7 installation and development at Queensland Newspapers Ply. Ltd. (QNPL), between 1996 and 2002. QNPL is Australia 2 ̆ 7 s fifth largest capital city newspaper organisation {{and part of}} the News Limited group, controlled by Rupel 1 Murdoch 2 ̆ 7 s transnational News Corporation. The study documents the architecture of the infrastructure, which was needed so that large-scale pagination and Internet communications could be implemented at the journalism workforce. This documentation <b>parallels</b> <b>digital</b> architecture within News Limited Australia-wide since 1995 and shows how News Limited was able to achieve national production efficiencies using digital networking between editorial sites, initially in capital cities. Of extra interest is the fact that central elements of these digital networks, pagination software, and practices - especially Microsoft Windows-driven pagination packages - were implemented and tested in Queensland before they were implemented at other News Limited enterprises and this makes the QNPL experience of special impOl 1 ance. Coincidentally, as this article is being published, QNPL has just announced that implementation of personal desktop email and Internet access for all its journalists is nearly complete, having commenced roll-out more than five years before...|$|R
40|$|Recent {{innovations}} like reconfigurable computing {{have allowed}} to easy experiment new architectures that support {{a wide range}} of applications for Digital Signal Processing (DSP). Field Programmable Gate Array (FPGA) provides a cheap platform for research and development. Radar signal processing is widely used for civil and military proposes. Radar's systems operate on Real-Time basis. This paper presents an architecture that has been design to <b>parallel</b> and <b>digital</b> implement Sensitivity Time Control (STC), Fast Time Constant (FTC) and Gain modules commonly used to correct some clutters...|$|R
50|$|Developed in the 1980s Adaptive Solutions' CNAPS-1064 <b>Digital</b> <b>Parallel</b> Processor chip {{is a full}} {{neural network}} (NNW). It was {{designed}} as a coprocessor to a host and has 64 sub-processors arranged in a 1D array and operating in a SIMD mode. Each sub-processor can emulate one or more neurons and multiple chips can be grouped together. At 25 MHz it is capable of 1.28 GMAC.|$|R
40|$|This report {{addresses}} {{the problem of}} improving the execution performance of saturated reduction loops on xed-point instruction-level <b>parallel</b> <b>Digital</b> Signal Processors (DSPs). We rst introduce "bit-exact" transformations, that are suitable {{for use in the}} ETSI and the ITU speech coding applications. We then present "approximate" transformations, the relative precision of which we are able to compare. Our main results rely on the properties of the saturated arithmetic...|$|E
40|$|A {{high-capacity}} memory with {{a relatively}} high data transfer rate and multi-port simultaneous access capability may {{serve as the basis}} for new computer architectures. The implementation of a multi-port optical memory is discussed. Several computer structures are presented that might profitably use such a memory. These structures include (1) a simultaneous record access system, (2) a simultaneously shared memory computer system, and (3) a <b>parallel</b> <b>digital</b> processing structure...|$|E
40|$|Heuristic {{algorithm}} minimizes {{amount of}} memory used by multiprocessor system. Distributes load of many identical, short computations among multiple <b>parallel</b> <b>digital</b> data processors, {{each of which}} has its own (local) memory. Each processor operates on distinct and independent set of data in larger shared memory. As integral part of load-balancing scheme, total amount of space used in shared memory minimized. Possible applications include artificial neural networks or image processors for which "pipeline" and vector methods of load balancing inappropriate...|$|E
40|$|Approved {{for public}} release, {{distribution}} unlimitedThisthesispresentsthedesign,implementationandevaluationofacommunicationsystem, capable of serializing 14 -channel <b>digital</b> <b>parallel</b> data, transmission and reception ofthe serial data over a high speed fiber link at 39 Mbps and converting the serial data {{back to its}} 14 -channel parallel form. A time division multiplexing technique was used to transmit the data. The high-speed emitter-coupled logic devices were employed to construct the design. Turkish Navy autho...|$|R
40|$|This article {{presents}} a <b>parallel</b> structure <b>digital</b> repetitive control (PSDRC) scheme, where the internal models of all harmonics are decomposed into multiple parallel connected groups. Compared with conventional repetitive controller, the proposed parallel structure enables repetitive controller {{to regulate the}} error convergence rate at each group of harmonic frequencies independently and offers faster total error convergence rate. Moreover, PSDRC can achieve zero-error tracking or perfect disturbance rejection for all harmonics without occupying more data memory. A stability criterion with rigorous proof for PSDRC system is addressed, which is compatible with those existing stability criteria for existing RC schemes. An application example of three-phase pulse-width modulation inverter is provided to demonstrate {{the effectiveness of the}} proposed PSDRC scheme...|$|R
40|$|The {{upcoming}} Reconfigurable Video Coding (RVC) standard from MPEG (ISO/IEC SC 29 WG 11) {{defines a}} library of coding tools to specify existing or new compressed video formats and decoders. The coding tool library has been written in a dataflow/actor-oriented language named CAL. Each coding tool can be represented with an extended finite state machine and the dependencies between the tools are described as dataflow graphs. This paper proposes an approach to derive a multiprocessor execution schedule for RVC systems that are comprised of CAL actors. In addition to proposing a scheduling approach for RVC, an extension to the well-known permutation flow shop scheduling problem that enables rapid run-time scheduling of RVC tasks is introduced. Index Terms — Scheduling, <b>parallel</b> processing, <b>digital</b> signal processor...|$|R
