{
  "module_name": "r8a77980-cpg-mssr.c",
  "hash_id": "506e069802c008a5d991850f283eabb0d7f003b2ec1c6e524122225775a1d711",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/r8a77980-cpg-mssr.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/soc/renesas/rcar-rst.h>\n#include <linux/sys_soc.h>\n\n#include <dt-bindings/clock/r8a77980-cpg-mssr.h>\n\n#include \"renesas-cpg-mssr.h\"\n#include \"rcar-gen3-cpg.h\"\n\nenum clk_ids {\n\t \n\tLAST_DT_CORE_CLK = R8A77980_CLK_OSC,\n\n\t \n\tCLK_EXTAL,\n\tCLK_EXTALR,\n\n\t \n\tCLK_MAIN,\n\tCLK_PLL1,\n\tCLK_PLL2,\n\tCLK_PLL3,\n\tCLK_PLL1_DIV2,\n\tCLK_PLL1_DIV4,\n\tCLK_S0,\n\tCLK_S1,\n\tCLK_S2,\n\tCLK_S3,\n\tCLK_SDSRC,\n\tCLK_RPCSRC,\n\tCLK_OCO,\n\n\t \n\tMOD_CLK_BASE\n};\n\nstatic const struct cpg_core_clk r8a77980_core_clks[] __initconst = {\n\t \n\tDEF_INPUT(\"extal\",  CLK_EXTAL),\n\tDEF_INPUT(\"extalr\", CLK_EXTALR),\n\n\t \n\tDEF_BASE(\".main\",       CLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL),\n\tDEF_BASE(\".pll1\",       CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN),\n\tDEF_BASE(\".pll2\",       CLK_PLL2, CLK_TYPE_GEN3_PLL2, CLK_MAIN),\n\tDEF_BASE(\".pll3\",       CLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN),\n\n\tDEF_FIXED(\".pll1_div2\", CLK_PLL1_DIV2,\t   CLK_PLL1,       2, 1),\n\tDEF_FIXED(\".pll1_div4\", CLK_PLL1_DIV4,\t   CLK_PLL1_DIV2,  2, 1),\n\tDEF_FIXED(\".s0\",\tCLK_S0,\t\t   CLK_PLL1_DIV2,  2, 1),\n\tDEF_FIXED(\".s1\",\tCLK_S1,\t\t   CLK_PLL1_DIV2,  3, 1),\n\tDEF_FIXED(\".s2\",\tCLK_S2,\t\t   CLK_PLL1_DIV2,  4, 1),\n\tDEF_FIXED(\".s3\",\tCLK_S3,\t\t   CLK_PLL1_DIV2,  6, 1),\n\tDEF_FIXED(\".sdsrc\",\tCLK_SDSRC,\t   CLK_PLL1_DIV2,  2, 1),\n\n\tDEF_BASE(\".rpcsrc\",\tCLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),\n\n\tDEF_RATE(\".oco\",\tCLK_OCO,           32768),\n\n\t \n\tDEF_FIXED(\"z2\",\t\tR8A77980_CLK_Z2,    CLK_PLL2,       4, 1),\n\tDEF_FIXED(\"ztr\",\tR8A77980_CLK_ZTR,   CLK_PLL1_DIV2,  6, 1),\n\tDEF_FIXED(\"ztrd2\",\tR8A77980_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),\n\tDEF_FIXED(\"zt\",\t\tR8A77980_CLK_ZT,    CLK_PLL1_DIV2,  4, 1),\n\tDEF_FIXED(\"zx\",\t\tR8A77980_CLK_ZX,    CLK_PLL1_DIV2,  2, 1),\n\tDEF_FIXED(\"s0d1\",\tR8A77980_CLK_S0D1,  CLK_S0,         1, 1),\n\tDEF_FIXED(\"s0d2\",\tR8A77980_CLK_S0D2,  CLK_S0,         2, 1),\n\tDEF_FIXED(\"s0d3\",\tR8A77980_CLK_S0D3,  CLK_S0,         3, 1),\n\tDEF_FIXED(\"s0d4\",\tR8A77980_CLK_S0D4,  CLK_S0,         4, 1),\n\tDEF_FIXED(\"s0d6\",\tR8A77980_CLK_S0D6,  CLK_S0,         6, 1),\n\tDEF_FIXED(\"s0d12\",\tR8A77980_CLK_S0D12, CLK_S0,        12, 1),\n\tDEF_FIXED(\"s0d24\",\tR8A77980_CLK_S0D24, CLK_S0,        24, 1),\n\tDEF_FIXED(\"s1d1\",\tR8A77980_CLK_S1D1,  CLK_S1,         1, 1),\n\tDEF_FIXED(\"s1d2\",\tR8A77980_CLK_S1D2,  CLK_S1,         2, 1),\n\tDEF_FIXED(\"s1d4\",\tR8A77980_CLK_S1D4,  CLK_S1,         4, 1),\n\tDEF_FIXED(\"s2d1\",\tR8A77980_CLK_S2D1,  CLK_S2,         1, 1),\n\tDEF_FIXED(\"s2d2\",\tR8A77980_CLK_S2D2,  CLK_S2,         2, 1),\n\tDEF_FIXED(\"s2d4\",\tR8A77980_CLK_S2D4,  CLK_S2,         4, 1),\n\tDEF_FIXED(\"s3d1\",\tR8A77980_CLK_S3D1,  CLK_S3,         1, 1),\n\tDEF_FIXED(\"s3d2\",\tR8A77980_CLK_S3D2,  CLK_S3,         2, 1),\n\tDEF_FIXED(\"s3d4\",\tR8A77980_CLK_S3D4,  CLK_S3,         4, 1),\n\n\tDEF_GEN3_SDH(\"sd0h\",\tR8A77980_CLK_SD0H,  CLK_SDSRC,\t       0x0074),\n\tDEF_GEN3_SD(\"sd0\",\tR8A77980_CLK_SD0,   R8A77980_CLK_SD0H, 0x0074),\n\n\tDEF_BASE(\"rpc\",\t\tR8A77980_CLK_RPC,   CLK_TYPE_GEN3_RPC,   CLK_RPCSRC),\n\tDEF_BASE(\"rpcd2\",\tR8A77980_CLK_RPCD2, CLK_TYPE_GEN3_RPCD2, R8A77980_CLK_RPC),\n\n\tDEF_FIXED(\"cl\",\t\tR8A77980_CLK_CL,    CLK_PLL1_DIV2, 48, 1),\n\tDEF_FIXED(\"cp\",\t\tR8A77980_CLK_CP,    CLK_EXTAL,\t    2, 1),\n\tDEF_FIXED(\"cpex\",\tR8A77980_CLK_CPEX,  CLK_EXTAL,\t    2, 1),\n\n\tDEF_DIV6P1(\"canfd\",\tR8A77980_CLK_CANFD, CLK_PLL1_DIV4, 0x244),\n\tDEF_DIV6P1(\"csi0\",\tR8A77980_CLK_CSI0,  CLK_PLL1_DIV4, 0x00c),\n\tDEF_DIV6P1(\"mso\",\tR8A77980_CLK_MSO,   CLK_PLL1_DIV4, 0x014),\n\n\tDEF_GEN3_OSC(\"osc\",\tR8A77980_CLK_OSC,   CLK_EXTAL,     8),\n\tDEF_GEN3_MDSEL(\"r\",\tR8A77980_CLK_R, 29, CLK_EXTALR, 1, CLK_OCO, 1),\n};\n\nstatic const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = {\n\tDEF_MOD(\"tmu4\",\t\t\t 121,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"tmu3\",\t\t\t 122,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"tmu2\",\t\t\t 123,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"tmu1\",\t\t\t 124,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"tmu0\",\t\t\t 125,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"scif4\",\t\t 203,\tR8A77980_CLK_S3D4),\n\tDEF_MOD(\"scif3\",\t\t 204,\tR8A77980_CLK_S3D4),\n\tDEF_MOD(\"scif1\",\t\t 206,\tR8A77980_CLK_S3D4),\n\tDEF_MOD(\"scif0\",\t\t 207,\tR8A77980_CLK_S3D4),\n\tDEF_MOD(\"msiof3\",\t\t 208,\tR8A77980_CLK_MSO),\n\tDEF_MOD(\"msiof2\",\t\t 209,\tR8A77980_CLK_MSO),\n\tDEF_MOD(\"msiof1\",\t\t 210,\tR8A77980_CLK_MSO),\n\tDEF_MOD(\"msiof0\",\t\t 211,\tR8A77980_CLK_MSO),\n\tDEF_MOD(\"sys-dmac2\",\t\t 217,\tR8A77980_CLK_S0D3),\n\tDEF_MOD(\"sys-dmac1\",\t\t 218,\tR8A77980_CLK_S0D3),\n\tDEF_MOD(\"cmt3\",\t\t\t 300,\tR8A77980_CLK_R),\n\tDEF_MOD(\"cmt2\",\t\t\t 301,\tR8A77980_CLK_R),\n\tDEF_MOD(\"cmt1\",\t\t\t 302,\tR8A77980_CLK_R),\n\tDEF_MOD(\"cmt0\",\t\t\t 303,\tR8A77980_CLK_R),\n\tDEF_MOD(\"tpu0\",\t\t\t 304,\tR8A77980_CLK_S3D4),\n\tDEF_MOD(\"sdif\",\t\t\t 314,\tR8A77980_CLK_SD0),\n\tDEF_MOD(\"pciec0\",\t\t 319,\tR8A77980_CLK_S2D2),\n\tDEF_MOD(\"rwdt\",\t\t\t 402,\tR8A77980_CLK_R),\n\tDEF_MOD(\"intc-ex\",\t\t 407,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"intc-ap\",\t\t 408,\tR8A77980_CLK_S0D3),\n\tDEF_MOD(\"hscif3\",\t\t 517,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"hscif2\",\t\t 518,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"hscif1\",\t\t 519,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"hscif0\",\t\t 520,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"imp4\",\t\t\t 521,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"thermal\",\t\t 522,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"pwm\",\t\t\t 523,\tR8A77980_CLK_S0D12),\n\tDEF_MOD(\"impdma1\",\t\t 526,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"impdma0\",\t\t 527,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp-ocv4\",\t\t 528,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp-ocv3\",\t\t 529,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp-ocv2\",\t\t 531,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"fcpvd0\",\t\t 603,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"vin15\",\t\t 604,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin14\",\t\t 605,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin13\",\t\t 608,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin12\",\t\t 612,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin11\",\t\t 618,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vspd0\",\t\t 623,\tR8A77980_CLK_S3D1),\n\tDEF_MOD(\"vin10\",\t\t 625,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin9\",\t\t\t 627,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin8\",\t\t\t 628,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"csi41\",\t\t 715,\tR8A77980_CLK_CSI0),\n\tDEF_MOD(\"csi40\",\t\t 716,\tR8A77980_CLK_CSI0),\n\tDEF_MOD(\"du0\",\t\t\t 724,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"lvds\",\t\t\t 727,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin7\",\t\t\t 804,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin6\",\t\t\t 805,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin5\",\t\t\t 806,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin4\",\t\t\t 807,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin3\",\t\t\t 808,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin2\",\t\t\t 809,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin1\",\t\t\t 810,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"vin0\",\t\t\t 811,\tR8A77980_CLK_S2D1),\n\tDEF_MOD(\"etheravb\",\t\t 812,\tR8A77980_CLK_S3D2),\n\tDEF_MOD(\"gether\",\t\t 813,\tR8A77980_CLK_S3D2),\n\tDEF_MOD(\"imp3\",\t\t\t 824,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp2\",\t\t\t 825,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp1\",\t\t\t 826,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp0\",\t\t\t 827,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp-ocv1\",\t\t 828,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"imp-ocv0\",\t\t 829,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"impram\",\t\t 830,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"impcnn\",\t\t 831,\tR8A77980_CLK_S1D1),\n\tDEF_MOD(\"gpio5\",\t\t 907,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"gpio4\",\t\t 908,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"gpio3\",\t\t 909,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"gpio2\",\t\t 910,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"gpio1\",\t\t 911,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"gpio0\",\t\t 912,\tR8A77980_CLK_CP),\n\tDEF_MOD(\"can-fd\",\t\t 914,\tR8A77980_CLK_S3D2),\n\tDEF_MOD(\"rpc-if\",\t\t 917,\tR8A77980_CLK_RPCD2),\n\tDEF_MOD(\"i2c5\",\t\t\t 919,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"i2c4\",\t\t\t 927,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"i2c3\",\t\t\t 928,\tR8A77980_CLK_S0D6),\n\tDEF_MOD(\"i2c2\",\t\t\t 929,\tR8A77980_CLK_S3D2),\n\tDEF_MOD(\"i2c1\",\t\t\t 930,\tR8A77980_CLK_S3D2),\n\tDEF_MOD(\"i2c0\",\t\t\t 931,\tR8A77980_CLK_S3D2),\n};\n\nstatic const unsigned int r8a77980_crit_mod_clks[] __initconst = {\n\tMOD_CLK_ID(402),\t \n\tMOD_CLK_ID(408),\t \n};\n\n \n\n \n#define CPG_PLL_CONFIG_INDEX(md)\t((((md) & BIT(14)) >> 13) | \\\n\t\t\t\t\t (((md) & BIT(13)) >> 13))\n\nstatic const struct rcar_gen3_cpg_pll_config cpg_pll_configs[4] __initconst = {\n\t \n\t{ 1,\t\t192,\t1,\t192,\t1,\t16,\t},\n\t{ 1,\t\t160,\t1,\t160,\t1,\t19,\t},\n\t{ 1,\t\t118,\t1,\t118,\t1,\t26,\t},\n\t{ 2,\t\t192,\t1,\t192,\t1,\t32,\t},\n};\n\nstatic int __init r8a77980_cpg_mssr_init(struct device *dev)\n{\n\tconst struct rcar_gen3_cpg_pll_config *cpg_pll_config;\n\tu32 cpg_mode;\n\tint error;\n\n\terror = rcar_rst_read_mode_pins(&cpg_mode);\n\tif (error)\n\t\treturn error;\n\n\tcpg_pll_config = &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];\n\n\treturn rcar_gen3_cpg_init(cpg_pll_config, CLK_EXTALR, cpg_mode);\n}\n\nconst struct cpg_mssr_info r8a77980_cpg_mssr_info __initconst = {\n\t \n\t.core_clks = r8a77980_core_clks,\n\t.num_core_clks = ARRAY_SIZE(r8a77980_core_clks),\n\t.last_dt_core_clk = LAST_DT_CORE_CLK,\n\t.num_total_core_clks = MOD_CLK_BASE,\n\n\t \n\t.mod_clks = r8a77980_mod_clks,\n\t.num_mod_clks = ARRAY_SIZE(r8a77980_mod_clks),\n\t.num_hw_mod_clks = 12 * 32,\n\n\t \n\t.crit_mod_clks = r8a77980_crit_mod_clks,\n\t.num_crit_mod_clks = ARRAY_SIZE(r8a77980_crit_mod_clks),\n\n\t \n\t.init = r8a77980_cpg_mssr_init,\n\t.cpg_clk_register = rcar_gen3_cpg_clk_register,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}