digraph "SRAM_HandleTypeDef"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  Node1 [label="{SRAM_HandleTypeDef\n|+ Instance\l+ Extended\l+ Lock\l+ State\l|}",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node2 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +hdma" ,arrowhead="odiamond",fontname="Helvetica"];
  Node2 [label="{__DMA_HandleTypeDef\n|+ Lock\l+ State\l+ Parent\l+ XferCpltCallback\l+ XferHalfCpltCallback\l+ XferM1CpltCallback\l+ XferM1HalfCpltCallback\l+ XferErrorCallback\l+ XferAbortCallback\l+ ErrorCode\l+ StreamBaseAddress\l+ StreamIndex\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_____d_m_a___handle_type_def.html",tooltip="DMA handle Structure definition. "];
  Node3 -> Node2 [color="grey25",fontsize="10",style="solid",label=" +Instance" ,arrowhead="odiamond",fontname="Helvetica"];
  Node3 [label="{DMA_Stream_TypeDef\n|+ CR\l+ NDTR\l+ PAR\l+ M0AR\l+ M1AR\l+ FCR\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_d_m_a___stream___type_def.html",tooltip="DMA Controller. "];
  Node4 -> Node2 [color="grey25",fontsize="10",style="solid",label=" +Init" ,arrowhead="odiamond",fontname="Helvetica"];
  Node4 [label="{DMA_InitTypeDef\n|+ Channel\l+ Direction\l+ PeriphInc\l+ MemInc\l+ PeriphDataAlignment\l+ MemDataAlignment\l+ Mode\l+ Priority\l+ FIFOMode\l+ FIFOThreshold\l+ MemBurst\l+ PeriphBurst\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_d_m_a___init_type_def.html",tooltip="DMA Configuration Structure definition. "];
  Node5 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +Init" ,arrowhead="odiamond",fontname="Helvetica"];
  Node5 [label="{FMC_NORSRAM_InitTypeDef\n|+ NSBank\l+ DataAddressMux\l+ MemoryType\l+ MemoryDataWidth\l+ BurstAccessMode\l+ WaitSignalPolarity\l+ WaitSignalActive\l+ WriteOperation\l+ WaitSignal\l+ ExtendedMode\l+ AsynchronousWait\l+ WriteBurst\l+ ContinuousClock\l+ WriteFifo\l+ PageSize\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html",tooltip="FMC NORSRAM Configuration Structure definition. "];
}
