

================================================================
== Vivado HLS Report for 'StateMachine'
================================================================
* Date:           Wed Aug 15 21:51:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !75"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %key), !map !79"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %current_state), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %StateMachine_state_V), !map !87"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @p_str, [13 x i8]* @p_str) nounwind" [../Proyecto1/StateMachine/StateMachine.h:25]   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%StateMachine_ssdm = load i1* @StateMachine_ssdm_thread_M_getNextState, align 1" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 8 'load' 'StateMachine_ssdm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %StateMachine_ssdm, label %1, label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (4.55ns)   --->   "call void @"StateMachine::getNextState"(i1* %clock, i8* %key, i12* %current_state, i12* %StateMachine_state_V)" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 10 'call' <Predicate = (StateMachine_ssdm)> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 11 [1/2] (4.55ns)   --->   "call void @"StateMachine::getNextState"(i1* %clock, i8* %key, i12* %current_state, i12* %StateMachine_state_V)" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 11 'call' <Predicate = (StateMachine_ssdm)> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 12 'br' <Predicate = (StateMachine_ssdm)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([13 x i8]* @p_str, i32 0, [13 x i8]* @p_str7) nounwind" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 13 'specprocessdecl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([13 x i8]* @p_str7, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind" [../Proyecto1/StateMachine/StateMachine.h:27]   --->   Operation 14 'specsensitive' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 3, [5 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/StateMachine/StateMachine.h:28]   --->   Operation 15 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [4 x i8]* @p_str4, i32 0, i32 0, i8* %key) nounwind" [../Proyecto1/StateMachine/StateMachine.h:29]   --->   Operation 16 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [14 x i8]* @p_str6, i32 0, i32 0, i12* %current_state) nounwind" [../Proyecto1/StateMachine/StateMachine.h:30]   --->   Operation 17 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/StateMachine/StateMachine.h:30]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	'call' operation (../Proyecto1/StateMachine/StateMachine.h:26) to 'StateMachine::getNextState' [14]  (4.55 ns)

 <State 2>: 4.55ns
The critical path consists of the following:
	'call' operation (../Proyecto1/StateMachine/StateMachine.h:26) to 'StateMachine::getNextState' [14]  (4.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
