// Seed: 1956646829
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_3 = 0;
  logic id_2;
  logic id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout tri0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output tri id_5
);
  assign id_5 = 1;
  always #1;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    input uwire id_0,
    output wor id_1,
    output tri id_2,
    output uwire id_3,
    output wand id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11
    , id_15,
    input wand id_12,
    input wand id_13
);
  assign id_1 = id_9;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_9,
      id_4
  );
endmodule
