// Seed: 1605579792
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri id_4
);
  assign module_2.id_20 = 0;
  assign module_1.id_9  = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    inout tri id_6,
    input tri id_7,
    output tri1 id_8,
    input supply1 id_9
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1,
      id_5
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd21
) (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 _id_3,
    input uwire id_4,
    output wire id_5
    , id_26,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    output tri1 id_13,
    input tri id_14,
    output supply0 id_15,
    input tri1 id_16,
    input wire id_17,
    input uwire id_18
    , id_27,
    output wand id_19,
    input wand id_20,
    input uwire id_21,
    output tri0 id_22,
    input wor id_23,
    output tri id_24
);
  wire [id_3 : 1 'b0] id_28;
  wire id_29;
  module_0 modCall_1 (
      id_14,
      id_20,
      id_16,
      id_13,
      id_9
  );
endmodule
