{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 11:42:18 2012 " "Info: Processing started: Wed Dec 12 11:42:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab7 -c QP_Lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab7 -c QP_Lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[4\] register sld_hub:auto_hub\|tdo 227.07 MHz 4.404 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 227.07 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 4.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.989 ns + Longest register register " "Info: + Longest register to register delay is 1.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[4\] 1 REG LCFF_X23_Y18_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N1; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.398 ns) 0.989 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X24_Y18_N4 1 " "Info: 2: + IC(0.591 ns) + CELL(0.398 ns) = 0.989 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 1.512 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X24_Y18_N30 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 1.512 ns; Loc. = LCCOMB_X24_Y18_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.905 ns sld_hub:auto_hub\|tdo~5 4 COMB LCCOMB_X24_Y18_N24 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.905 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.989 ns sld_hub:auto_hub\|tdo 5 REG LCFF_X24_Y18_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.989 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 45.60 % ) " "Info: Total cell delay = 0.907 ns ( 45.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 54.40 % ) " "Info: Total interconnect delay = 1.082 ns ( 54.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "1.989 ns" { sld_hub:auto_hub|irsr_reg[4] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.591ns 0.248ns 0.243ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.450 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 4.450 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X24_Y18_N25 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 4.450 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.913 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.449 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.449 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X23_Y18_N1 16 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.449 ns; Loc. = LCFF_X23_Y18_N1; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.912 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { sld_hub:auto_hub|irsr_reg[4] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "1.989 ns" { sld_hub:auto_hub|irsr_reg[4] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.591ns 0.248ns 0.243ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done register L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 81.92 MHz 12.207 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 81.92 MHz between source register \"L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0\" (period= 12.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.004 ns + Longest register register " "Info: + Longest register to register delay is 12.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X27_Y24_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y24_N29; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 0.877 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[25\]~0 2 COMB LCCOMB_X31_Y24_N14 48 " "Info: 2: + IC(0.727 ns) + CELL(0.150 ns) = 0.877 ns; Loc. = LCCOMB_X31_Y24_N14; Fanout = 48; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[25\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.420 ns) 2.695 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[26\]~28 3 COMB LCCOMB_X34_Y21_N2 1 " "Info: 3: + IC(1.398 ns) + CELL(0.420 ns) = 2.695 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[26\]~28'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.271 ns) 3.665 ns L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[26\]~29 4 COMB LCCOMB_X30_Y21_N20 9 " "Info: 4: + IC(0.699 ns) + CELL(0.271 ns) = 3.665 ns; Loc. = LCCOMB_X30_Y21_N20; Fanout = 9; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[26\]~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.150 ns) 5.775 ns L7Nios:n\|cpu_0:the_cpu_0\|M_mul_src1\[26\]~10 5 COMB LCCOMB_X30_Y25_N16 12 " "Info: 5: + IC(1.960 ns) + CELL(0.150 ns) = 5.775 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 12; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_mul_src1\[26\]~10'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6806 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.414 ns) 8.643 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~53 6 COMB LCCOMB_X31_Y22_N4 2 " "Info: 6: + IC(2.454 ns) + CELL(0.414 ns) = 8.643 ns; Loc. = LCCOMB_X31_Y22_N4; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 L7Nios:n|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.714 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~55 7 COMB LCCOMB_X31_Y22_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.714 ns; Loc. = LCCOMB_X31_Y22_N6; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~53 L7Nios:n|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.785 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~57 8 COMB LCCOMB_X31_Y22_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.785 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~55 L7Nios:n|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.856 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~59 9 COMB LCCOMB_X31_Y22_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.856 ns; Loc. = LCCOMB_X31_Y22_N10; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~57 L7Nios:n|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.927 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~61 10 COMB LCCOMB_X31_Y22_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.927 ns; Loc. = LCCOMB_X31_Y22_N12; Fanout = 2; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~59 L7Nios:n|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.086 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~63 11 COMB LCCOMB_X31_Y22_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 9.086 ns; Loc. = LCCOMB_X31_Y22_N14; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~61 L7Nios:n|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.496 ns L7Nios:n\|cpu_0:the_cpu_0\|Add8~64 12 COMB LCCOMB_X31_Y22_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 9.496 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~63 L7Nios:n|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 10.021 ns L7Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~1 13 COMB LCCOMB_X31_Y22_N20 1 " "Info: 13: + IC(0.254 ns) + CELL(0.271 ns) = 10.021 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 1; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { L7Nios:n|cpu_0:the_cpu_0|Add8~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 10.552 ns L7Nios:n\|cpu_0:the_cpu_0\|E_br_result~0 14 COMB LCCOMB_X31_Y22_N30 3 " "Info: 14: + IC(0.256 ns) + CELL(0.275 ns) = 10.552 ns; Loc. = LCCOMB_X31_Y22_N30; Fanout = 3; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.961 ns L7Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~6 15 COMB LCCOMB_X31_Y22_N18 4 " "Info: 15: + IC(0.259 ns) + CELL(0.150 ns) = 10.961 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 4; COMB Node = 'L7Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~6'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.366 ns) 12.004 ns L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 16 REG LCFF_X32_Y22_N27 2 " "Info: 16: + IC(0.677 ns) + CELL(0.366 ns) = 12.004 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 27.66 % ) " "Info: Total cell delay = 3.320 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.684 ns ( 72.34 % ) " "Info: Total interconnect delay = 8.684 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.004 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 L7Nios:n|cpu_0:the_cpu_0|Add8~53 L7Nios:n|cpu_0:the_cpu_0|Add8~55 L7Nios:n|cpu_0:the_cpu_0|Add8~57 L7Nios:n|cpu_0:the_cpu_0|Add8~59 L7Nios:n|cpu_0:the_cpu_0|Add8~61 L7Nios:n|cpu_0:the_cpu_0|Add8~63 L7Nios:n|cpu_0:the_cpu_0|Add8~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "12.004 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 {} L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 {} L7Nios:n|cpu_0:the_cpu_0|Add8~53 {} L7Nios:n|cpu_0:the_cpu_0|Add8~55 {} L7Nios:n|cpu_0:the_cpu_0|Add8~57 {} L7Nios:n|cpu_0:the_cpu_0|Add8~59 {} L7Nios:n|cpu_0:the_cpu_0|Add8~61 {} L7Nios:n|cpu_0:the_cpu_0|Add8~63 {} L7Nios:n|cpu_0:the_cpu_0|Add8~64 {} L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 {} L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.727ns 1.398ns 0.699ns 1.960ns 2.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.256ns 0.259ns 0.677ns } { 0.000ns 0.150ns 0.420ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 3 REG LCFF_X32_Y22_N27 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X27_Y24_N29 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X27_Y24_N29; Fanout = 2; REG Node = 'L7Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 4727 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab7/cpu_0.v" 6567 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.004 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 L7Nios:n|cpu_0:the_cpu_0|Add8~53 L7Nios:n|cpu_0:the_cpu_0|Add8~55 L7Nios:n|cpu_0:the_cpu_0|Add8~57 L7Nios:n|cpu_0:the_cpu_0|Add8~59 L7Nios:n|cpu_0:the_cpu_0|Add8~61 L7Nios:n|cpu_0:the_cpu_0|Add8~63 L7Nios:n|cpu_0:the_cpu_0|Add8~64 L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "12.004 ns" { L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[25]~0 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~28 {} L7Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]~29 {} L7Nios:n|cpu_0:the_cpu_0|M_mul_src1[26]~10 {} L7Nios:n|cpu_0:the_cpu_0|Add8~53 {} L7Nios:n|cpu_0:the_cpu_0|Add8~55 {} L7Nios:n|cpu_0:the_cpu_0|Add8~57 {} L7Nios:n|cpu_0:the_cpu_0|Add8~59 {} L7Nios:n|cpu_0:the_cpu_0|Add8~61 {} L7Nios:n|cpu_0:the_cpu_0|Add8~63 {} L7Nios:n|cpu_0:the_cpu_0|Add8~64 {} L7Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~1 {} L7Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} L7Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~6 {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.727ns 1.398ns 0.699ns 1.960ns 2.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.256ns 0.259ns 0.677ns } { 0.000ns 0.150ns 0.420ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.275ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 0.554 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.554 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns + Longest pin register " "Info: + Longest pin to register delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(0.438 ns) 3.054 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X23_Y18_N16 3 " "Info: 2: + IC(2.616 ns) + CELL(0.438 ns) = 3.054 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 3.677 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X24_Y18_N12 4 " "Info: 3: + IC(0.473 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.660 ns) 5.041 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 4 REG LCFF_X25_Y19_N25 1 " "Info: 4: + IC(0.704 ns) + CELL(0.660 ns) = 5.041 ns; Loc. = LCFF_X25_Y19_N25; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 24.76 % ) " "Info: Total cell delay = 1.248 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 75.24 % ) " "Info: Total interconnect delay = 3.793 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.616ns 0.473ns 0.704ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.451 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 4.451 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 3 REG LCFF_X25_Y19_N25 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 4.451 ns; Loc. = LCFF_X25_Y19_N25; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.914 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.914 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.874ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.616ns 0.473ns 0.704ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 2.874ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[6\] L7Nios:n\|spi_0:the_spi_0\|stateZero 9.649 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[6\]\" through register \"L7Nios:n\|spi_0:the_spi_0\|stateZero\" is 9.649 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.666 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2962 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2962; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns L7Nios:n\|spi_0:the_spi_0\|stateZero 3 REG LCFF_X41_Y24_N19 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X41_Y24_N19; Fanout = 1; REG Node = 'L7Nios:n\|spi_0:the_spi_0\|stateZero'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|spi_0:the_spi_0|stateZero {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.733 ns + Longest register pin " "Info: + Longest register to pin delay is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L7Nios:n\|spi_0:the_spi_0\|stateZero 1 REG LCFF_X41_Y24_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y24_N19; Fanout = 1; REG Node = 'L7Nios:n\|spi_0:the_spi_0\|stateZero'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.438 ns) 1.496 ns L7Nios:n\|spi_0:the_spi_0\|SS_n~0 2 COMB LCCOMB_X40_Y22_N12 1 " "Info: 2: + IC(1.058 ns) + CELL(0.438 ns) = 1.496 ns; Loc. = LCCOMB_X40_Y22_N12; Fanout = 1; COMB Node = 'L7Nios:n\|spi_0:the_spi_0\|SS_n~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab7/spi_0.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(2.632 ns) 6.733 ns GPIO_0\[6\] 3 PIN PIN_J21 0 " "Info: 3: + IC(2.605 ns) + CELL(2.632 ns) = 6.733 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'GPIO_0\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "QP_Lab7.v" "" { Text "H:/QuartusII/Lab7/QP_Lab7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 45.60 % ) " "Info: Total cell delay = 3.070 ns ( 45.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.663 ns ( 54.40 % ) " "Info: Total interconnect delay = 3.663 ns ( 54.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { L7Nios:n|spi_0:the_spi_0|stateZero {} L7Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 1.058ns 2.605ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl L7Nios:n|spi_0:the_spi_0|stateZero } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L7Nios:n|spi_0:the_spi_0|stateZero {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { L7Nios:n|spi_0:the_spi_0|stateZero L7Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { L7Nios:n|spi_0:the_spi_0|stateZero {} L7Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 1.058ns 2.605ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.114 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.447 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.447 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X21_Y18_N27 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 4.447 ns; Loc. = LCFF_X21_Y18_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.910 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.599 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.366 ns) 2.599 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 2 REG LCFF_X21_Y18_N27 2 " "Info: 2: + IC(2.233 ns) + CELL(0.366 ns) = 2.599 ns; Loc. = LCFF_X21_Y18_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 14.08 % ) " "Info: Total cell delay = 0.366 ns ( 14.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.233 ns ( 85.92 % ) " "Info: Total interconnect delay = 2.233 ns ( 85.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.233ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.233ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 11:42:23 2012 " "Info: Processing ended: Wed Dec 12 11:42:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
