#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jul  3 16:55:01 2017
# Process ID: 25636
# Current directory: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1
# Command line: vivado -log pps_generator_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pps_generator_wrapper.tcl -notrace
# Log file: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper.vdi
# Journal file: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pps_generator_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_gen_event_trigger_0_0/pps_generator_gen_event_trigger_0_0.dcp' for cell 'pps_generator_i/gen_event_trigger_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_pps_counter_100mhz_0_0/pps_generator_pps_counter_100mhz_0_0.dcp' for cell 'pps_generator_i/pps_counter_100mhz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_util_vector_logic_0_0/pps_generator_util_vector_logic_0_0.dcp' for cell 'pps_generator_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_util_vector_logic_0_1/pps_generator_util_vector_logic_0_1.dcp' for cell 'pps_generator_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_util_vector_logic_1_0/pps_generator_util_vector_logic_1_0.dcp' for cell 'pps_generator_i/util_vector_logic_2'
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:128]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:131]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:134]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:137]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:140]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:143]
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc:146]
Finished Parsing XDC File [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1418.301 ; gain = 92.031 ; free physical = 3481 ; free virtual = 12957
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 20cb73b0c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dd467ba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3135 ; free virtual = 12633

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1dd467ba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3135 ; free virtual = 12633

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 57 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1b62ef53e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3134 ; free virtual = 12633

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 71 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 2 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 11f053ed9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3134 ; free virtual = 12632

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3134 ; free virtual = 12632
Ending Logic Optimization Task | Checksum: 11f053ed9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3134 ; free virtual = 12632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11f053ed9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1836.730 ; gain = 0.000 ; free physical = 3134 ; free virtual = 12632
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.730 ; gain = 510.461 ; free physical = 3134 ; free virtual = 12632
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1860.742 ; gain = 0.000 ; free physical = 3131 ; free virtual = 12630
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.762 ; gain = 0.000 ; free physical = 3131 ; free virtual = 12615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.762 ; gain = 0.000 ; free physical = 3131 ; free virtual = 12615

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 65a16ddc

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1900.762 ; gain = 0.000 ; free physical = 3081 ; free virtual = 12566

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 9d964495

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1932.762 ; gain = 32.000 ; free physical = 3070 ; free virtual = 12558

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 9d964495

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1932.762 ; gain = 32.000 ; free physical = 3070 ; free virtual = 12558
Phase 1 Placer Initialization | Checksum: 9d964495

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1932.762 ; gain = 32.000 ; free physical = 3070 ; free virtual = 12558

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ac61b027

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3068 ; free virtual = 12556

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ac61b027

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3068 ; free virtual = 12556

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163126d88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3077 ; free virtual = 12565

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d60cc9df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3081 ; free virtual = 12569

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d60cc9df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3081 ; free virtual = 12569

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c9fd8943

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3081 ; free virtual = 12569

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 6c7f892c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3088 ; free virtual = 12576

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11b3bfaa5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3088 ; free virtual = 12576

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11b3bfaa5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3088 ; free virtual = 12576
Phase 3 Detail Placement | Checksum: 11b3bfaa5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3088 ; free virtual = 12576

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.649. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3088 ; free virtual = 12576
Phase 4.1 Post Commit Optimization | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc44bc9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578
Ending Placer Task | Checksum: 1ad98edb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.789 ; gain = 88.027 ; free physical = 3090 ; free virtual = 12578
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.789 ; gain = 0.000 ; free physical = 3087 ; free virtual = 12577
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1988.789 ; gain = 0.000 ; free physical = 3089 ; free virtual = 12577
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1988.789 ; gain = 0.000 ; free physical = 3089 ; free virtual = 12577
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1988.789 ; gain = 0.000 ; free physical = 3089 ; free virtual = 12578
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c79e1d74 ConstDB: 0 ShapeSum: e5fad045 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a36587d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2963 ; free virtual = 12451

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a36587d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2963 ; free virtual = 12451

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a36587d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2942 ; free virtual = 12430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a36587d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2942 ; free virtual = 12430
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17dec2744

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2932 ; free virtual = 12420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.691  | TNS=0.000  | WHS=-0.001 | THS=-0.002 |

Phase 2 Router Initialization | Checksum: 19f09e564

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 172929e5d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.973  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
Phase 4 Rip-up And Reroute | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
Phase 5 Delay and Skew Optimization | Checksum: a4710776

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cceae757

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.067  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cceae757

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
Phase 6 Post Hold Fix | Checksum: cceae757

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.128199 %
  Global Horizontal Routing Utilization  = 0.0655908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cceae757

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cceae757

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 192246d6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.067  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 192246d6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.434 ; gain = 2.645 ; free physical = 2931 ; free virtual = 12419
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1991.434 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12417
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file pps_generator_wrapper_power_routed.rpt -pb pps_generator_wrapper_power_summary_routed.pb -rpx pps_generator_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile pps_generator_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pps_generator_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul  3 16:55:44 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.156 ; gain = 201.641 ; free physical = 2581 ; free virtual = 12072
INFO: [Common 17-206] Exiting Vivado at Mon Jul  3 16:55:44 2017...
