// Seed: 1588086814
module module_0 #(
    parameter id_0  = 32'd57,
    parameter id_16 = 32'd27,
    parameter id_3  = 32'd12,
    parameter id_5  = 32'd86,
    parameter id_6  = 32'd14
) (
    output supply1 _id_0,
    input supply1 id_1,
    input wand id_2,
    input wire _id_3,
    input wor id_4,
    input supply1 _id_5,
    input wand _id_6
);
  parameter id_8 = 1 * 1;
  wire id_9;
  logic [7:0] id_10;
  assign id_9 = -1;
  wire id_11[id_0 : id_6];
  assign id_9 = -1;
  assign id_9 = id_3 ? 1'b0 : id_9;
  logic id_12;
  ;
  logic id_13, id_14;
  wire [id_5 : -1] id_15;
  assign id_14 = id_15;
  _id_16 :
  assert property (@(posedge id_2) id_14)
  else $signed(46);
  ;
  wire [id_3 : id_5] id_17;
endmodule
module module_1 #(
    parameter id_12 = 32'd78
) (
    input tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input wand id_10
);
  localparam id_12 = 1 && 1;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_8,
      id_12,
      id_0,
      id_12,
      id_12
  );
  assign id_6 = id_7;
  assign id_6 = id_9;
  wire [-1 : id_12] id_13;
endmodule
