// Seed: 310588723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_7 = {id_4, 1, id_4};
  assign id_3 = id_5;
  logic id_7;
  logic id_8, id_9;
  logic id_10;
endmodule
module module_1 (
    input id_0
    , id_8,
    output logic id_1,
    input id_2,
    output id_3
);
  assign id_3[1] = id_5 ? 1'd0 : id_8;
  type_10(
      1 & 1 & 1 & 1 & id_6 & 1, 1'd0, 1'b0, 1
  );
endmodule
