strict digraph "" {
	node [label="\N"];
	"223:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7ac5192ad0>",
		fillcolor=lightcyan,
		label="223:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"223:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192b50>",
		fillcolor=cadetblue,
		label="223:BS
Addra = { 1'd1, Reg_addr_1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"223:CA" -> "223:BS"	 [cond="[]",
		lineno=None];
	"225:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192d50>",
		fillcolor=cadetblue,
		label="225:BS
Addra = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_220:AL"	 [def_var="['Addra']",
		label="Leaf_220:AL"];
	"225:BS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"224:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192ed0>",
		fillcolor=cadetblue,
		label="224:BS
Addra = CPU_rd_addr;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"224:BS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"220:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7ac5196090>",
		clk_sens=False,
		fillcolor=gold,
		label="220:AL",
		sens="['CPU_rd_addr', 'Reg_addr_1', 'Reg_addr_0']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['CPU_rd_addr', 'Reg_addr_1', 'CurrentState', 'Reg_addr_0']"];
	"221:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7ac5196150>",
		fillcolor=linen,
		label="221:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"220:AL" -> "221:CS"	 [cond="[]",
		lineno=None];
	"222:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7ac5196210>",
		fillcolor=lightcyan,
		label="222:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"222:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5196290>",
		fillcolor=cadetblue,
		label="222:BS
Addra = { 1'd0, Reg_addr_0 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5196290>]",
		style=filled,
		typ=BlockingSubstitution];
	"222:CA" -> "222:BS"	 [cond="[]",
		lineno=None];
	"223:BS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"222:BS" -> "Leaf_220:AL"	 [cond="[]",
		lineno=None];
	"225:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7ac51964d0>",
		fillcolor=lightcyan,
		label="225:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"225:CA" -> "225:BS"	 [cond="[]",
		lineno=None];
	"224:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7ac5196450>",
		fillcolor=lightcyan,
		label="224:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"224:CA" -> "224:BS"	 [cond="[]",
		lineno=None];
	"221:CS" -> "223:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=221];
	"221:CS" -> "222:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=221];
	"221:CS" -> "225:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=221];
	"221:CS" -> "224:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=221];
}
