

================================================================
== Vitis HLS Report for 'uppol1'
================================================================
* Date:           Wed Jul  9 03:20:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.961 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     196|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      23|    -|
|Register             |        -|     -|       36|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|       36|     239|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_64_1_1_U83  |mul_32s_32s_64_1_1  |        0|   4|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |apl1_fu_134_p2          |         +|   0|  0|  25|          18|          18|
    |apl1_2_fu_170_p2        |         -|   0|  0|  23|           1|          16|
    |sub_ln597_fu_88_p2      |         -|   0|  0|  32|          25|          25|
    |wd3_fu_144_p2           |         -|   0|  0|  23|          14|          16|
    |icmp_ln607_fu_154_p2    |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_fu_180_p2    |      icmp|   0|  0|  25|          18|          18|
    |apl1_1_fu_159_p3        |    select|   0|  0|  18|           1|          18|
    |apl1_3_fu_186_p3        |    select|   0|  0|  16|           1|          16|
    |select_ln599_fu_126_p3  |    select|   0|  0|   9|           1|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 196|          97|         154|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   17|         35|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  16|   0|   16|          0|
    |apl1_reg_194    |  18|   0|   18|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  36|   0|   36|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        uppol1|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|        uppol1|  return value|
|al1        |   in|   16|     ap_none|           al1|        scalar|
|apl2       |   in|   15|     ap_none|          apl2|        scalar|
|plt        |   in|   32|     ap_none|           plt|        scalar|
|plt1       |   in|   32|     ap_none|          plt1|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%plt1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 3 'read' 'plt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%plt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 4 'read' 'plt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 5 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i16 %al1_read" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 6 'sext' 'sext_ln597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_read, i8 0" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln597_1 = sext i24 %shl_ln" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 8 'sext' 'sext_ln597_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597_1, i25 %sext_ln597" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 9 'sub' 'sub_ln597' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599_2 = sext i17 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 11 'sext' 'sext_ln599_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln599 = sext i32 %plt_read" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 12 'sext' 'sext_ln599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln599_1 = sext i32 %plt1_read" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 13 'sext' 'sext_ln599_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.17ns)   --->   "%mul_ln599 = mul i64 %sext_ln599_1, i64 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 14 'mul' 'mul_ln599' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln599, i32 63" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 16 'select' 'select_ln599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599_2" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 17 'add' 'apl1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%apl2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %apl2" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 18 'read' 'apl2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i15 %apl2_read" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 19 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 20 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.77ns)   --->   "%wd3 = sub i16 15360, i16 %sext_ln20" [data/benchmarks/adpcm/adpcm.c:606]   --->   Operation 21 'sub' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln595 = sext i16 %wd3" [data/benchmarks/adpcm/adpcm.c:595]   --->   Operation 22 'sext' 'sext_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %sext_ln595" [data/benchmarks/adpcm/adpcm.c:607]   --->   Operation 23 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.29ns)   --->   "%apl1_1 = select i1 %icmp_ln607, i18 %sext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607]   --->   Operation 24 'select' 'apl1_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_1" [data/benchmarks/adpcm/adpcm.c:595]   --->   Operation 25 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%apl1_2 = sub i16 0, i16 %wd3" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 26 'sub' 'apl1_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_2" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 27 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 28 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.24ns)   --->   "%apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 29 'select' 'apl1_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln612 = ret i16 %apl1_3" [data/benchmarks/adpcm/adpcm.c:612]   --->   Operation 30 'ret' 'ret_ln612' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apl2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plt1_read         (read          ) [ 000]
plt_read          (read          ) [ 000]
al1_read          (read          ) [ 000]
sext_ln597        (sext          ) [ 000]
shl_ln            (bitconcatenate) [ 000]
sext_ln597_1      (sext          ) [ 000]
sub_ln597         (sub           ) [ 000]
trunc_ln          (partselect    ) [ 000]
sext_ln599_2      (sext          ) [ 000]
sext_ln599        (sext          ) [ 000]
sext_ln599_1      (sext          ) [ 000]
mul_ln599         (mul           ) [ 000]
tmp               (bitselect     ) [ 000]
select_ln599      (select        ) [ 000]
apl1              (add           ) [ 001]
apl2_read         (read          ) [ 000]
sext_ln20         (sext          ) [ 000]
specpipeline_ln20 (specpipeline  ) [ 000]
wd3               (sub           ) [ 000]
sext_ln595        (sext          ) [ 000]
icmp_ln607        (icmp          ) [ 000]
apl1_1            (select        ) [ 000]
trunc_ln595       (trunc         ) [ 000]
apl1_2            (sub           ) [ 000]
sext_ln609        (sext          ) [ 000]
icmp_ln609        (icmp          ) [ 000]
apl1_3            (select        ) [ 000]
ret_ln612         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="al1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="apl2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apl2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plt1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="plt1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="plt_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="al1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="apl2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="15" slack="0"/>
<pin id="64" dir="0" index="1" bw="15" slack="0"/>
<pin id="65" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apl2_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mul_ln599_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln599/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln597_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln597/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shl_ln_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln597_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln597_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_ln597_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln597/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln599_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="17" slack="0"/>
<pin id="106" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln599_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln599_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln599/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln599_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln599_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln599_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="0"/>
<pin id="129" dir="0" index="2" bw="18" slack="0"/>
<pin id="130" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln599/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="apl1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln20_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="wd3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="0" index="1" bw="15" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="wd3/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln595_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln595/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln607_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="1"/>
<pin id="156" dir="0" index="1" bw="18" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln607/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="apl1_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="18" slack="0"/>
<pin id="162" dir="0" index="2" bw="18" slack="1"/>
<pin id="163" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln595_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="18" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="apl1_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="apl1_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln609_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln609/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln609_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="18" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln609/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="apl1_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_3/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="apl1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="1"/>
<pin id="196" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="apl1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="56" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="56" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="72" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="116"><net_src comp="44" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="104" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="62" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="150" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="144" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="159" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="170" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="166" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="159" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: uppol1 : al1 | {1 }
	Port: uppol1 : apl2 | {2 }
	Port: uppol1 : plt | {1 }
	Port: uppol1 : plt1 | {1 }
  - Chain level:
	State 1
		sext_ln597_1 : 1
		sub_ln597 : 2
		trunc_ln : 3
		sext_ln599_2 : 4
		mul_ln599 : 1
		tmp : 2
		select_ln599 : 3
		apl1 : 5
	State 2
		wd3 : 1
		sext_ln595 : 2
		icmp_ln607 : 3
		apl1_1 : 4
		trunc_ln595 : 5
		apl1_2 : 2
		sext_ln609 : 3
		icmp_ln609 : 5
		apl1_3 : 6
		ret_ln612 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln597_fu_88   |    0    |    0    |    31   |
|    sub   |      wd3_fu_144      |    0    |    0    |    22   |
|          |     apl1_2_fu_170    |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln599_fu_126 |    0    |    0    |    18   |
|  select  |     apl1_1_fu_159    |    0    |    0    |    18   |
|          |     apl1_3_fu_186    |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln607_fu_154  |    0    |    0    |    25   |
|          |   icmp_ln609_fu_180  |    0    |    0    |    25   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln599_fu_68   |    4    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|    add   |      apl1_fu_134     |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          | plt1_read_read_fu_44 |    0    |    0    |    0    |
|   read   |  plt_read_read_fu_50 |    0    |    0    |    0    |
|          |  al1_read_read_fu_56 |    0    |    0    |    0    |
|          | apl2_read_read_fu_62 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln597_fu_72   |    0    |    0    |    0    |
|          |  sext_ln597_1_fu_84  |    0    |    0    |    0    |
|          |  sext_ln599_2_fu_104 |    0    |    0    |    0    |
|   sext   |   sext_ln599_fu_108  |    0    |    0    |    0    |
|          |  sext_ln599_1_fu_113 |    0    |    0    |    0    |
|          |   sext_ln20_fu_140   |    0    |    0    |    0    |
|          |   sext_ln595_fu_150  |    0    |    0    |    0    |
|          |   sext_ln609_fu_176  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_76     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_94    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_118      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln595_fu_166  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   222   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|apl1_reg_194|   18   |
+------------+--------+
|    Total   |   18   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   18   |   222  |
+-----------+--------+--------+--------+
