--------------------------------------------------------------------------------
Release 8.2i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

C:\Xilinx\bin\nt\trce.exe -ise D:/AzMemari/Az6/Az6.ise -intstyle ise -e 3 -l 3
-s 5 -xml Main Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,speed:             xc3s400,-5 (PRODUCTION 1.38 2006-05-03)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
f           |    1.916(R)|    1.948(R)|clk_BUFGP         |   0.000|
l1          |    0.401(R)|    2.055(R)|clk_BUFGP         |   0.000|
l2          |    0.024(R)|    2.297(R)|clk_BUFGP         |   0.000|
l3          |    1.535(R)|    1.890(R)|clk_BUFGP         |   0.000|
l4          |    1.392(R)|    1.937(R)|clk_BUFGP         |   0.000|
r           |    6.389(R)|    0.265(R)|clk_BUFGP         |   0.000|
s1<0>       |    6.671(R)|    0.448(R)|clk_BUFGP         |   0.000|
s1<1>       |    5.160(R)|   -0.101(R)|clk_BUFGP         |   0.000|
s1<2>       |    5.291(R)|    0.123(R)|clk_BUFGP         |   0.000|
s2<0>       |    6.548(R)|   -0.600(R)|clk_BUFGP         |   0.000|
s2<1>       |    6.972(R)|   -0.791(R)|clk_BUFGP         |   0.000|
s2<2>       |    6.589(R)|   -0.572(R)|clk_BUFGP         |   0.000|
x<0>        |    6.434(R)|   -0.799(R)|clk_BUFGP         |   0.000|
x<1>        |    6.526(R)|   -1.562(R)|clk_BUFGP         |   0.000|
x<2>        |    6.199(R)|   -1.194(R)|clk_BUFGP         |   0.000|
x<3>        |    6.009(R)|   -1.128(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z1<0>       |   14.281(R)|clk_BUFGP         |   0.000|
z1<1>       |   13.963(R)|clk_BUFGP         |   0.000|
z1<2>       |   13.923(R)|clk_BUFGP         |   0.000|
z1<3>       |   13.960(R)|clk_BUFGP         |   0.000|
z1<4>       |   14.454(R)|clk_BUFGP         |   0.000|
z1<5>       |   15.093(R)|clk_BUFGP         |   0.000|
z1<6>       |   14.124(R)|clk_BUFGP         |   0.000|
z2<0>       |   13.136(R)|clk_BUFGP         |   0.000|
z2<1>       |   13.688(R)|clk_BUFGP         |   0.000|
z2<2>       |   14.077(R)|clk_BUFGP         |   0.000|
z2<3>       |   14.448(R)|clk_BUFGP         |   0.000|
z2<4>       |   14.154(R)|clk_BUFGP         |   0.000|
z2<5>       |   13.905(R)|clk_BUFGP         |   0.000|
z2<6>       |   13.905(R)|clk_BUFGP         |   0.000|
z3<0>       |   13.881(R)|clk_BUFGP         |   0.000|
z3<1>       |   14.988(R)|clk_BUFGP         |   0.000|
z3<2>       |   14.322(R)|clk_BUFGP         |   0.000|
z3<3>       |   13.526(R)|clk_BUFGP         |   0.000|
z3<4>       |   14.283(R)|clk_BUFGP         |   0.000|
z3<5>       |   13.937(R)|clk_BUFGP         |   0.000|
z3<6>       |   13.822(R)|clk_BUFGP         |   0.000|
z4<0>       |   15.054(R)|clk_BUFGP         |   0.000|
z4<1>       |   15.522(R)|clk_BUFGP         |   0.000|
z4<2>       |   15.119(R)|clk_BUFGP         |   0.000|
z4<3>       |   14.346(R)|clk_BUFGP         |   0.000|
z4<4>       |   14.909(R)|clk_BUFGP         |   0.000|
z4<5>       |   14.889(R)|clk_BUFGP         |   0.000|
z4<6>       |   15.122(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.644|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 24 19:53:22 2019
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



