/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.32
Hash     : c509234
Date     : Apr 12 2024
Type     : Engineering
Log Time   : Tue Apr 16 11:00:29 2024 GMT

[ 16:00:30 ] Analysis has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd
[ 16:00:30 ] Duration: 69 ms. Max utilization: 43 MB
[ 16:00:30 ] Synthesize has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log
[ 16:00:30 ] Duration: 764 ms. Max utilization: 57 MB
[ 16:00:30 ] Gate Simulation has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
[ 16:00:47 ] Duration: 16204 ms. Max utilization: 139 MB
[ 16:00:47 ] Command: make -j -C obj_dir/ -f Vco_sim_b_registered_input_to_output_new_primitive.mk Vco_sim_b_registered_input_to_output_new_primitive
[ 16:00:47 ] Duration: 37 ms. Max utilization: 105 MB
[ 16:00:47 ] Command: obj_dir/Vco_sim_b_registered_input_to_output_new_primitive
[ 16:00:47 ] Duration: 60 ms. Max utilization: 462 MB
[ 16:00:47 ] Packing has started
[ 16:00:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack
[ 16:01:01 ] Duration: 14168 ms. Max utilization: 1081 MB
[ 16:01:01 ] Placement has started
[ 16:01:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif --output b_registered_input_to_output_new_primitive_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
[ 16:01:01 ] Duration: 197 ms. Max utilization: 74 MB
[ 16:01:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place
[ 16:02:24 ] Duration: 82786 ms. Max utilization: 1184 MB
[ 16:02:24 ] Route has started
[ 16:02:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route
[ 16:03:09 ] Duration: 44524 ms. Max utilization: 1316 MB
[ 16:03:09 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v_
[ 16:03:09 ] Duration: 26 ms. Max utilization: 732 kiB
[ 16:03:09 ] Post-PnR Simulation has started
[ 16:03:09 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 16:03:09 ] Duration: 250 ms. Max utilization: 140 MB
