/* This code snippet shows a 4-bit comparator using ternary operator in Verilog. */

module comparator(
    input wire [3:0] x, y, // inputs
    output wire greater_than_x, // output for x < y
    output wire less_than_x, // output for x > y
    output wire equal_to_x // output for x == y
);
    /* Using ternary operator to assign the output values based on the comparison of the inputs */
    assign greater_than_x = (x > y) ? 1 : 0;
    assign less_than_x = (x < y) ? 1 : 0;
    assign equal_to_x = (x == y) ? 1 : 0;
    
endmodule