

================================================================
== Vitis HLS Report for 'Padding'
================================================================
* Date:           Mon Mar 10 15:36:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      329|  10.000 ns|  3.290 us|    1|  329|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152  |Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4  |      326|      326|  3.260 us|  3.260 us|  326|  326|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     160|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    20|     1394|    1636|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     161|    -|
|Register             |        -|     -|      495|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    20|     1889|    1957|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152  |Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4  |        0|   0|  1394|  1439|    0|
    |mul_28ns_92ns_120_1_1_U603                                                                   |mul_28ns_92ns_120_1_1                                                             |        0|  10|     0|   140|    0|
    |mul_32ns_28ns_60_1_1_U604                                                                    |mul_32ns_28ns_60_1_1                                                              |        0|   4|     0|    20|    0|
    |mul_32ns_60ns_92_1_1_U605                                                                    |mul_32ns_60ns_92_1_1                                                              |        0|   6|     0|    37|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                        |                                                                                  |        0|  20|  1394|  1636|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add18_fu_234_p2                  |         +|   0|  0|  39|          32|          32|
    |add23_fu_239_p2                  |         +|   0|  0|  39|          32|          32|
    |add8_fu_210_p2                   |         +|   0|  0|  39|          32|          32|
    |add_fu_205_p2                    |         +|   0|  0|  39|          32|          32|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 160|         130|         130|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |C_blk_n              |   9|          2|    1|          2|
    |C_c47_blk_n          |   9|          2|    1|          2|
    |M_blk_n              |   9|          2|    1|          2|
    |M_c55_blk_n          |   9|          2|    1|          2|
    |N_blk_n              |   9|          2|    1|          2|
    |N_c50_blk_n          |   9|          2|    1|          2|
    |P_blk_n              |   9|          2|    1|          2|
    |P_c59_blk_n          |   9|          2|    1|          2|
    |R_blk_n              |   9|          2|    1|          2|
    |R_c45_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |conv3_samepad_write  |   9|          2|    1|          2|
    |conv_a_read          |   9|          2|    1|          2|
    |mode_blk_n           |   9|          2|    1|          2|
    |mode_c71_blk_n       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 161|         35|   16|         35|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                                   Name                                                   |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |C_3_reg_264                                                                                               |   32|   0|   32|          0|
    |P_3_reg_256                                                                                               |   32|   0|   32|          0|
    |R_3_reg_270                                                                                               |   32|   0|   32|          0|
    |add18_reg_298                                                                                             |   32|   0|   32|          0|
    |add23_reg_303                                                                                             |   32|   0|   32|          0|
    |ap_CS_fsm                                                                                                 |    4|   0|    4|          0|
    |ap_done_reg                                                                                               |    1|   0|    1|          0|
    |bound17_reg_308                                                                                           |  120|   0|  120|          0|
    |bound4_reg_292                                                                                            |   92|   0|   92|          0|
    |bound_reg_287                                                                                             |   60|   0|   60|          0|
    |div13_cast_reg_281                                                                                        |   28|   0|   28|          0|
    |div_cast_reg_276                                                                                          |   28|   0|   28|          0|
    |grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152_ap_start_reg  |    1|   0|    1|          0|
    |mode_3_reg_252                                                                                            |    1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                                     |  495|   0|  495|          0|
    +----------------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        Padding|  return value|
|conv_a_dout                   |   in|  512|     ap_fifo|         conv_a|       pointer|
|conv_a_num_data_valid         |   in|    8|     ap_fifo|         conv_a|       pointer|
|conv_a_fifo_cap               |   in|    8|     ap_fifo|         conv_a|       pointer|
|conv_a_empty_n                |   in|    1|     ap_fifo|         conv_a|       pointer|
|conv_a_read                   |  out|    1|     ap_fifo|         conv_a|       pointer|
|conv3_samepad_din             |  out|  512|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_num_data_valid  |   in|    4|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_fifo_cap        |   in|    4|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_full_n          |   in|    1|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_write           |  out|    1|     ap_fifo|  conv3_samepad|       pointer|
|R_dout                        |   in|   32|     ap_fifo|              R|       pointer|
|R_num_data_valid              |   in|    3|     ap_fifo|              R|       pointer|
|R_fifo_cap                    |   in|    3|     ap_fifo|              R|       pointer|
|R_empty_n                     |   in|    1|     ap_fifo|              R|       pointer|
|R_read                        |  out|    1|     ap_fifo|              R|       pointer|
|C_dout                        |   in|   32|     ap_fifo|              C|       pointer|
|C_num_data_valid              |   in|    3|     ap_fifo|              C|       pointer|
|C_fifo_cap                    |   in|    3|     ap_fifo|              C|       pointer|
|C_empty_n                     |   in|    1|     ap_fifo|              C|       pointer|
|C_read                        |  out|    1|     ap_fifo|              C|       pointer|
|N_dout                        |   in|   32|     ap_fifo|              N|       pointer|
|N_num_data_valid              |   in|    3|     ap_fifo|              N|       pointer|
|N_fifo_cap                    |   in|    3|     ap_fifo|              N|       pointer|
|N_empty_n                     |   in|    1|     ap_fifo|              N|       pointer|
|N_read                        |  out|    1|     ap_fifo|              N|       pointer|
|M_dout                        |   in|   32|     ap_fifo|              M|       pointer|
|M_num_data_valid              |   in|    3|     ap_fifo|              M|       pointer|
|M_fifo_cap                    |   in|    3|     ap_fifo|              M|       pointer|
|M_empty_n                     |   in|    1|     ap_fifo|              M|       pointer|
|M_read                        |  out|    1|     ap_fifo|              M|       pointer|
|P_dout                        |   in|   32|     ap_fifo|              P|       pointer|
|P_num_data_valid              |   in|    3|     ap_fifo|              P|       pointer|
|P_fifo_cap                    |   in|    3|     ap_fifo|              P|       pointer|
|P_empty_n                     |   in|    1|     ap_fifo|              P|       pointer|
|P_read                        |  out|    1|     ap_fifo|              P|       pointer|
|mode_dout                     |   in|    1|     ap_fifo|           mode|       pointer|
|mode_num_data_valid           |   in|    3|     ap_fifo|           mode|       pointer|
|mode_fifo_cap                 |   in|    3|     ap_fifo|           mode|       pointer|
|mode_empty_n                  |   in|    1|     ap_fifo|           mode|       pointer|
|mode_read                     |  out|    1|     ap_fifo|           mode|       pointer|
|R_c45_din                     |  out|   32|     ap_fifo|          R_c45|       pointer|
|R_c45_num_data_valid          |   in|    3|     ap_fifo|          R_c45|       pointer|
|R_c45_fifo_cap                |   in|    3|     ap_fifo|          R_c45|       pointer|
|R_c45_full_n                  |   in|    1|     ap_fifo|          R_c45|       pointer|
|R_c45_write                   |  out|    1|     ap_fifo|          R_c45|       pointer|
|C_c47_din                     |  out|   32|     ap_fifo|          C_c47|       pointer|
|C_c47_num_data_valid          |   in|    3|     ap_fifo|          C_c47|       pointer|
|C_c47_fifo_cap                |   in|    3|     ap_fifo|          C_c47|       pointer|
|C_c47_full_n                  |   in|    1|     ap_fifo|          C_c47|       pointer|
|C_c47_write                   |  out|    1|     ap_fifo|          C_c47|       pointer|
|N_c50_din                     |  out|   32|     ap_fifo|          N_c50|       pointer|
|N_c50_num_data_valid          |   in|    3|     ap_fifo|          N_c50|       pointer|
|N_c50_fifo_cap                |   in|    3|     ap_fifo|          N_c50|       pointer|
|N_c50_full_n                  |   in|    1|     ap_fifo|          N_c50|       pointer|
|N_c50_write                   |  out|    1|     ap_fifo|          N_c50|       pointer|
|M_c55_din                     |  out|   32|     ap_fifo|          M_c55|       pointer|
|M_c55_num_data_valid          |   in|    3|     ap_fifo|          M_c55|       pointer|
|M_c55_fifo_cap                |   in|    3|     ap_fifo|          M_c55|       pointer|
|M_c55_full_n                  |   in|    1|     ap_fifo|          M_c55|       pointer|
|M_c55_write                   |  out|    1|     ap_fifo|          M_c55|       pointer|
|P_c59_din                     |  out|   32|     ap_fifo|          P_c59|       pointer|
|P_c59_num_data_valid          |   in|    3|     ap_fifo|          P_c59|       pointer|
|P_c59_fifo_cap                |   in|    3|     ap_fifo|          P_c59|       pointer|
|P_c59_full_n                  |   in|    1|     ap_fifo|          P_c59|       pointer|
|P_c59_write                   |  out|    1|     ap_fifo|          P_c59|       pointer|
|mode_c71_din                  |  out|    1|     ap_fifo|       mode_c71|       pointer|
|mode_c71_num_data_valid       |   in|    3|     ap_fifo|       mode_c71|       pointer|
|mode_c71_fifo_cap             |   in|    3|     ap_fifo|       mode_c71|       pointer|
|mode_c71_full_n               |   in|    1|     ap_fifo|       mode_c71|       pointer|
|mode_c71_write                |  out|    1|     ap_fifo|       mode_c71|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

