Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 30 16:36:28 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           40 |
| No           | No                    | Yes                    |             114 |           37 |
| No           | Yes                   | No                     |             116 |           41 |
| Yes          | No                    | No                     |             141 |           42 |
| Yes          | No                    | Yes                    |             155 |           42 |
| Yes          | Yes                   | No                     |             231 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                   Enable Signal                                                  |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/tx_i_1_n_0                                                          | SPIM_0/IILC_MISO_0/AR[0]                                           |                1 |              1 |
|  lclk_mmcm_0/inst/clk_125MHz | lclk_mmcm_0/inst/locked                                                                                          |                                                                    |                1 |              2 |
|  lclk_mmcm_0/inst/clk_125MHz | lclk_mmcm_0/inst/locked                                                                                          | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt[5]_i_1_n_0 |                1 |              3 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_CK_0/i_cnt_1_2[31]_i_2_n_0                                                                         | SPIM_0/SERIAL_CK_0/i_cnt_1_2[8]_i_1_n_0                            |                1 |              4 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr[11]_i_1_n_0                                                        | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                1 |              4 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state_1                                                                  | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_1_n_0           |                2 |              5 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/E[0]                                                                 | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                4 |              5 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/CRSM_0/E[1]                                                                                              |                                                                    |                3 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                         | SPIM_0/IILC_MISO_0/AR[0]                                           |                2 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[7]_i_1_n_0                                                            | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                1 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[15]_i_1_n_0                                                    | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                3 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[7]_i_1_n_0                                                     | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                4 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[7]_i_1_n_0                                                               | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                5 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1                                                                         | SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_1_n_0                               |                2 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[15]_i_1_n_0                                                              | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                3 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr[7]_i_1_n_0                                                         | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                3 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | KR_0/y[7]_i_2_n_0                                                                                                | KR_0/y[7]_i_1_n_0                                                  |                2 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[15]_i_1_n_0                                                           | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                2 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en_0                                                                     | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                3 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1_n_0                                             | SPIM_0/IILC_MISO_0/AR[0]                                           |                2 |              8 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1_n_0                                                     | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |                4 |              9 |
|  lclk_mmcm_0/inst/clk_125MHz |                                                                                                                  | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]             |               10 |             10 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/CRSM_0/y_adr[11]_i_1_n_0                                                                                 | SPIM_0/IILC_MISO_0/AR[0]                                           |                3 |             12 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/CRSM_0/E[0]                                                                                              |                                                                    |                3 |             16 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en                                                                       | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0              |                4 |             16 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/CRSM_0/y_wr_data[15]_i_1_n_0                                                                             | SPIM_0/IILC_MISO_0/AR[0]                                           |                3 |             16 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/CRSM_0/i_rd_data[15]_i_1_n_0                                                                             |                                                                    |                5 |             16 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                                    |                7 |             22 |
|  lclk_mmcm_0/inst/clk_125MHz | CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                    |                6 |             22 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_TX_0/sr[23]_i_1_n_0                                                                                |                                                                    |                8 |             25 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_CK_0/i_cnt_1_2[31]_i_2_n_0                                                                         | SPIM_0/SERIAL_CK_0/i_cnt_1_2[31]_i_1_n_0                           |                9 |             28 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_TX_0/i_cnt_1[31]_i_1_n_0                                                                           |                                                                    |                9 |             30 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/IILC_MOSI_0/i_dy[2]_i_1_n_0                                                                               | SPIM_0/IILC_MISO_0/AR[0]                                           |                9 |             30 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/IILC_SCLK_0/i_dy[2]_i_1__0_n_0                                                                            | SPIM_0/IILC_MISO_0/AR[0]                                           |                9 |             30 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/IILC_MISO_0/i_dy[1]_i_1_n_0                                                                               | SPIM_0/IILC_MISO_0/AR[0]                                           |                9 |             31 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_2_n_0                                                                         | SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0                           |                8 |             32 |
|  lclk_mmcm_0/inst/clk_125MHz |                                                                                                                  | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt[0]_i_1_n_0         |                8 |             32 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/cnt[31]_i_1_n_0                                                                                           | SPIM_0/IILC_MISO_0/AR[0]                                           |                8 |             32 |
|  lclk_mmcm_0/inst/clk_125MHz |                                                                                                                  | KR_0/cnt[0]_i_1__0_n_0                                             |                8 |             32 |
|  lclk_mmcm_0/inst/clk_125MHz | SPIM_0/SERIAL_CK_0/cyc_cnt                                                                                       | SPIM_0/IILC_MISO_0/AR[0]                                           |                7 |             32 |
|  lclk_mmcm_0/inst/clk_125MHz |                                                                                                                  |                                                                    |               40 |            115 |
|  lclk_mmcm_0/inst/clk_125MHz |                                                                                                                  | SPIM_0/IILC_MISO_0/AR[0]                                           |               52 |            156 |
+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


