0.7
2020.2
Nov  8 2024
22:36:55
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_master_gmem.v,1759919826,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_slave_control.v,1759919826,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/csv_file_dump.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/dataflow_monitor.sv,1759919826,systemVerilog,/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/upc_loop_interface.svh,,/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/dump_file_agent.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/csv_file_dump.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/sample_agent.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/loop_sample_agent.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/sample_manager.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/upc_loop_interface.svh;/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/dump_file_agent.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fifo_para.vh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.autotb.v,1759919826,systemVerilog,,,/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fifo_para.vh,apatb_fir_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.v,1759919818,systemVerilog,,,,fir_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_control_s_axi.v,1759919819,systemVerilog,,,,fir_top_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_40_1.v,1759919818,systemVerilog,,,,fir_top_fir_top_Pipeline_VITIS_LOOP_40_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_46_2.v,1759919818,systemVerilog,,,,fir_top_fir_top_Pipeline_VITIS_LOOP_46_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_flow_control_loop_pipe_sequential_init.v,1759919819,systemVerilog,,,,fir_top_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_gmem_m_axi.v,1759919818,systemVerilog,,,,fir_top_gmem_m_axi;fir_top_gmem_m_axi_burst_converter;fir_top_gmem_m_axi_fifo;fir_top_gmem_m_axi_load;fir_top_gmem_m_axi_mem;fir_top_gmem_m_axi_read;fir_top_gmem_m_axi_reg_slice;fir_top_gmem_m_axi_srl;fir_top_gmem_m_axi_store;fir_top_gmem_m_axi_throttle;fir_top_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_mul_32s_32s_32_2_1.v,1759919818,systemVerilog,,,,fir_top_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/loop_sample_agent.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/nodf_module_interface.svh,1759919826,verilog,,,,nodf_module_intf,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/nodf_module_monitor.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/sample_agent.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/sample_manager.svh,1759919826,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/upc_loop_interface.svh,1759919826,verilog,,,,upc_loop_intf,,,,,,,,
/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/upc_loop_monitor.svh,1759919826,verilog,,,,,,,,,,,,
