--- 
# information
project: 
  title: "ibnalhaytham"
  description: "32-bit RISC-V based processor"
  picture: layout.png
  author: "Farhad Modaresi"
  license: ibnalhaytham/LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio', 'clk2']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_test"
  id: 1
  module_name: "wrapped_ibnalhaytham"

# module test
module_test:
  recipe: "test_fin" 
  directory: "ibnalhaytham"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - ibnalhaytham/src/register_file.v
    - ibnalhaytham/src/processor.v
    - ibnalhaytham/src/mux3.v
    - ibnalhaytham/src/memory_controler.v
    - ibnalhaytham/src/ibnalhaytham.v
    - ibnalhaytham/src/hazard_unit.v
    - ibnalhaytham/src/extend.v
    - ibnalhaytham/src/control_unit.v
    - ibnalhaytham/src/alu.v


# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_ibnalhaytham.gds"
  lvs_filename: "verilog/gl/wrapped_ibnalhaytham.v"
  lef_filename: "lef/wrapped_ibnalhaytham.lef"


