Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  1 13:37:48 2020
| Host         : DESKTOP-8CKUBRS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
| Design       : design_3_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   143 |
|    Minimum number of control sets                        |   143 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   482 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   143 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     1 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             648 |          229 |
| No           | No                    | Yes                    |              34 |           18 |
| No           | Yes                   | No                     |             235 |           71 |
| Yes          | No                    | No                     |             780 |          213 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             965 |          243 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                       Enable Signal                                                                      |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_3_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                             |                1 |              1 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                    |                1 |              2 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                |                1 |              2 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                              |                1 |              2 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                            |                1 |              2 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                2 |              3 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                              |                                                                                                                                                           |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/E[0]                                                                                                 |                                                                                                                                                           |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                              | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                          |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/img0_cols_V_c_U/E[0]                                                                                             |                                                                                                                                                           |                1 |              4 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                           | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                          |                1 |              4 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                    |                                                                                                                                                           |                2 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                    |                                                                                                                                                           |                3 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                      | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                               |                2 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                  | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                  |                2 |              5 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                  | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                  |                2 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                  | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                  |                1 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                       |                                                                                                                                                           |                2 |              5 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                                               | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                            |                1 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                      | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                               |                1 |              5 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                      | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                               |                1 |              5 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/E[0]                                                                               |                                                                                                                                                           |                2 |              6 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                                                     |                                                                                                                                                           |                2 |              6 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_CS_fsm_reg[1]_1[0]                                                              |                                                                                                                                                           |                1 |              6 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/E[0]                                           |                                                                                                                                                           |                1 |              6 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                   |                3 |              7 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                   |                3 |              7 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                   |                3 |              7 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                       |                2 |              8 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                  | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                         |                2 |              8 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                 | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                3 |              8 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/internal_empty_n_reg                    |                                                                                                                                                           |                2 |              8 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                   |                                                                                                                                                           |                2 |              8 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |              9 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                           |                5 |              9 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln899_reg_2441[0]_i_1_n_1                                                     |                                                                                                                                                           |                4 |              9 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_3540                                                                                   |                                                                                                                                                           |                2 |              9 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                             |                3 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                 | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/t_V_reg_141                                                                                       |                4 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/ap_CS_fsm_state5                                                                                   | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/i_0_reg_110                                                                                         |                2 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/ap_CS_fsm_state2                                                                                   |                                                                                                                                                           |                3 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_CS_fsm_state8                                                                   | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_NS_fsm1                                                                          |                2 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[1][0]                                      |                                                                                                                                                           |                3 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_CS_fsm_state8                                                                                     | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/i_0_i_reg_151                                                                                         |                4 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_CS_fsm_state3                                                                   |                                                                                                                                                           |                3 |             10 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/Q[1]                                                                                                 |                                                                                                                                                           |                2 |             10 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                        |                2 |             11 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                       | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                        |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                       | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                        |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/j_0_reg_1210                                                                                       | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/j_0_reg_121                                                                                         |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_5340                                                                     | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534                                                                       |                5 |             11 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg[0]                 | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                           |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/j_0_i_reg_1620                                                                                       | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/j_0_i_reg_162                                                                                         |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                       |                3 |             11 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                6 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                         | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                     |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                             | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                            |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                  | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                            |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                      | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled                                                                | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                   |                                                                                                                                                           |                4 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                   |                                                                                                                                                           |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                   | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                               |                                                                                                                                                           |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                               | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                 |                                                                                                                                                           |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                 | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                         | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                              |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                              |                                                                                                                                                           |                5 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                         | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                     |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                             | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                  |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                  |                                                                                                                                                           |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                4 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                     |                                                                                                                                                           |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                   | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                           |                7 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                2 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                   |                3 |             12 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                              | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                       |                4 |             13 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/and_ln118_reg_25150                                                                |                                                                                                                                                           |                3 |             14 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_U0/shiftReg_ce                                                                                          |                                                                                                                                                           |                6 |             16 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/shiftReg_ce                                                                        |                                                                                                                                                           |                3 |             16 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/CvtColor_1_U0/shiftReg_ce                                                                                        |                                                                                                                                                           |                3 |             16 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                6 |             16 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                  |                                                                                                                                                           |                3 |             16 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/add_ln703_12_reg_26850                                                             |                                                                                                                                                           |                7 |             18 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                               |                4 |             21 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]  | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             21 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]          | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             21 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]           | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                7 |             21 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                5 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                6 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                |                                                                                                                                                           |                6 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                  | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                  |                                                                                                                                                           |                5 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                              | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                      | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                6 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                        | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                4 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/tmp_reg_445[7]_i_1_n_1                                                                           |                                                                                                                                                           |                9 |             24 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                                                                     | design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                    |                6 |             24 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                                                                     | design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                    |                6 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_2                                |                                                                                                                                                           |                8 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                         | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                5 |             24 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                                                                     | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                    |                6 |             24 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[24][0]                                | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_4[0]                              |                5 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                           |                                                                                                                                                           |                9 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_213[23]_i_1_n_1                                                               |                                                                                                                                                           |                4 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                     |                                                                                                                                                           |                4 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                     | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_0[0]                              |                8 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/p_0_in                                         |                                                                                                                                                           |                8 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[24]_i_1__0_n_1                           |                                                                                                                                                           |                6 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_3[0]                             |                                                                                                                                                           |                6 |             25 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                           |                                                                                                                                                           |                6 |             26 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                         | design_3_i/image_computing/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                7 |             26 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_14_in                                                                            |                                                                                                                                                           |                8 |             27 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                      | design_3_i/image_computing/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                   |                8 |             32 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                 | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                  |                9 |             32 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                 |               11 |             32 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                 |                                                                                                                                                           |                9 |             32 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/sel                                            | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/clear                                           |                8 |             32 |
|  design_3_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                          |                                                                                                                                                           |               21 |             38 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/AXIvideo2Mat_U0/shiftReg_ce                                                                                      |                                                                                                                                                           |               14 |             48 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_1_fu_1740                                                      |                                                                                                                                                           |               12 |             48 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                     |                                                                                                                                                           |                6 |             48 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ce116_out                                                                          |                                                                                                                                                           |               14 |             48 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          | design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/overflow                 |               16 |             81 |
|  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                          |                                                                                                                                                           |               46 |            146 |
|  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                          |                                                                                                                                                           |              162 |            464 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


