Task "Run Synthesis" successful.
Generated logfile: 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Hybrid_LHT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2019.1 project hdl_prj_768_Lu\vivado_prj\Hybrid_LHT_vivado.xpr
Scanning sources...
Finished scanning sources
### Running Synthesis in Xilinx Vivado 2019.1 ...
[Thu Mar  5 10:20:33 2020] Launched synth_1...
Run output will be captured here: C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/vivado_prj/Hybrid_LHT_vivado.runs/synth_1/runme.log
[Thu Mar  5 10:20:33 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Hybrid_LHT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hybrid_LHT.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Hybrid_LHT.tcl -notrace
Command: synth_design -top Hybrid_LHT -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 83480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Hybrid_LHT' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT.vhd:62]
INFO: [Synth 8-3491] module 'Hybrid_LHT_Kernel' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Kernel.vhd:23' bound to instance 'u_Hybrid_LHT_Kernel' of component 'Hybrid_LHT_Kernel' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Hybrid_LHT_Kernel' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Kernel.vhd:41]
INFO: [Synth 8-3491] module 'Extract_Active_Votes' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:23' bound to instance 'u_Extract_Active_Votes' of component 'Extract_Active_Votes' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Kernel.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Extract_Active_Votes' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:33]
INFO: [Synth 8-3491] module 'GetShift' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift.vhd:23' bound to instance 'u_GetShift' of component 'GetShift' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:527]
INFO: [Synth 8-638] synthesizing module 'GetShift' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GetShift' (1#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift.vhd:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_33_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1834]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_32_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1828]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_31_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1822]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_30_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1816]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_29_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1810]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_28_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1804]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_27_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1798]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_26_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1792]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_25_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1786]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_24_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1780]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_23_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1774]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_22_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1768]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_21_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1762]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_20_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1756]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_19_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1750]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_18_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1744]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_17_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1738]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_16_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1732]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_15_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1726]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_14_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1720]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_13_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1714]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_12_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1708]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_11_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1702]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_10_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1696]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_9_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1690]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_8_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1684]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_7_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1678]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_6_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1672]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_5_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1666]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_4_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1660]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_3_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1654]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_2_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1648]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_1_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1642]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_0_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:1636]
INFO: [Synth 8-256] done synthesizing module 'Extract_Active_Votes' (2#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes.vhd:33]
INFO: [Synth 8-3491] module 'Gradient_Kernel_System' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Gradient_Kernel_System.vhd:23' bound to instance 'u_Gradient_Kernel_System' of component 'Gradient_Kernel_System' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Kernel.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Gradient_Kernel_System' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Gradient_Kernel_System.vhd:38]
INFO: [Synth 8-3491] module 'Get_Index_and_Fix_Limits' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:23' bound to instance 'u_Get_Index_and_Fix_Limits' of component 'Get_Index_and_Fix_Limits' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Gradient_Kernel_System.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Get_Index_and_Fix_Limits' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:34]
INFO: [Synth 8-3491] module 'Extract_Active_Votes_block' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:24' bound to instance 'u_Extract_Active_Votes' of component 'Extract_Active_Votes_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Extract_Active_Votes_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_33_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1764]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_32_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1758]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_31_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1752]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_30_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1746]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_29_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1740]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_28_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1734]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_27_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1728]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_26_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1722]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_25_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1716]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_24_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1710]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_23_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1704]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_22_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1698]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_21_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1692]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_20_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1686]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_19_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1680]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_18_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1674]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_17_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1668]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_16_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1662]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_15_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1656]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_14_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1650]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_13_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1644]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_12_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1638]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_11_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1632]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_10_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1626]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_9_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1620]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_8_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1614]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_7_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1608]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_6_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1602]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_5_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1596]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_4_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1590]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_3_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1584]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_2_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1578]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_1_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1572]
WARNING: [Synth 8-3936] Found unconnected internal register 'Multiport_Switch3_out1_0_reg' and it is trimmed from '11' to '7' bits. [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:1566]
INFO: [Synth 8-256] done synthesizing module 'Extract_Active_Votes_block' (3#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Extract_Active_Votes_block.vhd:31]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-638] synthesizing module 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GetShift1' (4#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:30]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-3491] module 'GetShift1' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/GetShift1.vhd:23' bound to instance 'u_GetShift1' of component 'GetShift1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'Get_Index_and_Fix_Limits' (5#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Get_Index_and_Fix_Limits.vhd:34]
INFO: [Synth 8-3491] module 'Hough_Kernel_block' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel_block.vhd:23' bound to instance 'u_Hough_Kernel' of component 'Hough_Kernel_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Gradient_Kernel_System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Hough_Kernel_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel_block.vhd:37]
INFO: [Synth 8-3491] module 'Look_Ahead_Hough_block' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough_block.vhd:23' bound to instance 'u_Look_Ahead_Hough' of component 'Look_Ahead_Hough_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Look_Ahead_Hough_block' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough_block.vhd:34]
INFO: [Synth 8-3491] module 'Look_Ahead_Hough' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:24' bound to instance 'u_Look_Ahead_Hough' of component 'Look_Ahead_Hough' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough_block.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Look_Ahead_Hough' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:35]
INFO: [Synth 8-3491] module 'MATLAB_Function' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/MATLAB_Function.vhd:23' bound to instance 'u_MATLAB_Function' of component 'MATLAB_Function' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:811]
INFO: [Synth 8-638] synthesizing module 'MATLAB_Function' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/MATLAB_Function.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'MATLAB_Function' (6#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/MATLAB_Function.vhd:36]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance1' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:822]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (7#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:34]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance2' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:831]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance3' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:840]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance4' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:849]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance5' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:858]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance6' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:867]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance7' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:876]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance8' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:885]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance9' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:894]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance10' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:903]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance11' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:912]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance12' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:921]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance13' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:930]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance14' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:939]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance15' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:948]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance16' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:957]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance17' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:966]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance18' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:975]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance19' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:984]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance20' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:993]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance21' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1002]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance22' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1011]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance23' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1020]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance24' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1029]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance25' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1038]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance26' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1047]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance27' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1056]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance28' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1065]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance29' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1074]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance30' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1083]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance31' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1092]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance32' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1101]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance33' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1110]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance34' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1119]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance35' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1128]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance36' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1137]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance37' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1146]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance38' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1155]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance39' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1164]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance40' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1173]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance41' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1182]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance42' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1191]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance43' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1200]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance44' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1209]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance45' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1218]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance46' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1227]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance47' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1236]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance48' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1245]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance49' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1254]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance50' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1263]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance51' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1272]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance52' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1281]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance53' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1290]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance54' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1299]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance55' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1308]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance56' of component 'Register_Bank' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1317]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Look_Ahead_Hough' (8#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Look_Ahead_Hough_block' (9#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough_block.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Hough_Kernel' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Hough_Kernel' (10#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Hough_Kernel_block' (11#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel_block.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Gradient_Kernel_System' (12#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Gradient_Kernel_System.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Hybrid_LHT_Kernel' (13#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Kernel.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Hybrid_LHT_Accumulator' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Accumulator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Accumulator_Controller' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator_Controller.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator_Controller.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Accumulator_Controller' (14#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator_Controller.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Accumulator_with_Switches' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator_with_Switches.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Accumulator' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Block_RAM' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Block_RAM.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Simple_Dual_Port_RAM_Generator' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Simple_Dual_Port_RAM_Generator.vhd:36]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic' (15#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized1' [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized1' (15#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/SimpleDualPortRAM_generic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Simple_Dual_Port_RAM_Generator' (16#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Simple_Dual_Port_RAM_Generator.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Block_RAM' (17#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Block_RAM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Accumulator' (18#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Accumulator_with_Switches' (19#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Accumulator_with_Switches.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Hybrid_LHT_Accumulator' (20#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT_Accumulator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Hybrid_LHT' (21#1) [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hybrid_LHT.vhd:62]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[15]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[14]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[13]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[12]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.555 ; gain = 308.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1689.824 ; gain = 329.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1689.824 ; gain = 329.695
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/clock_constraint.xdc]
Finished Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/clock_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1863.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1868.402 ; gain = 5.285
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1868.402 ; gain = 508.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Accumulator_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              001 |                              001
                  iSTATE |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'MATLAB_Function'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Accumulator_Controller'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SimpleDualPortRAM_generic:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SimpleDualPortRAM_generic:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1868.402 ; gain = 508.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |Hough_Kernel__GB0        |           1|     31850|
|2     |Hough_Kernel__GB1        |           1|     11476|
|3     |Hough_Kernel_block__GC0  |           1|      9313|
|4     |Get_Index_and_Fix_Limits |           1|      6759|
|5     |Hybrid_LHT_Kernel__GC0   |           1|     28639|
|6     |Hybrid_LHT__GC0          |           1|     33443|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 34    
	   2 Input     11 Bit       Adders := 68    
	   2 Input     10 Bit       Adders := 73    
	   2 Input      9 Bit       Adders := 49    
	   2 Input      8 Bit       Adders := 51    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 68    
	   3 Input      2 Bit       Adders := 35    
+---Registers : 
	               36 Bit    Registers := 102   
	               26 Bit    Registers := 35    
	               16 Bit    Registers := 42    
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 209   
	                8 Bit    Registers := 103   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 104   
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 142   
	                1 Bit    Registers := 72    
+---RAMs : 
	              36K Bit         RAMs := 34    
	              18K Bit         RAMs := 34    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 104   
	   2 Input     10 Bit        Muxes := 139   
	   2 Input      7 Bit        Muxes := 68    
	   2 Input      6 Bit        Muxes := 68    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Hybrid_LHT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module Extract_Active_Votes_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 34    
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 34    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 34    
Module GetShift1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module GetShift1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module Get_Index_and_Fix_Limits 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 34    
Module Hough_Kernel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 34    
+---Registers : 
	               26 Bit    Registers := 34    
	               16 Bit    Registers := 34    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 68    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 34    
Module MATLAB_Function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Register_Bank__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__65 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__66 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__67 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__68 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__69 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__70 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__71 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__72 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__73 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__74 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__75 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__76 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__77 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__78 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__79 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__80 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__81 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__82 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__83 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__84 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__85 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__86 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__87 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__88 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__89 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__90 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__91 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__92 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__93 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__94 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__95 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__96 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__97 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__98 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__99 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__100 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank__101 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Register_Bank 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Look_Ahead_Hough 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 103   
	                2 Bit    Registers := 103   
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 102   
	   2 Input      1 Bit        Muxes := 7     
Module Hough_Kernel_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 34    
Module GetShift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module Extract_Active_Votes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 34    
	   2 Input      9 Bit       Adders := 33    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 34    
	   2 Input      7 Bit       Adders := 34    
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 34    
Module Hybrid_LHT_Kernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 34    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 34    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 34    
Module Accumulator_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module Simple_Dual_Port_RAM_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module Accumulator_with_Switches 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 1     
Module Hybrid_LHT_Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 36    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP xcos_out1[33], operation Mode is: A*B.
DSP Report: operator xcos_out1[33] is absorbed into DSP xcos_out1[33].
DSP Report: Generating DSP xcos_out1[0], operation Mode is: A*B.
DSP Report: operator xcos_out1[0] is absorbed into DSP xcos_out1[0].
DSP Report: Generating DSP xcos_out1[32], operation Mode is: A*B.
DSP Report: operator xcos_out1[32] is absorbed into DSP xcos_out1[32].
DSP Report: Generating DSP xcos_out1[31], operation Mode is: A*B.
DSP Report: operator xcos_out1[31] is absorbed into DSP xcos_out1[31].
DSP Report: Generating DSP xcos_out1[30], operation Mode is: A*B.
DSP Report: operator xcos_out1[30] is absorbed into DSP xcos_out1[30].
DSP Report: Generating DSP xcos_out1[29], operation Mode is: A*B.
DSP Report: operator xcos_out1[29] is absorbed into DSP xcos_out1[29].
DSP Report: Generating DSP xcos_out1[28], operation Mode is: A*B.
DSP Report: operator xcos_out1[28] is absorbed into DSP xcos_out1[28].
DSP Report: Generating DSP xcos_out1[27], operation Mode is: A*B.
DSP Report: operator xcos_out1[27] is absorbed into DSP xcos_out1[27].
DSP Report: Generating DSP xcos_out1[26], operation Mode is: A*B.
DSP Report: operator xcos_out1[26] is absorbed into DSP xcos_out1[26].
DSP Report: Generating DSP xcos_out1[25], operation Mode is: A*B.
DSP Report: operator xcos_out1[25] is absorbed into DSP xcos_out1[25].
DSP Report: Generating DSP xcos_out1[24], operation Mode is: A*B.
DSP Report: operator xcos_out1[24] is absorbed into DSP xcos_out1[24].
DSP Report: Generating DSP xcos_out1[10], operation Mode is: A*B.
DSP Report: operator xcos_out1[10] is absorbed into DSP xcos_out1[10].
DSP Report: Generating DSP xcos_out1[11], operation Mode is: A*B.
DSP Report: operator xcos_out1[11] is absorbed into DSP xcos_out1[11].
DSP Report: Generating DSP xcos_out1[12], operation Mode is: A*B.
DSP Report: operator xcos_out1[12] is absorbed into DSP xcos_out1[12].
DSP Report: Generating DSP xcos_out1[13], operation Mode is: A*B.
DSP Report: operator xcos_out1[13] is absorbed into DSP xcos_out1[13].
DSP Report: Generating DSP xcos_out1[14], operation Mode is: A*B.
DSP Report: operator xcos_out1[14] is absorbed into DSP xcos_out1[14].
DSP Report: Generating DSP xcos_out1[15], operation Mode is: A*B.
DSP Report: operator xcos_out1[15] is absorbed into DSP xcos_out1[15].
DSP Report: Generating DSP xcos_out1[16], operation Mode is: A*B.
DSP Report: operator xcos_out1[16] is absorbed into DSP xcos_out1[16].
DSP Report: Generating DSP xcos_out1[17], operation Mode is: A*B.
DSP Report: operator xcos_out1[17] is absorbed into DSP xcos_out1[17].
DSP Report: Generating DSP xcos_out1[18], operation Mode is: A*B.
DSP Report: operator xcos_out1[18] is absorbed into DSP xcos_out1[18].
DSP Report: Generating DSP xcos_out1[19], operation Mode is: A*B.
DSP Report: operator xcos_out1[19] is absorbed into DSP xcos_out1[19].
DSP Report: Generating DSP xcos_out1[20], operation Mode is: A*B.
DSP Report: operator xcos_out1[20] is absorbed into DSP xcos_out1[20].
DSP Report: Generating DSP xcos_out1[21], operation Mode is: A*B.
DSP Report: operator xcos_out1[21] is absorbed into DSP xcos_out1[21].
DSP Report: Generating DSP xcos_out1[22], operation Mode is: A*B.
DSP Report: operator xcos_out1[22] is absorbed into DSP xcos_out1[22].
DSP Report: Generating DSP xcos_out1[23], operation Mode is: A*B.
DSP Report: operator xcos_out1[23] is absorbed into DSP xcos_out1[23].
DSP Report: Generating DSP xcos_out1[9], operation Mode is: A*B.
DSP Report: operator xcos_out1[9] is absorbed into DSP xcos_out1[9].
DSP Report: Generating DSP xcos_out1[8], operation Mode is: A*B.
DSP Report: operator xcos_out1[8] is absorbed into DSP xcos_out1[8].
DSP Report: Generating DSP xcos_out1[7], operation Mode is: A*B.
DSP Report: operator xcos_out1[7] is absorbed into DSP xcos_out1[7].
DSP Report: Generating DSP xcos_out1[6], operation Mode is: A*B.
DSP Report: operator xcos_out1[6] is absorbed into DSP xcos_out1[6].
DSP Report: Generating DSP xcos_out1[5], operation Mode is: A*B.
DSP Report: operator xcos_out1[5] is absorbed into DSP xcos_out1[5].
DSP Report: Generating DSP xcos_out1[4], operation Mode is: A*B.
DSP Report: operator xcos_out1[4] is absorbed into DSP xcos_out1[4].
DSP Report: Generating DSP xcos_out1[3], operation Mode is: A*B.
DSP Report: operator xcos_out1[3] is absorbed into DSP xcos_out1[3].
DSP Report: Generating DSP xcos_out1[2], operation Mode is: A*B.
DSP Report: operator xcos_out1[2] is absorbed into DSP xcos_out1[2].
DSP Report: Generating DSP xcos_out1[1], operation Mode is: A*B.
DSP Report: operator xcos_out1[1] is absorbed into DSP xcos_out1[1].
DSP Report: Generating DSP multiply_out1, operation Mode is: A*B.
DSP Report: operator multiply_out1 is absorbed into DSP multiply_out1.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg"
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_3/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Selector1_out1_1_reg[15]' (FDCE) to 'u_Hough_Kerneli_3/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_MATLAB_Function/state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_3/\u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_MATLAB_Function/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[1]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[2]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[3]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/Gain1_out1_1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hybrid_LHT_Kerneli_4/u_Extract_Active_Votes/\Gain1_out1_1_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[5]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[4]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[3]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[1]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/kconst_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/kconst_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay_out1_reg[10]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /\u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_23_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_22_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_21_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_20_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_19_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_18_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_17_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_16_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_15_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_14_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_13_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_12_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_11_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_10_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_24_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_25_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_26_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_27_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_28_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_29_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_30_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_31_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_32_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_1/\delayMatch_1_reg_33_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_1_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_2_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_2_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_3_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_3_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_4_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_4_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_5_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_5_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_6_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_6_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_7_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_7_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_8_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_8_reg[0][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_2/\delayMatch_1_reg_9_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_1_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_2_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_3_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_4_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_5_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_6_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_7_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_8_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[1][7]' (FDCE) to 'u_Hough_Kerneli_2/delayMatch_1_reg_9_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Hough_Kerneli_2/\delayMatch_1_reg_9_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[33][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[32][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[31][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[30][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[29][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[28][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[27][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[26][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[25][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[24][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[23][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[22][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[21][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[20][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[19][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[18][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[17][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[16][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[15][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[14][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[13][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[12][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[11][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[10][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[9][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[8][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[7][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[6][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[5][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[4][0]' (FDCE) to 'u_Hybrid_LHT_Kerneli_4/Extract_Active_Votes_out1_1_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[15]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[11]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[13]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[12]' (FDCE) to 'i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 2277.816 ; gain = 917.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hough_Kernel     | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Hybrid_LHT       | p_0_out    | 256x16        | LUT            | 
|Look_Ahead_Hough | p_0_out    | 128x15        | LUT            | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Look_Ahead_Hough | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:1988]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:2004]
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/i_1/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |Hough_Kernel__GB0        |           1|     35300|
|2     |Hough_Kernel__GB1        |           1|     12718|
|3     |Hough_Kernel_block__GC0  |           1|      4214|
|4     |Get_Index_and_Fix_Limits |           1|      2140|
|5     |Hybrid_LHT_Kernel__GC0   |           1|     16215|
|6     |Hybrid_LHT__GC0          |           1|     30369|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:03:16 . Memory (MB): peak = 2285.191 ; gain = 925.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_23_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_21_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_22_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_24_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_21_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_19_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_20_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_24_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_19_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_17_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Hough_Kerneli_1/delayMatch_1_reg_18_reg[0][0]' (FDCE) to 'u_Hough_Kerneli_1/delayMatch_1_reg_24_reg[0][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2696.590 ; gain = 1336.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 1 K x 36(READ_FIRST)   | W |   | 1 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|SimpleDualPortRAM_generic__parameterized1: | ram_reg    | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |Hough_Kernel__GB1        |           1|      9769|
|2     |Get_Index_and_Fix_Limits |           1|      2140|
|3     |Hybrid_LHT_GT0           |           1|     13805|
|4     |Hybrid_LHT_GT1           |           1|      3061|
|5     |Hybrid_LHT_GT2           |           1|     56058|
|6     |Hybrid_LHT_GT3           |           1|      2332|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Look_Ahead_Hough.vhd:2018]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:7682]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[17][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[25][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[27][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Gain_out1_1_reg[33][5] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:4014]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/Hough_Kernel.vhd:260]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:34 ; elapsed = 00:04:42 . Memory (MB): peak = 2773.344 ; gain = 1413.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:44 ; elapsed = 00:04:52 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:44 ; elapsed = 00:04:53 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:45 ; elapsed = 00:04:54 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:45 ; elapsed = 00:04:54 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    69|
|2     |DSP_ALU         |    35|
|3     |DSP_A_B_DATA    |    35|
|4     |DSP_C_DATA      |    35|
|5     |DSP_MULTIPLIER  |    35|
|6     |DSP_M_DATA      |    35|
|7     |DSP_OUTPUT_1    |    35|
|8     |DSP_PREADD      |    35|
|9     |DSP_PREADD_DATA |    35|
|10    |LUT1            |     9|
|11    |LUT2            |  2034|
|12    |LUT3            |  2227|
|13    |LUT4            |  1725|
|14    |LUT5            |  3763|
|15    |LUT6            | 16230|
|16    |MUXF7           |  3620|
|17    |MUXF8           |  1244|
|18    |RAMB18E2        |    34|
|19    |RAMB36E2        |    34|
|20    |FDCE            |  5991|
|21    |FDPE            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                   |Module                                                                                                                   |Cells |
+------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                        |                                                                                                                         | 37264|
|2     |  u_Hybrid_LHT_Accumulator                 |Hybrid_LHT_Accumulator                                                                                                   | 11258|
|3     |    u_Accumulator_Controller               |Accumulator_Controller                                                                                                   |   179|
|4     |    u_Accumulator_with_Switches            |Accumulator_with_Switches                                                                                                | 10533|
|5     |      \GEN_LABEL[0].u_Accumulator          |Accumulator                                                                                                              |   302|
|6     |        u_Block_RAM                        |Block_RAM_280                                                                                                            |   245|
|7     |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_281                                                                                       |   245|
|8     |            u_simple_ram_0                 |SimpleDualPortRAM_generic_282                                                                                            |   189|
|9     |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_283                                                                            |    52|
|10    |      \GEN_LABEL[10].u_Accumulator         |Accumulator_119                                                                                                          |   301|
|11    |        u_Block_RAM                        |Block_RAM_276                                                                                                            |   244|
|12    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_277                                                                                       |   244|
|13    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_278                                                                                            |   197|
|14    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_279                                                                            |    43|
|15    |      \GEN_LABEL[11].u_Accumulator         |Accumulator_120                                                                                                          |   323|
|16    |        u_Block_RAM                        |Block_RAM_272                                                                                                            |   266|
|17    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_273                                                                                       |   266|
|18    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_274                                                                                            |   219|
|19    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_275                                                                            |    43|
|20    |      \GEN_LABEL[12].u_Accumulator         |Accumulator_121                                                                                                          |   301|
|21    |        u_Block_RAM                        |Block_RAM_268                                                                                                            |   244|
|22    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_269                                                                                       |   244|
|23    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_270                                                                                            |   197|
|24    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_271                                                                            |    43|
|25    |      \GEN_LABEL[13].u_Accumulator         |Accumulator_122                                                                                                          |   301|
|26    |        u_Block_RAM                        |Block_RAM_264                                                                                                            |   244|
|27    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_265                                                                                       |   244|
|28    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_266                                                                                            |   197|
|29    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_267                                                                            |    43|
|30    |      \GEN_LABEL[14].u_Accumulator         |Accumulator_123                                                                                                          |   301|
|31    |        u_Block_RAM                        |Block_RAM_260                                                                                                            |   244|
|32    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_261                                                                                       |   244|
|33    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_262                                                                                            |   197|
|34    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_263                                                                            |    43|
|35    |      \GEN_LABEL[15].u_Accumulator         |Accumulator_124                                                                                                          |   312|
|36    |        u_Block_RAM                        |Block_RAM_256                                                                                                            |   255|
|37    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_257                                                                                       |   255|
|38    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_258                                                                                            |   208|
|39    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_259                                                                            |    43|
|40    |      \GEN_LABEL[16].u_Accumulator         |Accumulator_125                                                                                                          |   301|
|41    |        u_Block_RAM                        |Block_RAM_252                                                                                                            |   244|
|42    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_253                                                                                       |   244|
|43    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_254                                                                                            |   197|
|44    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_255                                                                            |    43|
|45    |      \GEN_LABEL[17].u_Accumulator         |Accumulator_126                                                                                                          |   301|
|46    |        u_Block_RAM                        |Block_RAM_248                                                                                                            |   244|
|47    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_249                                                                                       |   244|
|48    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_250                                                                                            |   197|
|49    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_251                                                                            |    43|
|50    |      \GEN_LABEL[18].u_Accumulator         |Accumulator_127                                                                                                          |   301|
|51    |        u_Block_RAM                        |Block_RAM_244                                                                                                            |   244|
|52    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_245                                                                                       |   244|
|53    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_246                                                                                            |   197|
|54    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_247                                                                            |    43|
|55    |      \GEN_LABEL[19].u_Accumulator         |Accumulator_128                                                                                                          |   323|
|56    |        u_Block_RAM                        |Block_RAM_240                                                                                                            |   266|
|57    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_241                                                                                       |   266|
|58    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_242                                                                                            |   219|
|59    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_243                                                                            |    43|
|60    |      \GEN_LABEL[1].u_Accumulator          |Accumulator_129                                                                                                          |   306|
|61    |        u_Block_RAM                        |Block_RAM_236                                                                                                            |   249|
|62    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_237                                                                                       |   249|
|63    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_238                                                                                            |   202|
|64    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_239                                                                            |    43|
|65    |      \GEN_LABEL[20].u_Accumulator         |Accumulator_130                                                                                                          |   301|
|66    |        u_Block_RAM                        |Block_RAM_232                                                                                                            |   244|
|67    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_233                                                                                       |   244|
|68    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_234                                                                                            |   197|
|69    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_235                                                                            |    43|
|70    |      \GEN_LABEL[21].u_Accumulator         |Accumulator_131                                                                                                          |   301|
|71    |        u_Block_RAM                        |Block_RAM_228                                                                                                            |   244|
|72    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_229                                                                                       |   244|
|73    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_230                                                                                            |   197|
|74    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_231                                                                            |    43|
|75    |      \GEN_LABEL[22].u_Accumulator         |Accumulator_132                                                                                                          |   301|
|76    |        u_Block_RAM                        |Block_RAM_224                                                                                                            |   244|
|77    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_225                                                                                       |   244|
|78    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_226                                                                                            |   197|
|79    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_227                                                                            |    43|
|80    |      \GEN_LABEL[23].u_Accumulator         |Accumulator_133                                                                                                          |   312|
|81    |        u_Block_RAM                        |Block_RAM_220                                                                                                            |   255|
|82    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_221                                                                                       |   255|
|83    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_222                                                                                            |   208|
|84    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_223                                                                            |    43|
|85    |      \GEN_LABEL[24].u_Accumulator         |Accumulator_134                                                                                                          |   301|
|86    |        u_Block_RAM                        |Block_RAM_216                                                                                                            |   244|
|87    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_217                                                                                       |   244|
|88    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_218                                                                                            |   197|
|89    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_219                                                                            |    43|
|90    |      \GEN_LABEL[25].u_Accumulator         |Accumulator_135                                                                                                          |   301|
|91    |        u_Block_RAM                        |Block_RAM_212                                                                                                            |   244|
|92    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_213                                                                                       |   244|
|93    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_214                                                                                            |   197|
|94    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_215                                                                            |    43|
|95    |      \GEN_LABEL[26].u_Accumulator         |Accumulator_136                                                                                                          |   301|
|96    |        u_Block_RAM                        |Block_RAM_208                                                                                                            |   244|
|97    |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_209                                                                                       |   244|
|98    |            u_simple_ram_0                 |SimpleDualPortRAM_generic_210                                                                                            |   197|
|99    |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_211                                                                            |    43|
|100   |      \GEN_LABEL[27].u_Accumulator         |Accumulator_137                                                                                                          |   334|
|101   |        u_Block_RAM                        |Block_RAM_204                                                                                                            |   277|
|102   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_205                                                                                       |   277|
|103   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_206                                                                                            |   230|
|104   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_207                                                                            |    43|
|105   |      \GEN_LABEL[28].u_Accumulator         |Accumulator_138                                                                                                          |   301|
|106   |        u_Block_RAM                        |Block_RAM_200                                                                                                            |   244|
|107   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_201                                                                                       |   244|
|108   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_202                                                                                            |   197|
|109   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_203                                                                            |    43|
|110   |      \GEN_LABEL[29].u_Accumulator         |Accumulator_139                                                                                                          |   301|
|111   |        u_Block_RAM                        |Block_RAM_196                                                                                                            |   244|
|112   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_197                                                                                       |   244|
|113   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_198                                                                                            |   197|
|114   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_199                                                                            |    43|
|115   |      \GEN_LABEL[2].u_Accumulator          |Accumulator_140                                                                                                          |   301|
|116   |        u_Block_RAM                        |Block_RAM_192                                                                                                            |   244|
|117   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_193                                                                                       |   244|
|118   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_194                                                                                            |   197|
|119   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_195                                                                            |    43|
|120   |      \GEN_LABEL[30].u_Accumulator         |Accumulator_141                                                                                                          |   301|
|121   |        u_Block_RAM                        |Block_RAM_188                                                                                                            |   244|
|122   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_189                                                                                       |   244|
|123   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_190                                                                                            |   197|
|124   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_191                                                                            |    43|
|125   |      \GEN_LABEL[31].u_Accumulator         |Accumulator_142                                                                                                          |   312|
|126   |        u_Block_RAM                        |Block_RAM_184                                                                                                            |   255|
|127   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_185                                                                                       |   255|
|128   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_186                                                                                            |   208|
|129   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_187                                                                            |    43|
|130   |      \GEN_LABEL[32].u_Accumulator         |Accumulator_143                                                                                                          |   349|
|131   |        u_Block_RAM                        |Block_RAM_180                                                                                                            |   291|
|132   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_181                                                                                       |   291|
|133   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_182                                                                                            |    68|
|134   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_183                                                                            |   219|
|135   |      \GEN_LABEL[33].u_Accumulator         |Accumulator_144                                                                                                          |   301|
|136   |        u_Block_RAM                        |Block_RAM_176                                                                                                            |   244|
|137   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_177                                                                                       |   244|
|138   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_178                                                                                            |   197|
|139   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_179                                                                            |    43|
|140   |      \GEN_LABEL[3].u_Accumulator          |Accumulator_145                                                                                                          |   350|
|141   |        u_Block_RAM                        |Block_RAM_172                                                                                                            |   293|
|142   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_173                                                                                       |   293|
|143   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_174                                                                                            |   246|
|144   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_175                                                                            |    43|
|145   |      \GEN_LABEL[4].u_Accumulator          |Accumulator_146                                                                                                          |   301|
|146   |        u_Block_RAM                        |Block_RAM_168                                                                                                            |   244|
|147   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_169                                                                                       |   244|
|148   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_170                                                                                            |   197|
|149   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_171                                                                            |    43|
|150   |      \GEN_LABEL[5].u_Accumulator          |Accumulator_147                                                                                                          |   301|
|151   |        u_Block_RAM                        |Block_RAM_164                                                                                                            |   244|
|152   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_165                                                                                       |   244|
|153   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_166                                                                                            |   197|
|154   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_167                                                                            |    43|
|155   |      \GEN_LABEL[6].u_Accumulator          |Accumulator_148                                                                                                          |   301|
|156   |        u_Block_RAM                        |Block_RAM_160                                                                                                            |   244|
|157   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_161                                                                                       |   244|
|158   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_162                                                                                            |   197|
|159   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_163                                                                            |    43|
|160   |      \GEN_LABEL[7].u_Accumulator          |Accumulator_149                                                                                                          |   312|
|161   |        u_Block_RAM                        |Block_RAM_156                                                                                                            |   255|
|162   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_157                                                                                       |   255|
|163   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_158                                                                                            |   208|
|164   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_159                                                                            |    43|
|165   |      \GEN_LABEL[8].u_Accumulator          |Accumulator_150                                                                                                          |   301|
|166   |        u_Block_RAM                        |Block_RAM_152                                                                                                            |   244|
|167   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator_153                                                                                       |   244|
|168   |            u_simple_ram_0                 |SimpleDualPortRAM_generic_154                                                                                            |   197|
|169   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1_155                                                                            |    43|
|170   |      \GEN_LABEL[9].u_Accumulator          |Accumulator_151                                                                                                          |   301|
|171   |        u_Block_RAM                        |Block_RAM                                                                                                                |   244|
|172   |          u_Simple_Dual_Port_RAM_Generator |Simple_Dual_Port_RAM_Generator                                                                                           |   244|
|173   |            u_simple_ram_0                 |SimpleDualPortRAM_generic                                                                                                |   197|
|174   |            u_simple_ram_1                 |SimpleDualPortRAM_generic__parameterized1                                                                                |    43|
|175   |  u_Hybrid_LHT_Kernel                      |Hybrid_LHT_Kernel                                                                                                        | 25967|
|176   |    u_Extract_Active_Votes                 |Extract_Active_Votes                                                                                                     |  2124|
|177   |      u_GetShift                           |GetShift                                                                                                                 |     2|
|178   |    u_Gradient_Kernel_System               |Gradient_Kernel_System                                                                                                   | 20491|
|179   |      u_Get_Index_and_Fix_Limits           |Get_Index_and_Fix_Limits                                                                                                 |  1769|
|180   |        \GEN_LABEL[0].u_GetShift1          |GetShift1                                                                                                                |     1|
|181   |        \GEN_LABEL[10].u_GetShift1         |GetShift1_101                                                                                                            |     1|
|182   |        \GEN_LABEL[12].u_GetShift1         |GetShift1_102                                                                                                            |     1|
|183   |        \GEN_LABEL[14].u_GetShift1         |GetShift1_103                                                                                                            |     1|
|184   |        \GEN_LABEL[16].u_GetShift1         |GetShift1_104                                                                                                            |     1|
|185   |        \GEN_LABEL[18].u_GetShift1         |GetShift1_105                                                                                                            |     1|
|186   |        \GEN_LABEL[20].u_GetShift1         |GetShift1_106                                                                                                            |     1|
|187   |        \GEN_LABEL[21].u_GetShift1         |GetShift1_107                                                                                                            |     1|
|188   |        \GEN_LABEL[22].u_GetShift1         |GetShift1_108                                                                                                            |     1|
|189   |        \GEN_LABEL[23].u_GetShift1         |GetShift1_109                                                                                                            |     1|
|190   |        \GEN_LABEL[24].u_GetShift1         |GetShift1_110                                                                                                            |     1|
|191   |        \GEN_LABEL[26].u_GetShift1         |GetShift1_111                                                                                                            |     1|
|192   |        \GEN_LABEL[28].u_GetShift1         |GetShift1_112                                                                                                            |     1|
|193   |        \GEN_LABEL[2].u_GetShift1          |GetShift1_113                                                                                                            |     1|
|194   |        \GEN_LABEL[30].u_GetShift1         |GetShift1_114                                                                                                            |     1|
|195   |        \GEN_LABEL[32].u_GetShift1         |GetShift1_115                                                                                                            |     1|
|196   |        \GEN_LABEL[4].u_GetShift1          |GetShift1_116                                                                                                            |     1|
|197   |        \GEN_LABEL[6].u_GetShift1          |GetShift1_117                                                                                                            |     1|
|198   |        \GEN_LABEL[8].u_GetShift1          |GetShift1_118                                                                                                            |     1|
|199   |      u_Hough_Kernel                       |Hough_Kernel_block                                                                                                       | 18722|
|200   |        u_Hough_Kernel                     |Hough_Kernel                                                                                                             |  3457|
|201   |          \xcos_out1[9]                    |\xcos_out1[9]_funnel__9                                                                                                  |     8|
|202   |          \xcos_out1[8]                    |\xcos_out1[9]_funnel__10                                                                                                 |     8|
|203   |          \xcos_out1[7]                    |\xcos_out1[9]_funnel__11                                                                                                 |     8|
|204   |          \xcos_out1[6]                    |\xcos_out1[9]_funnel__12                                                                                                 |     8|
|205   |          \xcos_out1[5]                    |\xcos_out1[9]_funnel__13                                                                                                 |     8|
|206   |          \xcos_out1[4]                    |\xcos_out1[9]_funnel__14                                                                                                 |     8|
|207   |          \xcos_out1[3]                    |\xcos_out1[9]_funnel__15                                                                                                 |     8|
|208   |          \xcos_out1[2]                    |\xcos_out1[9]_funnel__16                                                                                                 |     8|
|209   |          \xcos_out1[1]                    |\xcos_out1[9]_funnel__17                                                                                                 |     8|
|210   |          \xcos_out1[33]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel                         |     8|
|211   |          \xcos_out1[0]                    |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__1                      |     8|
|212   |          \xcos_out1[32]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__2                      |     8|
|213   |          \xcos_out1[30]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__3                      |     8|
|214   |          \xcos_out1[28]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__4                      |     8|
|215   |          \xcos_out1[25]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__5                      |     8|
|216   |          \xcos_out1[24]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__6                      |     8|
|217   |          \xcos_out1[10]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__7                      |     8|
|218   |          \xcos_out1[11]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__8                      |     8|
|219   |          \xcos_out1[14]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__9                      |     8|
|220   |          \xcos_out1[17]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[33]_funnel__10                     |     8|
|221   |          \xcos_out1[31]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel                         |     8|
|222   |          \xcos_out1[29]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__1                      |     8|
|223   |          \xcos_out1[27]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__2                      |     8|
|224   |          \xcos_out1[26]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__3                      |     8|
|225   |          \xcos_out1[12]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__4                      |     8|
|226   |          \xcos_out1[13]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__5                      |     8|
|227   |          \xcos_out1[15]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__6                      |     8|
|228   |          \xcos_out1[16]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__7                      |     8|
|229   |          \xcos_out1[18]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__8                      |     8|
|230   |          \xcos_out1[19]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__9                      |     8|
|231   |          \xcos_out1[20]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__10                     |     8|
|232   |          \xcos_out1[21]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__11                     |     8|
|233   |          \xcos_out1[22]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__12                     |     8|
|234   |          \xcos_out1[23]                   |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[31]_funnel__13                     |     8|
|235   |        u_Look_Ahead_Hough                 |Look_Ahead_Hough_block                                                                                                   | 14647|
|236   |          u_Look_Ahead_Hough               |Look_Ahead_Hough                                                                                                         | 14647|
|237   |            multiply_out1                  |\u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/multiply_out1_funnel  |     8|
|238   |            u_MATLAB_Function              |MATLAB_Function                                                                                                          |   237|
|239   |            u_Register_Bank_instance1      |Register_Bank                                                                                                            |    11|
|240   |            u_Register_Bank_instance10     |Register_Bank_0                                                                                                          |    11|
|241   |            u_Register_Bank_instance100    |Register_Bank_1                                                                                                          |    11|
|242   |            u_Register_Bank_instance101    |Register_Bank_2                                                                                                          |    11|
|243   |            u_Register_Bank_instance102    |Register_Bank_3                                                                                                          |    29|
|244   |            u_Register_Bank_instance11     |Register_Bank_4                                                                                                          |    11|
|245   |            u_Register_Bank_instance12     |Register_Bank_5                                                                                                          |    11|
|246   |            u_Register_Bank_instance13     |Register_Bank_6                                                                                                          |    11|
|247   |            u_Register_Bank_instance14     |Register_Bank_7                                                                                                          |    11|
|248   |            u_Register_Bank_instance15     |Register_Bank_8                                                                                                          |    11|
|249   |            u_Register_Bank_instance16     |Register_Bank_9                                                                                                          |    11|
|250   |            u_Register_Bank_instance17     |Register_Bank_10                                                                                                         |    11|
|251   |            u_Register_Bank_instance18     |Register_Bank_11                                                                                                         |    11|
|252   |            u_Register_Bank_instance19     |Register_Bank_12                                                                                                         |    11|
|253   |            u_Register_Bank_instance2      |Register_Bank_13                                                                                                         |    11|
|254   |            u_Register_Bank_instance20     |Register_Bank_14                                                                                                         |    11|
|255   |            u_Register_Bank_instance21     |Register_Bank_15                                                                                                         |    11|
|256   |            u_Register_Bank_instance22     |Register_Bank_16                                                                                                         |    11|
|257   |            u_Register_Bank_instance23     |Register_Bank_17                                                                                                         |    11|
|258   |            u_Register_Bank_instance24     |Register_Bank_18                                                                                                         |    11|
|259   |            u_Register_Bank_instance25     |Register_Bank_19                                                                                                         |    11|
|260   |            u_Register_Bank_instance26     |Register_Bank_20                                                                                                         |    11|
|261   |            u_Register_Bank_instance27     |Register_Bank_21                                                                                                         |    11|
|262   |            u_Register_Bank_instance28     |Register_Bank_22                                                                                                         |    11|
|263   |            u_Register_Bank_instance29     |Register_Bank_23                                                                                                         |    11|
|264   |            u_Register_Bank_instance3      |Register_Bank_24                                                                                                         |    11|
|265   |            u_Register_Bank_instance30     |Register_Bank_25                                                                                                         |    11|
|266   |            u_Register_Bank_instance31     |Register_Bank_26                                                                                                         |    11|
|267   |            u_Register_Bank_instance32     |Register_Bank_27                                                                                                         |    11|
|268   |            u_Register_Bank_instance33     |Register_Bank_28                                                                                                         |    11|
|269   |            u_Register_Bank_instance34     |Register_Bank_29                                                                                                         |    11|
|270   |            u_Register_Bank_instance35     |Register_Bank_30                                                                                                         |    11|
|271   |            u_Register_Bank_instance36     |Register_Bank_31                                                                                                         |    11|
|272   |            u_Register_Bank_instance37     |Register_Bank_32                                                                                                         |    11|
|273   |            u_Register_Bank_instance38     |Register_Bank_33                                                                                                         |    11|
|274   |            u_Register_Bank_instance39     |Register_Bank_34                                                                                                         |    11|
|275   |            u_Register_Bank_instance4      |Register_Bank_35                                                                                                         |    11|
|276   |            u_Register_Bank_instance40     |Register_Bank_36                                                                                                         |    11|
|277   |            u_Register_Bank_instance41     |Register_Bank_37                                                                                                         |    11|
|278   |            u_Register_Bank_instance42     |Register_Bank_38                                                                                                         |    11|
|279   |            u_Register_Bank_instance43     |Register_Bank_39                                                                                                         |    11|
|280   |            u_Register_Bank_instance44     |Register_Bank_40                                                                                                         |    11|
|281   |            u_Register_Bank_instance45     |Register_Bank_41                                                                                                         |    11|
|282   |            u_Register_Bank_instance46     |Register_Bank_42                                                                                                         |    11|
|283   |            u_Register_Bank_instance47     |Register_Bank_43                                                                                                         |    11|
|284   |            u_Register_Bank_instance48     |Register_Bank_44                                                                                                         |    11|
|285   |            u_Register_Bank_instance49     |Register_Bank_45                                                                                                         |    11|
|286   |            u_Register_Bank_instance5      |Register_Bank_46                                                                                                         |    11|
|287   |            u_Register_Bank_instance50     |Register_Bank_47                                                                                                         |    11|
|288   |            u_Register_Bank_instance51     |Register_Bank_48                                                                                                         |    11|
|289   |            u_Register_Bank_instance52     |Register_Bank_49                                                                                                         |    11|
|290   |            u_Register_Bank_instance53     |Register_Bank_50                                                                                                         |    11|
|291   |            u_Register_Bank_instance54     |Register_Bank_51                                                                                                         |    11|
|292   |            u_Register_Bank_instance55     |Register_Bank_52                                                                                                         |    11|
|293   |            u_Register_Bank_instance56     |Register_Bank_53                                                                                                         |    11|
|294   |            u_Register_Bank_instance57     |Register_Bank_54                                                                                                         |    11|
|295   |            u_Register_Bank_instance58     |Register_Bank_55                                                                                                         |    11|
|296   |            u_Register_Bank_instance59     |Register_Bank_56                                                                                                         |    11|
|297   |            u_Register_Bank_instance6      |Register_Bank_57                                                                                                         |    11|
|298   |            u_Register_Bank_instance60     |Register_Bank_58                                                                                                         |    11|
|299   |            u_Register_Bank_instance61     |Register_Bank_59                                                                                                         |    11|
|300   |            u_Register_Bank_instance62     |Register_Bank_60                                                                                                         |    11|
|301   |            u_Register_Bank_instance63     |Register_Bank_61                                                                                                         |    11|
|302   |            u_Register_Bank_instance64     |Register_Bank_62                                                                                                         |    11|
|303   |            u_Register_Bank_instance65     |Register_Bank_63                                                                                                         |    11|
|304   |            u_Register_Bank_instance66     |Register_Bank_64                                                                                                         |    11|
|305   |            u_Register_Bank_instance67     |Register_Bank_65                                                                                                         |    11|
|306   |            u_Register_Bank_instance68     |Register_Bank_66                                                                                                         |    11|
|307   |            u_Register_Bank_instance69     |Register_Bank_67                                                                                                         |    11|
|308   |            u_Register_Bank_instance7      |Register_Bank_68                                                                                                         |    11|
|309   |            u_Register_Bank_instance70     |Register_Bank_69                                                                                                         |    11|
|310   |            u_Register_Bank_instance71     |Register_Bank_70                                                                                                         |    11|
|311   |            u_Register_Bank_instance72     |Register_Bank_71                                                                                                         |    11|
|312   |            u_Register_Bank_instance73     |Register_Bank_72                                                                                                         |    11|
|313   |            u_Register_Bank_instance74     |Register_Bank_73                                                                                                         |    11|
|314   |            u_Register_Bank_instance75     |Register_Bank_74                                                                                                         |    11|
|315   |            u_Register_Bank_instance76     |Register_Bank_75                                                                                                         |    11|
|316   |            u_Register_Bank_instance77     |Register_Bank_76                                                                                                         |    11|
|317   |            u_Register_Bank_instance78     |Register_Bank_77                                                                                                         |    11|
|318   |            u_Register_Bank_instance79     |Register_Bank_78                                                                                                         |    11|
|319   |            u_Register_Bank_instance8      |Register_Bank_79                                                                                                         |    11|
|320   |            u_Register_Bank_instance80     |Register_Bank_80                                                                                                         |    11|
|321   |            u_Register_Bank_instance81     |Register_Bank_81                                                                                                         |    11|
|322   |            u_Register_Bank_instance82     |Register_Bank_82                                                                                                         |    11|
|323   |            u_Register_Bank_instance83     |Register_Bank_83                                                                                                         |    11|
|324   |            u_Register_Bank_instance84     |Register_Bank_84                                                                                                         |    11|
|325   |            u_Register_Bank_instance85     |Register_Bank_85                                                                                                         |    11|
|326   |            u_Register_Bank_instance86     |Register_Bank_86                                                                                                         |    11|
|327   |            u_Register_Bank_instance87     |Register_Bank_87                                                                                                         |    11|
|328   |            u_Register_Bank_instance88     |Register_Bank_88                                                                                                         |    11|
|329   |            u_Register_Bank_instance89     |Register_Bank_89                                                                                                         |    11|
|330   |            u_Register_Bank_instance9      |Register_Bank_90                                                                                                         |    11|
|331   |            u_Register_Bank_instance90     |Register_Bank_91                                                                                                         |    11|
|332   |            u_Register_Bank_instance91     |Register_Bank_92                                                                                                         |    11|
|333   |            u_Register_Bank_instance92     |Register_Bank_93                                                                                                         |    11|
|334   |            u_Register_Bank_instance93     |Register_Bank_94                                                                                                         |    11|
|335   |            u_Register_Bank_instance94     |Register_Bank_95                                                                                                         |    11|
|336   |            u_Register_Bank_instance95     |Register_Bank_96                                                                                                         |    11|
|337   |            u_Register_Bank_instance96     |Register_Bank_97                                                                                                         |    11|
|338   |            u_Register_Bank_instance97     |Register_Bank_98                                                                                                         |    11|
|339   |            u_Register_Bank_instance98     |Register_Bank_99                                                                                                         |    11|
|340   |            u_Register_Bank_instance99     |Register_Bank_100                                                                                                        |    11|
+------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:45 ; elapsed = 00:04:54 . Memory (MB): peak = 2774.449 ; gain = 1414.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:15 ; elapsed = 00:04:40 . Memory (MB): peak = 2774.449 ; gain = 1235.742
Synthesis Optimization Complete : Time (s): cpu = 00:04:46 ; elapsed = 00:04:55 . Memory (MB): peak = 2774.449 ; gain = 1414.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4968 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2805.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
618 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:04 ; elapsed = 00:05:15 . Memory (MB): peak = 2805.980 ; gain = 2509.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2805.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/vivado_prj/Hybrid_LHT_vivado.runs/synth_1/Hybrid_LHT.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Hybrid_LHT_utilization_synth.rpt -pb Hybrid_LHT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 10:25:59 2020...
[Thu Mar  5 10:26:05 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:05:32 . Memory (MB): peak = 296.695 ; gain = 0.000
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2019.1 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 4968 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/clock_constraint.xdc]
Finished Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768_Lu/hdlsrc/hybrid_lht/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1409.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 35 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1409.203 ; gain = 1112.508
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3935.730 ; gain = 2526.527
### PostMapTiming Complete.
### Close Xilinx Vivado 2019.1 project.
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 10:27:12 2020...

Elapsed time is 407.0533 seconds.
