Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 12:23:30 2025
| Host         : DESKTOP-227SA2M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           4           
LUTAR-1    Warning           LUT drives async reset alert                        1           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-16  Warning           Large setup violation                               9           
TIMING-18  Warning           Missing input or output delay                       19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.115     -151.146                      9                 1560        0.105        0.000                      0                 1560        3.000        0.000                       0                   898  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         7.100        0.000                      0                  211        0.200        0.000                      0                  211        4.500        0.000                       0                   108  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.820        0.000                      0                 1324        0.105        0.000                      0                 1324       19.020        0.000                       0                   776  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk                     -17.115     -151.146                      9                    9        0.193        0.000                      0                    9  
clk                 clk_out1_clk_wiz_0        0.778        0.000                      0                   76        0.579        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk                 
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.718ns (31.276%)  route 1.578ns (68.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.652     7.369    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440    14.770    button_sync[1]/clk
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[0]/C
                         clock pessimism              0.259    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.524    14.469    button_sync[1]/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.718ns (31.276%)  route 1.578ns (68.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.652     7.369    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440    14.770    button_sync[1]/clk
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[1]/C
                         clock pessimism              0.259    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.524    14.469    button_sync[1]/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.718ns (31.276%)  route 1.578ns (68.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.652     7.369    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440    14.770    button_sync[1]/clk
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[2]/C
                         clock pessimism              0.259    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.524    14.469    button_sync[1]/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.718ns (31.276%)  route 1.578ns (68.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.652     7.369    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440    14.770    button_sync[1]/clk
    SLICE_X46Y32         FDRE                                         r  button_sync[1]/counter_reg[3]/C
                         clock pessimism              0.259    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.524    14.469    button_sync[1]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.718ns (30.048%)  route 1.672ns (69.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.071    button_sync[0]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.865     6.356    button_sync[0]/ff1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.299     6.655 r  button_sync[0]/counter[0]_i_1__2/O
                         net (fo=16, routed)          0.806     7.461    button_sync[0]/counter[0]_i_1__2_n_0
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.776    button_sync[0]/clk
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[12]/C
                         clock pessimism              0.259    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.570    button_sync[0]/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.718ns (30.048%)  route 1.672ns (69.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.071    button_sync[0]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.865     6.356    button_sync[0]/ff1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.299     6.655 r  button_sync[0]/counter[0]_i_1__2/O
                         net (fo=16, routed)          0.806     7.461    button_sync[0]/counter[0]_i_1__2_n_0
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.776    button_sync[0]/clk
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[13]/C
                         clock pessimism              0.259    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.570    button_sync[0]/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.718ns (30.048%)  route 1.672ns (69.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.071    button_sync[0]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.865     6.356    button_sync[0]/ff1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.299     6.655 r  button_sync[0]/counter[0]_i_1__2/O
                         net (fo=16, routed)          0.806     7.461    button_sync[0]/counter[0]_i_1__2_n_0
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.776    button_sync[0]/clk
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[14]/C
                         clock pessimism              0.259    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.570    button_sync[0]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.718ns (30.048%)  route 1.672ns (69.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563     5.071    button_sync[0]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.865     6.356    button_sync[0]/ff1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.299     6.655 r  button_sync[0]/counter[0]_i_1__2/O
                         net (fo=16, routed)          0.806     7.461    button_sync[0]/counter[0]_i_1__2_n_0
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.776    button_sync[0]/clk
    SLICE_X49Y36         FDRE                                         r  button_sync[0]/counter_reg[15]/C
                         clock pessimism              0.259    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.429    14.570    button_sync[0]/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.718ns (31.681%)  route 1.548ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.623     7.340    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y35         FDRE                                         r  button_sync[1]/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443    14.773    button_sync[1]/clk
    SLICE_X46Y35         FDRE                                         r  button_sync[1]/counter_reg[12]/C
                         clock pessimism              0.259    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.472    button_sync[1]/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.718ns (31.681%)  route 1.548ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.565     5.073    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.926     6.418    button_sync[1]/ff1
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.299     6.717 r  button_sync[1]/counter[0]_i_1__1/O
                         net (fo=16, routed)          0.623     7.340    button_sync[1]/counter[0]_i_1__1_n_0
    SLICE_X46Y35         FDRE                                         r  button_sync[1]/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443    14.773    button_sync[1]/clk
    SLICE_X46Y35         FDRE                                         r  button_sync[1]/counter_reg[13]/C
                         clock pessimism              0.259    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.472    button_sync[1]/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.429    button_sync[0]/clk
    SLICE_X50Y33         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.148     1.577 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.651    button_sync[0]/ff2
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.098     1.749 r  button_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.749    button_sync[0]/q_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.943    button_sync[0]/clk
    SLICE_X50Y33         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.429    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.120     1.549    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.428    button_sync[1]/clk
    SLICE_X47Y35         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.128     1.556 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.625    button_sync[1]/ff2
    SLICE_X47Y35         LUT4 (Prop_lut4_I2_O)        0.099     1.724 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.724    button_sync[1]/q_i_1__0_n_0
    SLICE_X47Y35         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.942    button_sync[1]/clk
    SLICE_X47Y35         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.428    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.091     1.519    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.429    button_sync[2]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  button_sync[2]/q_reg/Q
                         net (fo=3, routed)           0.120     1.690    button_sync[2]/butt_s[0]
    SLICE_X53Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.735 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.735    button_sync[2]/q_i_1__1_n_0
    SLICE_X53Y33         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.943    button_sync[2]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.429    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.091     1.520    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 button_sync[3]/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.117%)  route 0.140ns (42.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.430    button_sync[3]/clk
    SLICE_X48Y34         FDRE                                         r  button_sync[3]/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  button_sync[3]/counter_reg[15]/Q
                         net (fo=3, routed)           0.140     1.711    button_sync[3]/p_1_in
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  button_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.756    button_sync[3]/q_i_1__2_n_0
    SLICE_X48Y35         FDRE                                         r  button_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.944    button_sync[3]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[3]/q_reg/C
                         clock pessimism             -0.499     1.445    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.091     1.536    button_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync[10]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[10]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.426    sw_sync[10]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[10]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  sw_sync[10]/ff_reg/Q
                         net (fo=1, routed)           0.170     1.738    sw_sync[10]/ff
    SLICE_X41Y33         FDRE                                         r  sw_sync[10]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.939    sw_sync[10]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[10]/q_reg/C
                         clock pessimism             -0.513     1.426    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.066     1.492    sw_sync[10]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.430    button_sync[0]/clk
    SLICE_X49Y34         FDRE                                         r  button_sync[0]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  button_sync[0]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.679    button_sync[0]/counter_reg_n_0_[7]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  button_sync[0]/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.787    button_sync[0]/counter_reg[4]_i_1__2_n_4
    SLICE_X49Y34         FDRE                                         r  button_sync[0]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.943    button_sync[0]/clk
    SLICE_X49Y34         FDRE                                         r  button_sync[0]/counter_reg[7]/C
                         clock pessimism             -0.513     1.430    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.105     1.535    button_sync[0]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.429    button_sync[0]/clk
    SLICE_X49Y33         FDRE                                         r  button_sync[0]/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  button_sync[0]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.678    button_sync[0]/counter_reg_n_0_[3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  button_sync[0]/counter_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     1.786    button_sync[0]/counter_reg[0]_i_3__2_n_4
    SLICE_X49Y33         FDRE                                         r  button_sync[0]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.942    button_sync[0]/clk
    SLICE_X49Y33         FDRE                                         r  button_sync[0]/counter_reg[3]/C
                         clock pessimism             -0.513     1.429    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.105     1.534    button_sync[0]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.430    button_sync[0]/clk
    SLICE_X49Y35         FDRE                                         r  button_sync[0]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  button_sync[0]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.679    button_sync[0]/counter_reg_n_0_[11]
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  button_sync[0]/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.787    button_sync[0]/counter_reg[8]_i_1__2_n_4
    SLICE_X49Y35         FDRE                                         r  button_sync[0]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.944    button_sync[0]/clk
    SLICE_X49Y35         FDRE                                         r  button_sync[0]/counter_reg[11]/C
                         clock pessimism             -0.514     1.430    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.105     1.535    button_sync[0]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.428    button_sync[1]/clk
    SLICE_X46Y34         FDRE                                         r  button_sync[1]/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  button_sync[1]/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.707    button_sync[1]/counter_reg_n_0_[10]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  button_sync[1]/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.817    button_sync[1]/counter_reg[8]_i_1__1_n_5
    SLICE_X46Y34         FDRE                                         r  button_sync[1]/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.941    button_sync[1]/clk
    SLICE_X46Y34         FDRE                                         r  button_sync[1]/counter_reg[10]/C
                         clock pessimism             -0.513     1.428    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.134     1.562    button_sync[1]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.427    button_sync[1]/clk
    SLICE_X46Y33         FDRE                                         r  button_sync[1]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  button_sync[1]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.706    button_sync[1]/counter_reg_n_0_[6]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  button_sync[1]/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.816    button_sync[1]/counter_reg[4]_i_1__1_n_5
    SLICE_X46Y33         FDRE                                         r  button_sync[1]/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.940    button_sync[1]/clk
    SLICE_X46Y33         FDRE                                         r  button_sync[1]/counter_reg[6]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.134     1.561    button_sync[1]/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y35   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   button_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   button_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   button_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   button_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   button_sync[0]/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.820ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.999ns  (logic 4.651ns (16.612%)  route 23.348ns (83.388%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.057    27.727    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.152    27.879 r  poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_7__0/O
                         net (fo=2, routed)           0.573    28.452    poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_7__0_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I3_O)        0.326    28.778 f  poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_3__0/O
                         net (fo=1, routed)           0.667    29.445    poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_3__0_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.124    29.569 r  poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_1__0/O
                         net (fo=1, routed)           0.000    29.569    poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_1__0_n_0
    SLICE_X43Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.444    41.444    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X43Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[4]/C
                         clock pessimism              0.008    41.452    
                         clock uncertainty           -0.095    41.358    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.031    41.389    poker_game/round_fsm/comparator/eval2/hand_rank_reg[4]
  -------------------------------------------------------------------
                         required time                         41.389    
                         arrival time                         -29.569    
  -------------------------------------------------------------------
                         slack                                 11.820    

Slack (MET) :             11.908ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.958ns  (logic 4.651ns (16.636%)  route 23.307ns (83.364%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.054    27.724    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y9          LUT4 (Prop_lut4_I0_O)        0.152    27.876 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0/O
                         net (fo=4, routed)           0.454    28.329    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I1_O)        0.326    28.655 r  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_4__0/O
                         net (fo=1, routed)           0.749    29.404    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_4__0_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    29.528 r  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_1__0/O
                         net (fo=1, routed)           0.000    29.528    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_1__0_n_0
    SLICE_X42Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X42Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[10]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.077    41.436    poker_game/round_fsm/comparator/eval2/hand_rank_reg[10]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -29.528    
  -------------------------------------------------------------------
                         slack                                 11.908    

Slack (MET) :             11.940ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.878ns  (logic 4.651ns (16.683%)  route 23.227ns (83.317%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.057    27.727    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.152    27.879 r  poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_7__0/O
                         net (fo=2, routed)           0.614    28.493    poker_game/round_fsm/comparator/eval2/hand_rank[4]_i_7__0_n_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.326    28.819 f  poker_game/round_fsm/comparator/eval2/hand_rank[0]_i_2__0/O
                         net (fo=1, routed)           0.505    29.324    poker_game/round_fsm/comparator/eval2/hand_rank[0]_i_2__0_n_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124    29.448 r  poker_game/round_fsm/comparator/eval2/hand_rank[0]_i_1__0/O
                         net (fo=1, routed)           0.000    29.448    poker_game/round_fsm/comparator/eval2/hand_rank[0]_i_1__0_n_0
    SLICE_X44Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X44Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[0]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.029    41.388    poker_game/round_fsm/comparator/eval2/hand_rank_reg[0]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -29.448    
  -------------------------------------------------------------------
                         slack                                 11.940    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.718ns  (logic 4.651ns (16.779%)  route 23.067ns (83.220%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 r  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.054    27.724    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y9          LUT4 (Prop_lut4_I0_O)        0.152    27.876 r  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0/O
                         net (fo=4, routed)           0.529    28.404    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.326    28.730 r  poker_game/round_fsm/comparator/eval2/hand_rank[8]_i_3__0/O
                         net (fo=1, routed)           0.434    29.165    poker_game/round_fsm/comparator/eval2/hand_rank[8]_i_3__0_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I1_O)        0.124    29.289 r  poker_game/round_fsm/comparator/eval2/hand_rank[8]_i_1__0/O
                         net (fo=1, routed)           0.000    29.289    poker_game/round_fsm/comparator/eval2/hand_rank[8]_i_1__0_n_0
    SLICE_X42Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X42Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[8]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.079    41.438    poker_game/round_fsm/comparator/eval2/hand_rank_reg[8]
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                         -29.289    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.655ns  (logic 4.651ns (16.818%)  route 23.004ns (83.182%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.054    27.724    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y9          LUT4 (Prop_lut4_I0_O)        0.152    27.876 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0/O
                         net (fo=4, routed)           0.465    28.340    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.326    28.666 r  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_3__0/O
                         net (fo=1, routed)           0.435    29.101    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_3__0_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    29.225 r  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_1__0/O
                         net (fo=1, routed)           0.000    29.225    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_1__0_n_0
    SLICE_X43Y9          FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X43Y9          FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[11]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.029    41.388    poker_game/round_fsm/comparator/eval2/hand_rank_reg[11]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -29.225    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.258ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.561ns  (logic 4.421ns (16.041%)  route 23.140ns (83.959%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 r  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.833    26.553    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    26.677 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0/O
                         net (fo=1, routed)           0.809    27.485    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.124    27.609 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0/O
                         net (fo=3, routed)           0.824    28.433    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I2_O)        0.124    28.557 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_2__0/O
                         net (fo=1, routed)           0.451    29.008    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_2__0_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_1__0/O
                         net (fo=1, routed)           0.000    29.132    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_1__0_n_0
    SLICE_X41Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X41Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[7]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    41.390    poker_game/round_fsm/comparator/eval2/hand_rank_reg[7]
  -------------------------------------------------------------------
                         required time                         41.390    
                         arrival time                         -29.132    
  -------------------------------------------------------------------
                         slack                                 12.258    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.555ns  (logic 4.421ns (16.045%)  route 23.134ns (83.955%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 r  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.833    26.553    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    26.677 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0/O
                         net (fo=1, routed)           0.809    27.485    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.124    27.609 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0/O
                         net (fo=3, routed)           0.679    28.288    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.124    28.412 f  poker_game/round_fsm/comparator/eval2/hand_rank[5]_i_2__0/O
                         net (fo=1, routed)           0.589    29.001    poker_game/round_fsm/comparator/eval2/hand_rank[5]_i_2__0_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    29.125 r  poker_game/round_fsm/comparator/eval2/hand_rank[5]_i_1__0/O
                         net (fo=1, routed)           0.000    29.125    poker_game/round_fsm/comparator/eval2/hand_rank[5]_i_1__0_n_0
    SLICE_X40Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.445    41.445    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X40Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[5]/C
                         clock pessimism              0.008    41.453    
                         clock uncertainty           -0.095    41.359    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    41.388    poker_game/round_fsm/comparator/eval2/hand_rank_reg[5]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -29.125    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.363ns  (logic 4.651ns (16.998%)  route 22.712ns (83.002%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 f  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.826    26.545    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0/O
                         net (fo=5, routed)           1.054    27.724    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_21__0_n_0
    SLICE_X47Y9          LUT4 (Prop_lut4_I0_O)        0.152    27.876 f  poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0/O
                         net (fo=4, routed)           0.322    28.198    poker_game/round_fsm/comparator/eval2/hand_rank[11]_i_10__0_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.326    28.524 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_3__0/O
                         net (fo=1, routed)           0.285    28.809    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_3__0_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I1_O)        0.124    28.933 r  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_1__0/O
                         net (fo=1, routed)           0.000    28.933    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_1__0_n_0
    SLICE_X45Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.446    41.446    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X45Y10         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[9]/C
                         clock pessimism              0.008    41.454    
                         clock uncertainty           -0.095    41.360    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.031    41.391    poker_game/round_fsm/comparator/eval2/hand_rank_reg[9]
  -------------------------------------------------------------------
                         required time                         41.391    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.602ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/comparator/comb_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval2/hand_rank_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.264ns  (logic 4.421ns (16.215%)  route 22.843ns (83.785%))
  Logic Levels:           24  (LUT3=1 LUT4=4 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.570     1.570    poker_game/round_fsm/comparator/clk_out1
    SLICE_X10Y2          FDCE                                         r  poker_game/round_fsm/comparator/comb_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  poker_game/round_fsm/comparator/comb_reg[1][1]/Q
                         net (fo=25, routed)          2.463     4.552    poker_game/round_fsm/comparator/eval2/comb_reg[1]_1[1]
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0/O
                         net (fo=1, routed)           0.670     5.346    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_171__0_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0/O
                         net (fo=12, routed)          1.315     6.785    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_149__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I3_O)        0.153     6.938 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172/O
                         net (fo=1, routed)           0.692     7.630    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_172_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.331     7.961 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150/O
                         net (fo=1, routed)           0.845     8.806    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_150_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0/O
                         net (fo=29, routed)          0.700     9.631    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_117__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.150     9.781 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0/O
                         net (fo=4, routed)           1.137    10.918    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_97__0_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.244 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0/O
                         net (fo=9, routed)           1.043    12.287    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_122__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.411 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0/O
                         net (fo=1, routed)           0.846    13.257    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_48__0_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.381 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0/O
                         net (fo=1, routed)           0.492    13.873    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_36__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0/O
                         net (fo=19, routed)          0.846    14.843    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_19__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.967 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85/O
                         net (fo=2, routed)           0.819    15.786    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_85_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87/O
                         net (fo=1, routed)           0.802    16.712    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_87_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.836 r  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0/O
                         net (fo=20, routed)          0.833    17.669    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_46__0_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.793 f  poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0/O
                         net (fo=25, routed)          1.031    18.825    poker_game/round_fsm/comparator/eval2/hand_rank[12]_i_8__0_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.949 f  poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0/O
                         net (fo=27, routed)          2.059    21.007    poker_game/round_fsm/comparator/eval2/hand_type[3]_i_16__0_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.154    21.161 r  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0/O
                         net (fo=2, routed)           0.843    22.004    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_34__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.327    22.331 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0/O
                         net (fo=12, routed)          1.101    23.432    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_22__0_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.152    23.584 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0/O
                         net (fo=2, routed)           0.633    24.217    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_15__0_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.543 r  poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0/O
                         net (fo=8, routed)           1.053    25.595    poker_game/round_fsm/comparator/eval2/hand_rank[10]_i_36__0_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.719 f  poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0/O
                         net (fo=4, routed)           0.833    26.553    poker_game/round_fsm/comparator/eval2/hand_rank[9]_i_12__0_n_0
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.124    26.677 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0/O
                         net (fo=1, routed)           0.809    27.485    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_16__0_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.124    27.609 f  poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0/O
                         net (fo=3, routed)           0.508    28.118    poker_game/round_fsm/comparator/eval2/hand_rank[7]_i_8__0_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I3_O)        0.124    28.242 f  poker_game/round_fsm/comparator/eval2/hand_rank[6]_i_2__0/O
                         net (fo=1, routed)           0.469    28.711    poker_game/round_fsm/comparator/eval2/hand_rank[6]_i_2__0_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124    28.835 r  poker_game/round_fsm/comparator/eval2/hand_rank[6]_i_1__0/O
                         net (fo=1, routed)           0.000    28.835    poker_game/round_fsm/comparator/eval2/hand_rank[6]_i_1__0_n_0
    SLICE_X42Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.444    41.444    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X42Y11         FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_rank_reg[6]/C
                         clock pessimism              0.008    41.452    
                         clock uncertainty           -0.095    41.358    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.079    41.437    poker_game/round_fsm/comparator/eval2/hand_rank_reg[6]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -28.835    
  -------------------------------------------------------------------
                         slack                                 12.602    

Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 poker_game/round_fsm/flop_cards_reg[1][rank][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/eval1/hand_rank_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.101ns  (logic 4.094ns (15.107%)  route 23.007ns (84.893%))
  Logic Levels:           24  (LUT3=1 LUT4=2 LUT5=2 LUT6=19)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.561     1.561    poker_game/round_fsm/clk_out1
    SLICE_X31Y12         FDRE                                         r  poker_game/round_fsm/flop_cards_reg[1][rank][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  poker_game/round_fsm/flop_cards_reg[1][rank][2]/Q
                         net (fo=21, routed)          1.835     3.852    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_155__0_0[2]
    SLICE_X28Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.976 f  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_176/O
                         net (fo=1, routed)           0.650     4.626    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_176_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_153/O
                         net (fo=13, routed)          1.199     5.948    poker_game/round_fsm/comparator/eval1/all1[2]
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.152     6.100 r  poker_game/round_fsm/comparator/eval1/hand_rank[6]_i_44/O
                         net (fo=5, routed)           0.834     6.935    poker_game/round_fsm/comparator/eval1/hand_rank[6]_i_44_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.326     7.261 f  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_160/O
                         net (fo=1, routed)           1.101     8.362    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_160_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.486 f  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_127/O
                         net (fo=29, routed)          0.746     9.232    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_127_n_0
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.118     9.350 r  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_107__0/O
                         net (fo=4, routed)           0.973    10.322    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_107__0_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.326    10.648 r  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_132/O
                         net (fo=9, routed)           0.545    11.194    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_132_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.318 r  poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_43/O
                         net (fo=1, routed)           0.941    12.259    poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_43_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_35/O
                         net (fo=1, routed)           0.875    13.258    poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_35_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124    13.382 f  poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_19/O
                         net (fo=19, routed)          0.513    13.895    poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_19_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    14.019 f  poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_23/O
                         net (fo=2, routed)           0.823    14.841    poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_23_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    14.965 r  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_97/O
                         net (fo=1, routed)           0.794    15.760    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_97_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.124    15.884 f  poker_game/round_fsm/comparator/eval1/hand_type[3]_i_46/O
                         net (fo=20, routed)          1.037    16.921    poker_game/round_fsm/comparator/eval1/hand_type[3]_i_46_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    17.045 r  poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_6/O
                         net (fo=26, routed)          0.619    17.664    poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_6_n_0
    SLICE_X37Y0          LUT6 (Prop_lut6_I1_O)        0.124    17.788 r  poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_2/O
                         net (fo=32, routed)          1.637    19.424    poker_game/round_fsm/comparator/eval1/hand_rank[12]_i_2_n_0
    SLICE_X46Y2          LUT5 (Prop_lut5_I1_O)        0.153    19.577 r  poker_game/round_fsm/comparator/eval1/hand_rank[3]_i_3/O
                         net (fo=15, routed)          1.214    20.791    poker_game/round_fsm/comparator/eval1/hand_rank[3]_i_3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.331    21.122 r  poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_24/O
                         net (fo=4, routed)           0.842    21.964    poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_24_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.124    22.088 r  poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_29/O
                         net (fo=5, routed)           1.251    23.339    poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_29_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I0_O)        0.124    23.463 f  poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_22/O
                         net (fo=10, routed)          1.152    24.616    poker_game/round_fsm/comparator/eval1/hand_rank[10]_i_22_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.740 r  poker_game/round_fsm/comparator/eval1/hand_rank[9]_i_12/O
                         net (fo=4, routed)           0.811    25.551    poker_game/round_fsm/comparator/eval1/hand_rank[9]_i_12_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.124    25.675 r  poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_21/O
                         net (fo=5, routed)           0.747    26.422    poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_21_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.546 r  poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_9/O
                         net (fo=4, routed)           0.924    27.470    poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_9_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124    27.594 r  poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_3/O
                         net (fo=1, routed)           0.944    28.538    poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_3_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.124    28.662 r  poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_1/O
                         net (fo=1, routed)           0.000    28.662    poker_game/round_fsm/comparator/eval1/hand_rank[11]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  poker_game/round_fsm/comparator/eval1/hand_rank_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.447    41.447    poker_game/round_fsm/comparator/eval1/clk_out1
    SLICE_X42Y5          FDRE                                         r  poker_game/round_fsm/comparator/eval1/hand_rank_reg[11]/C
                         clock pessimism              0.008    41.455    
                         clock uncertainty           -0.095    41.361    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)        0.077    41.438    poker_game/round_fsm/comparator/eval1/hand_rank_reg[11]
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                 12.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/deck/top_card_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/deck/top_card_idx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.312%)  route 0.275ns (59.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.561     0.561    poker_game/round_fsm/deck/clk_out1
    SLICE_X35Y41         FDRE                                         r  poker_game/round_fsm/deck/top_card_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  poker_game/round_fsm/deck/top_card_idx_reg[3]/Q
                         net (fo=53, routed)          0.275     0.977    poker_game/round_fsm/deck/top_card_idx_reg_n_0_[3]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.022 r  poker_game/round_fsm/deck/top_card_idx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.022    poker_game/round_fsm/deck/top_card_idx[4]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  poker_game/round_fsm/deck/top_card_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.830     0.830    poker_game/round_fsm/deck/clk_out1
    SLICE_X36Y39         FDRE                                         r  poker_game/round_fsm/deck/top_card_idx_reg[4]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092     0.917    poker_game/round_fsm/deck/top_card_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/bb_invested_chips_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/sb_invested_chips_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.978%)  route 0.304ns (62.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.552     0.552    poker_game/round_fsm/clk_out1
    SLICE_X35Y28         FDRE                                         r  poker_game/round_fsm/bb_invested_chips_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  poker_game/round_fsm/bb_invested_chips_reg[4]/Q
                         net (fo=17, routed)          0.304     0.996    poker_game/round_fsm/bb_invested_chips_reg_n_0_[4]
    SLICE_X37Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.041 r  poker_game/round_fsm/sb_invested_chips[4]_i_1/O
                         net (fo=1, routed)           0.000     1.041    poker_game/round_fsm/sb_invested_chips0_in[4]
    SLICE_X37Y30         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.822     0.822    poker_game/round_fsm/clk_out1
    SLICE_X37Y30         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[4]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.092     0.909    poker_game/round_fsm/sb_invested_chips_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/vs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.557     0.557    vga/clk_out1
    SLICE_X10Y29         FDCE                                         r  vga/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  vga/vs_reg/Q
                         net (fo=1, routed)           0.117     0.837    vga_to_hdmi/inst/srldly_0/data_i[2]
    SLICE_X8Y29          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.825     0.825    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y29          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X8Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.700    vga_to_hdmi/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.590     0.590    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y33          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     0.818    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.045     0.863 r  vga_to_hdmi/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.863    vga_to_hdmi/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X2Y33          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.859     0.859    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y33          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.120     0.723    vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.588     0.588    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y31          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.089     0.817    vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.862 r  vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.862    vga_to_hdmi/inst/encg/q_m_6
    SLICE_X2Y31          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.857     0.857    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y31          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121     0.722    vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/sb_invested_chips_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/bb_invested_chips_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.726%)  route 0.089ns (32.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.553     0.553    poker_game/round_fsm/clk_out1
    SLICE_X35Y29         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  poker_game/round_fsm/sb_invested_chips_reg[6]/Q
                         net (fo=18, routed)          0.089     0.782    poker_game/round_fsm/sb_invested_chips[6]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.827 r  poker_game/round_fsm/bb_invested_chips[6]_i_1/O
                         net (fo=1, routed)           0.000     0.827    poker_game/round_fsm/bb_invested_chips0_in[6]
    SLICE_X34Y29         FDRE                                         r  poker_game/round_fsm/bb_invested_chips_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.820     0.820    poker_game/round_fsm/clk_out1
    SLICE_X34Y29         FDRE                                         r  poker_game/round_fsm/bb_invested_chips_reg[6]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121     0.687    poker_game/round_fsm/bb_invested_chips_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/bb_invested_chips_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/sb_invested_chips_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.086%)  route 0.316ns (62.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.552     0.552    poker_game/round_fsm/clk_out1
    SLICE_X35Y28         FDRE                                         r  poker_game/round_fsm/bb_invested_chips_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  poker_game/round_fsm/bb_invested_chips_reg[2]/Q
                         net (fo=18, routed)          0.316     1.008    poker_game/round_fsm/bb_invested_chips_reg_n_0_[2]
    SLICE_X37Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  poker_game/round_fsm/sb_invested_chips[2]_i_1/O
                         net (fo=1, routed)           0.000     1.053    poker_game/round_fsm/sb_invested_chips0_in[2]
    SLICE_X37Y30         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.822     0.822    poker_game/round_fsm/clk_out1
    SLICE_X37Y30         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091     0.908    poker_game/round_fsm/sb_invested_chips_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/comparator/eval2/hand_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/best_ht2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.562     0.562    poker_game/round_fsm/comparator/eval2/clk_out1
    SLICE_X39Y8          FDRE                                         r  poker_game/round_fsm/comparator/eval2/hand_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  poker_game/round_fsm/comparator/eval2/hand_type_reg[3]/Q
                         net (fo=3, routed)           0.109     0.812    poker_game/round_fsm/comparator/eval2/curr_ht2[3]
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.048     0.860 r  poker_game/round_fsm/comparator/eval2/best_ht2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.860    poker_game/round_fsm/comparator/best_ht2[3]
    SLICE_X38Y8          FDCE                                         r  poker_game/round_fsm/comparator/best_ht2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.831     0.831    poker_game/round_fsm/comparator/clk_out1
    SLICE_X38Y8          FDCE                                         r  poker_game/round_fsm/comparator/best_ht2_reg[3]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X38Y8          FDCE (Hold_fdce_C_D)         0.131     0.706    poker_game/round_fsm/comparator/best_ht2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/comparator/eval1/hand_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/comparator/best_ht1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.563     0.563    poker_game/round_fsm/comparator/eval1/clk_out1
    SLICE_X39Y6          FDRE                                         r  poker_game/round_fsm/comparator/eval1/hand_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  poker_game/round_fsm/comparator/eval1/hand_type_reg[3]/Q
                         net (fo=3, routed)           0.109     0.813    poker_game/round_fsm/comparator/eval1/curr_ht1[3]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.048     0.861 r  poker_game/round_fsm/comparator/eval1/best_ht1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.861    poker_game/round_fsm/comparator/best_ht1[3]
    SLICE_X38Y6          FDCE                                         r  poker_game/round_fsm/comparator/best_ht1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.832     0.832    poker_game/round_fsm/comparator/clk_out1
    SLICE_X38Y6          FDCE                                         r  poker_game/round_fsm/comparator/best_ht1_reg[3]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y6          FDCE (Hold_fdce_C_D)         0.131     0.707    poker_game/round_fsm/comparator/best_ht1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/input_cards_reg[0][rank][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poker_game/round_fsm/player1/hole_cards_reg[0][rank][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.561     0.561    poker_game/round_fsm/clk_out1
    SLICE_X29Y11         FDRE                                         r  poker_game/round_fsm/input_cards_reg[0][rank][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  poker_game/round_fsm/input_cards_reg[0][rank][0]/Q
                         net (fo=2, routed)           0.125     0.827    poker_game/round_fsm/player1/hole_cards_reg[0][rank][3]_2[0]
    SLICE_X31Y10         FDRE                                         r  poker_game/round_fsm/player1/hole_cards_reg[0][rank][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.830     0.830    poker_game/round_fsm/player1/clk_out1
    SLICE_X31Y10         FDRE                                         r  poker_game/round_fsm/player1/hole_cards_reg[0][rank][0]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.070     0.666    poker_game/round_fsm/player1/hole_cards_reg[0][rank][0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y29      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y29      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y29      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y29      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y27      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk

Setup :            9  Failing Endpoints,  Worst Slack      -17.115ns,  Total Violation     -151.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.115ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.222ns  (logic 12.494ns (41.340%)  route 17.728ns (58.660%))
  Logic Levels:           38  (CARRY4=18 LUT3=1 LUT5=4 LUT6=10 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.922    30.343    vga/Start_Green[0]
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.124    30.467 r  vga/Red[3]_i_3/O
                         net (fo=2, routed)           1.195    31.663    poker_game/round_fsm/Red_reg[2]_1
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    31.787 r  poker_game/round_fsm/Red[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.787    graphics_inst/D[2]
    SLICE_X5Y29          FDRE                                         r  graphics_inst/Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.836    graphics_inst/clk
    SLICE_X5Y29          FDRE                                         r  graphics_inst/Red_reg[2]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.193    14.642    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    14.671    graphics_inst/Red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -31.787    
  -------------------------------------------------------------------
                         slack                                -17.115    

Slack (VIOLATED) :        -16.898ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.005ns  (logic 12.494ns (41.640%)  route 17.511ns (58.360%))
  Logic Levels:           38  (CARRY4=18 LUT3=2 LUT5=3 LUT6=10 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.885    30.306    poker_game/round_fsm/Start_Green[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.430 r  poker_game/round_fsm/Green[3]_i_3_comp/O
                         net (fo=1, routed)           1.015    31.445    vga/Green_reg[3]
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    31.569 r  vga/Green[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    31.569    graphics_inst/Green_reg[3]_0
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.836    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.193    14.642    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.029    14.671    graphics_inst/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -31.569    
  -------------------------------------------------------------------
                         slack                                -16.898    

Slack (VIOLATED) :        -16.851ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.960ns  (logic 12.494ns (41.702%)  route 17.466ns (58.298%))
  Logic Levels:           38  (CARRY4=18 LUT3=1 LUT5=4 LUT6=10 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.922    30.343    vga/Start_Green[0]
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.124    30.467 r  vga/Red[3]_i_3/O
                         net (fo=2, routed)           0.933    31.401    poker_game/round_fsm/Red_reg[2]_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124    31.525 r  poker_game/round_fsm/Red[3]_i_1/O
                         net (fo=1, routed)           0.000    31.525    graphics_inst/D[3]
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.836    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Red_reg[3]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.193    14.642    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.031    14.673    graphics_inst/Red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -31.525    
  -------------------------------------------------------------------
                         slack                                -16.851    

Slack (VIOLATED) :        -16.814ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.921ns  (logic 11.821ns (39.508%)  route 18.100ns (60.492%))
  Logic Levels:           37  (CARRY4=18 LUT3=2 LUT5=4 LUT6=11 MUXF7=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.474    23.835    vga/sel[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.298    24.133 f  vga/g9_b7/O
                         net (fo=1, routed)           0.691    24.824    vga/g9_b7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124    24.948 f  vga/Red[3]_i_147/O
                         net (fo=1, routed)           0.541    25.489    vga/Red[3]_i_147_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.613 f  vga/Red[3]_i_56/O
                         net (fo=1, routed)           0.000    25.613    vga/Red[3]_i_56_n_0
    SLICE_X5Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    25.825 f  vga/Red_reg[3]_i_22/O
                         net (fo=13, routed)          0.724    26.550    vga/graphics_inst/font_data[7]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.299    26.849 f  vga/Red[3]_i_79_comp/O
                         net (fo=5, routed)           0.975    27.824    vga/Red[3]_i_79_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    27.948 f  vga/Red[3]_i_73_comp/O
                         net (fo=2, routed)           0.764    28.712    vga/Red[3]_i_73_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124    28.836 r  vga/Red[3]_i_38/O
                         net (fo=1, routed)           0.499    29.335    vga/Red[3]_i_38_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124    29.459 f  vga/Red[3]_i_13/O
                         net (fo=6, routed)           0.752    30.211    vga/Red[3]_i_13_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.335 f  vga/Green[2]_i_2/O
                         net (fo=3, routed)           1.026    31.361    poker_game/round_fsm/card_text_on
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124    31.485 r  poker_game/round_fsm/Green[1]_i_1/O
                         net (fo=1, routed)           0.000    31.485    graphics_inst/Green_reg[2]_1[0]
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.833    graphics_inst/clk
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Green_reg[1]/C
                         clock pessimism              0.000    14.833    
                         clock uncertainty           -0.193    14.639    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.031    14.670    graphics_inst/Green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -31.485    
  -------------------------------------------------------------------
                         slack                                -16.814    

Slack (VIOLATED) :        -16.795ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.901ns  (logic 11.821ns (39.534%)  route 18.080ns (60.466%))
  Logic Levels:           37  (CARRY4=18 LUT3=2 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.474    23.835    vga/sel[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.298    24.133 f  vga/g9_b7/O
                         net (fo=1, routed)           0.691    24.824    vga/g9_b7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124    24.948 f  vga/Red[3]_i_147/O
                         net (fo=1, routed)           0.541    25.489    vga/Red[3]_i_147_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.613 f  vga/Red[3]_i_56/O
                         net (fo=1, routed)           0.000    25.613    vga/Red[3]_i_56_n_0
    SLICE_X5Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    25.825 f  vga/Red_reg[3]_i_22/O
                         net (fo=13, routed)          0.724    26.550    vga/graphics_inst/font_data[7]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.299    26.849 f  vga/Red[3]_i_79_comp/O
                         net (fo=5, routed)           0.975    27.824    vga/Red[3]_i_79_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    27.948 f  vga/Red[3]_i_73_comp/O
                         net (fo=2, routed)           0.764    28.712    vga/Red[3]_i_73_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124    28.836 r  vga/Red[3]_i_38/O
                         net (fo=1, routed)           0.499    29.335    vga/Red[3]_i_38_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124    29.459 f  vga/Red[3]_i_13/O
                         net (fo=6, routed)           0.752    30.211    vga/Red[3]_i_13_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124    30.335 f  vga/Green[2]_i_2/O
                         net (fo=3, routed)           1.007    31.342    poker_game/round_fsm/card_text_on
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    31.466 r  poker_game/round_fsm/Green[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    31.466    graphics_inst/Green_reg[2]_1[1]
    SLICE_X4Y28          FDRE                                         r  graphics_inst/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.835    graphics_inst/clk
    SLICE_X4Y28          FDRE                                         r  graphics_inst/Green_reg[2]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.193    14.641    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    14.670    graphics_inst/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -31.466    
  -------------------------------------------------------------------
                         slack                                -16.795    

Slack (VIOLATED) :        -16.759ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.866ns  (logic 12.494ns (41.833%)  route 17.372ns (58.167%))
  Logic Levels:           38  (CARRY4=18 LUT3=2 LUT5=3 LUT6=10 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.898    30.320    vga/Start_Green[0]
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.124    30.444 r  vga/Blue[1]_i_2/O
                         net (fo=1, routed)           0.863    31.307    vga/Blue[1]_i_2_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124    31.431 r  vga/Blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.431    graphics_inst/Blue_reg[1]_0
    SLICE_X5Y30          FDRE                                         r  graphics_inst/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.836    graphics_inst/clk
    SLICE_X5Y30          FDRE                                         r  graphics_inst/Blue_reg[1]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.193    14.642    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.029    14.671    graphics_inst/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -31.431    
  -------------------------------------------------------------------
                         slack                                -16.759    

Slack (VIOLATED) :        -16.709ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.820ns  (logic 12.494ns (41.898%)  route 17.326ns (58.102%))
  Logic Levels:           38  (CARRY4=18 LUT3=1 LUT5=3 LUT6=11 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.926    30.347    poker_game/round_fsm/Start_Green[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124    30.471 r  poker_game/round_fsm/Red[0]_i_5_comp/O
                         net (fo=1, routed)           0.789    31.260    vga/Red_reg[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I4_O)        0.124    31.384 r  vga/Red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.384    graphics_inst/D[0]
    SLICE_X1Y30          FDRE                                         r  graphics_inst/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.838    graphics_inst/clk
    SLICE_X1Y30          FDRE                                         r  graphics_inst/Red_reg[0]/C
                         clock pessimism              0.000    14.838    
                         clock uncertainty           -0.193    14.644    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.031    14.675    graphics_inst/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -31.384    
  -------------------------------------------------------------------
                         slack                                -16.709    

Slack (VIOLATED) :        -16.664ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.768ns  (logic 12.494ns (41.971%)  route 17.274ns (58.029%))
  Logic Levels:           38  (CARRY4=18 LUT2=1 LUT3=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=1)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.341    23.702    vga/sel[0]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.298    24.000 f  vga/g20_b2/O
                         net (fo=1, routed)           0.000    24.000    vga/g20_b2_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    24.241 f  vga/Red_reg[3]_i_259/O
                         net (fo=1, routed)           0.000    24.241    vga/Red_reg[3]_i_259_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    24.339 f  vga/Red_reg[3]_i_144/O
                         net (fo=1, routed)           1.064    25.403    vga/Red_reg[3]_i_144_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.319    25.722 f  vga/Red[3]_i_55/O
                         net (fo=1, routed)           0.000    25.722    vga/Red[3]_i_55_n_0
    SLICE_X6Y25          MUXF7 (Prop_muxf7_I1_O)      0.214    25.936 f  vga/Red_reg[3]_i_21/O
                         net (fo=15, routed)          0.902    26.838    vga/graphics_inst/font_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.297    27.135 r  vga/Red[0]_i_47/O
                         net (fo=1, routed)           0.000    27.135    vga/Red[0]_i_47_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    27.349 r  vga/Red_reg[0]_i_28/O
                         net (fo=1, routed)           0.850    28.199    vga/Red_reg[0]_i_28_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.297    28.496 f  vga/Red[0]_i_10/O
                         net (fo=1, routed)           0.801    29.298    vga/Red[0]_i_10_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124    29.422 r  vga/Red[0]_i_2/O
                         net (fo=8, routed)           0.799    30.221    vga/Start_Green[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.124    30.345 f  vga/Red[1]_i_3/O
                         net (fo=1, routed)           0.863    31.208    poker_game/round_fsm/Red_reg[1]_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.124    31.332 r  poker_game/round_fsm/Red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.332    graphics_inst/D[1]
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.833    graphics_inst/clk
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Red_reg[1]/C
                         clock pessimism              0.000    14.833    
                         clock uncertainty           -0.193    14.639    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.029    14.668    graphics_inst/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -31.332    
  -------------------------------------------------------------------
                         slack                                -16.664    

Slack (VIOLATED) :        -16.541ns  (required time - arrival time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.645ns  (logic 11.821ns (39.875%)  route 17.824ns (60.125%))
  Logic Levels:           37  (CARRY4=18 LUT3=1 LUT5=4 LUT6=12 MUXF7=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.564     1.564    vga/clk_out1
    SLICE_X11Y13         FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  vga/vc_reg[6]/Q
                         net (fo=95, routed)          0.870     2.890    vga/vc_reg[9]_0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.014 r  vga/g0_b0_i_66/O
                         net (fo=148, routed)         0.747     3.761    vga/vc_reg[9]_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     3.885 r  vga/g0_b0_i_283/O
                         net (fo=6, routed)           0.509     4.395    graphics_inst/start_screen/g0_b0_i_109_0[1]
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  graphics_inst/start_screen/g0_b0_i_822/O
                         net (fo=1, routed)           0.000     4.519    graphics_inst/start_screen/g0_b0_i_822_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.069 r  graphics_inst/start_screen/g0_b0_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.069    graphics_inst/start_screen/g0_b0_i_771_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.403 r  graphics_inst/start_screen/g0_b0_i_688/O[1]
                         net (fo=2, routed)           0.638     6.040    graphics_inst/start_screen/g0_b0_i_688_n_6
    SLICE_X8Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     6.769 r  graphics_inst/start_screen/g0_b0_i_602/CO[3]
                         net (fo=1, routed)           0.000     6.769    graphics_inst/start_screen/g0_b0_i_602_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  graphics_inst/start_screen/g0_b0_i_512/CO[3]
                         net (fo=1, routed)           0.000     6.886    graphics_inst/start_screen/g0_b0_i_512_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.140 r  graphics_inst/start_screen/g0_b0_i_511/CO[0]
                         net (fo=4, routed)           0.618     7.758    graphics_inst/start_screen/g0_b0_i_511_n_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.367     8.125 r  graphics_inst/start_screen/g0_b0_i_394/O
                         net (fo=2, routed)           0.778     8.904    graphics_inst/start_screen/g0_b0_i_394_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.308 r  graphics_inst/start_screen/g0_b0_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.308    graphics_inst/start_screen/g0_b0_i_262_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  graphics_inst/start_screen/g0_b0_i_168/CO[3]
                         net (fo=1, routed)           0.000     9.425    graphics_inst/start_screen/g0_b0_i_168_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  graphics_inst/start_screen/g0_b0_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.542    graphics_inst/start_screen/g0_b0_i_90_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  graphics_inst/start_screen/g0_b0_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.659    graphics_inst/start_screen/g0_b0_i_64_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  graphics_inst/start_screen/g0_b0_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.776    graphics_inst/start_screen/g0_b0_i_626_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  graphics_inst/start_screen/g0_b0_i_533/O[1]
                         net (fo=3, routed)           0.813    10.911    graphics_inst/start_screen/g0_b0_i_533_n_6
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    11.619 r  graphics_inst/start_screen/g0_b0_i_428/CO[3]
                         net (fo=16, routed)          0.961    12.580    graphics_inst/start_screen/g0_b0_i_428_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    13.188 r  graphics_inst/start_screen/g0_b0_i_312/CO[2]
                         net (fo=4, routed)           0.349    13.537    graphics_inst/start_screen/g0_b0_i_312_n_1
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.315 r  graphics_inst/start_screen/g0_b0_i_302/CO[2]
                         net (fo=4, routed)           0.784    15.099    graphics_inst/start_screen/g0_b0_i_302_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.880 r  graphics_inst/start_screen/g0_b0_i_193/CO[2]
                         net (fo=4, routed)           0.640    16.520    graphics_inst/start_screen/g0_b0_i_193_n_1
    SLICE_X6Y18          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    17.317 r  graphics_inst/start_screen/g0_b0_i_111/CO[2]
                         net (fo=4, routed)           0.209    17.526    graphics_inst/start_screen/g0_b0_i_111_n_1
    SLICE_X7Y18          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.310 r  graphics_inst/start_screen/g0_b0_i_65/O[1]
                         net (fo=3, routed)           0.790    19.100    graphics_inst/start_screen/g0_b0_i_65_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.303    19.403 r  graphics_inst/start_screen/g0_b0_i_117/O
                         net (fo=1, routed)           0.000    19.403    graphics_inst/start_screen/g0_b0_i_117_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.804 r  graphics_inst/start_screen/g0_b0_i_67/CO[3]
                         net (fo=4, routed)           1.073    20.877    graphics_inst/start_screen/g0_b0_i_67_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.124    21.001 r  graphics_inst/start_screen/g0_b0_i_50/O
                         net (fo=1, routed)           0.293    21.294    vga/g0_b0_i_7_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.418 f  vga/g0_b0_i_20/O
                         net (fo=1, routed)           0.581    21.999    vga/g0_b0_i_20_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    22.123 r  vga/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    22.123    vga/graphics_inst/start_font_address[0]
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    22.361 r  vga/g0_b0_i_1/O
                         net (fo=221, routed)         1.474    23.835    vga/sel[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.298    24.133 f  vga/g9_b7/O
                         net (fo=1, routed)           0.691    24.824    vga/g9_b7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124    24.948 f  vga/Red[3]_i_147/O
                         net (fo=1, routed)           0.541    25.489    vga/Red[3]_i_147_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.613 f  vga/Red[3]_i_56/O
                         net (fo=1, routed)           0.000    25.613    vga/Red[3]_i_56_n_0
    SLICE_X5Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    25.825 f  vga/Red_reg[3]_i_22/O
                         net (fo=13, routed)          0.724    26.550    vga/graphics_inst/font_data[7]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.299    26.849 f  vga/Red[3]_i_79_comp/O
                         net (fo=5, routed)           0.975    27.824    vga/Red[3]_i_79_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    27.948 f  vga/Red[3]_i_73_comp/O
                         net (fo=2, routed)           0.764    28.712    vga/Red[3]_i_73_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124    28.836 r  vga/Red[3]_i_38/O
                         net (fo=1, routed)           0.499    29.335    vga/Red[3]_i_38_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124    29.459 f  vga/Red[3]_i_13/O
                         net (fo=6, routed)           0.726    30.184    vga/Red[3]_i_13_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    30.308 r  vga/Blue[1]_i_3/O
                         net (fo=4, routed)           0.777    31.085    vga/betting_stage_reg[0]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124    31.209 r  vga/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    31.209    graphics_inst/Green_reg[0]_0
    SLICE_X5Y27          FDRE                                         r  graphics_inst/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.833    graphics_inst/clk
    SLICE_X5Y27          FDRE                                         r  graphics_inst/Green_reg[0]/C
                         clock pessimism              0.000    14.833    
                         clock uncertainty           -0.193    14.639    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    14.668    graphics_inst/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -31.209    
  -------------------------------------------------------------------
                         slack                                -16.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.567ns (13.076%)  route 3.769ns (86.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.450     1.450    vga/clk_out1
    SLICE_X13Y6          FDCE                                         r  vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.367     1.817 r  vga/hc_reg[4]/Q
                         net (fo=8, routed)           2.808     4.625    vga/DrawX[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.100     4.725 r  vga/Red[3]_i_2/O
                         net (fo=5, routed)           0.961     5.687    poker_game/round_fsm/Red_reg[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.100     5.787 r  poker_game/round_fsm/Red[3]_i_1/O
                         net (fo=1, routed)           0.000     5.787    graphics_inst/D[3]
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.622     5.130    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Red_reg[3]/C
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.193     5.323    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.270     5.593    graphics_inst/Red_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.593    
                         arrival time                           5.787    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 poker_game/game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.567ns (12.619%)  route 3.926ns (87.381%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.440     1.440    poker_game/clk_out1
    SLICE_X48Y29         FDRE                                         r  poker_game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.367     1.807 f  poker_game/game_state_reg[0]/Q
                         net (fo=34, routed)          3.020     4.827    poker_game/round_fsm/Green_reg[2]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.100     4.927 r  poker_game/round_fsm/Red[3]_i_4_comp/O
                         net (fo=1, routed)           0.907     5.834    poker_game/round_fsm/Red[3]_i_4_n_0_repN
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.100     5.934 r  poker_game/round_fsm/Red[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.934    graphics_inst/D[2]
    SLICE_X5Y29          FDRE                                         r  graphics_inst/Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.622     5.130    graphics_inst/clk
    SLICE_X5Y29          FDRE                                         r  graphics_inst/Red_reg[2]/C
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.193     5.323    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.269     5.592    graphics_inst/Red_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.592    
                         arrival time                           5.934    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/betting_stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.467ns (10.273%)  route 4.079ns (89.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.436     1.436    poker_game/round_fsm/clk_out1
    SLICE_X43Y30         FDRE                                         r  poker_game/round_fsm/betting_stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.367     1.803 f  poker_game/round_fsm/betting_stage_reg[2]/Q
                         net (fo=90, routed)          4.079     5.882    poker_game/round_fsm/betting_stage_reg[2]_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I2_O)        0.100     5.982 r  poker_game/round_fsm/Green[1]_i_1/O
                         net (fo=1, routed)           0.000     5.982    graphics_inst/Green_reg[2]_1[0]
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.618     5.126    graphics_inst/clk
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Green_reg[1]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.193     5.319    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.270     5.589    graphics_inst/Green_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 poker_game/game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.467ns (10.241%)  route 4.093ns (89.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.440     1.440    poker_game/clk_out1
    SLICE_X48Y29         FDRE                                         r  poker_game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.367     1.807 r  poker_game/game_state_reg[0]/Q
                         net (fo=34, routed)          4.093     5.901    vga/game_state[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.100     6.001 r  vga/Red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     6.001    graphics_inst/D[0]
    SLICE_X1Y30          FDRE                                         r  graphics_inst/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.134    graphics_inst/clk
    SLICE_X1Y30          FDRE                                         r  graphics_inst/Red_reg[0]/C
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.193     5.327    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.270     5.597    graphics_inst/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           6.001    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.567ns (12.467%)  route 3.981ns (87.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.450     1.450    vga/clk_out1
    SLICE_X13Y6          FDCE                                         r  vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.367     1.817 r  vga/hc_reg[4]/Q
                         net (fo=8, routed)           2.808     4.625    vga/DrawX[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.100     4.725 r  vga/Red[3]_i_2/O
                         net (fo=5, routed)           1.173     5.898    vga/hc_reg[4]_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.100     5.998 r  vga/Green[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     5.998    graphics_inst/Green_reg[3]_0
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.622     5.130    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/C
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.193     5.323    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.269     5.592    graphics_inst/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.592    
                         arrival time                           5.998    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.723ns (15.830%)  route 3.844ns (84.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.436     1.436    poker_game/round_fsm/clk_out1
    SLICE_X42Y29         FDRE                                         r  poker_game/round_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.385     1.821 r  poker_game/round_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=88, routed)          2.689     4.510    vga/Green_reg[0][1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.238     4.748 f  vga/Green[0]_i_2/O
                         net (fo=3, routed)           1.156     5.904    vga/Green[0]_i_2_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I1_O)        0.100     6.004 r  vga/Green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.004    graphics_inst/Green_reg[0]_0
    SLICE_X5Y27          FDRE                                         r  graphics_inst/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.618     5.126    graphics_inst/clk
    SLICE_X5Y27          FDRE                                         r  graphics_inst/Green_reg[0]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.193     5.319    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.269     5.588    graphics_inst/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           6.004    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 poker_game/game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.467ns (10.194%)  route 4.114ns (89.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.129ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.440     1.440    poker_game/clk_out1
    SLICE_X48Y29         FDRE                                         r  poker_game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.367     1.807 r  poker_game/game_state_reg[0]/Q
                         net (fo=34, routed)          4.114     5.921    poker_game/round_fsm/Green_reg[2]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.100     6.021 r  poker_game/round_fsm/Green[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     6.021    graphics_inst/Green_reg[2]_1[1]
    SLICE_X4Y28          FDRE                                         r  graphics_inst/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.129    graphics_inst/clk
    SLICE_X4Y28          FDRE                                         r  graphics_inst/Green_reg[2]/C
                         clock pessimism              0.000     5.129    
                         clock uncertainty            0.193     5.322    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.269     5.591    graphics_inst/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 poker_game/game_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.567ns (12.327%)  route 4.033ns (87.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.440     1.440    poker_game/clk_out1
    SLICE_X48Y29         FDRE                                         r  poker_game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.367     1.807 f  poker_game/game_state_reg[0]/Q
                         net (fo=34, routed)          3.149     4.956    poker_game/round_fsm/Green_reg[2]
    SLICE_X8Y30          LUT4 (Prop_lut4_I1_O)        0.100     5.056 f  poker_game/round_fsm/Red[0]_i_6/O
                         net (fo=2, routed)           0.884     5.940    vga/Blue_reg[1]_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.100     6.040 r  vga/Blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     6.040    graphics_inst/Blue_reg[1]_0
    SLICE_X5Y30          FDRE                                         r  graphics_inst/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.131    graphics_inst/clk
    SLICE_X5Y30          FDRE                                         r  graphics_inst/Blue_reg[1]/C
                         clock pessimism              0.000     5.131    
                         clock uncertainty            0.193     5.324    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.269     5.593    graphics_inst/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.593    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 poker_game/round_fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.567ns (12.328%)  route 4.032ns (87.672%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.436     1.436    poker_game/round_fsm/clk_out1
    SLICE_X40Y30         FDRE                                         r  poker_game/round_fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.367     1.803 r  poker_game/round_fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=53, routed)          2.880     4.684    poker_game/round_fsm/Q[0]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.100     4.784 r  poker_game/round_fsm/Red[1]_i_2_comp_1/O
                         net (fo=1, routed)           1.152     5.936    poker_game/round_fsm/Red[1]_i_2_n_0_repN_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.100     6.036 r  poker_game/round_fsm/Red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     6.036    graphics_inst/D[1]
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.618     5.126    graphics_inst/clk
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Red_reg[1]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.193     5.319    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.269     5.588    graphics_inst/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           6.036    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sw_sync[5]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/advance_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        5.429ns  (logic 2.681ns (49.384%)  route 2.748ns (50.616%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558    35.066    sw_sync[5]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    35.522 r  sw_sync[5]/q_reg/Q
                         net (fo=10, routed)          1.078    36.600    sw_sync[5]/sw_s[0]
    SLICE_X40Y22         LUT2 (Prop_lut2_I0_O)        0.124    36.724 r  sw_sync[5]/bet_valid3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    36.724    poker_game/i__carry_i_6[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.274 r  poker_game/bet_valid3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.274    poker_game/bet_valid3_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.608 r  poker_game/bet_valid3_carry__1/O[1]
                         net (fo=4, routed)           0.574    38.182    sw_sync[9]/O[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.303    38.485 r  sw_sync[9]/bet_valid2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    38.485    poker_game/advance_i_2_0[0]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    38.943 f  poker_game/bet_valid2_carry__0/CO[1]
                         net (fo=1, routed)           0.644    39.587    poker_game/bet_valid2_carry__0_n_2
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.332    39.919 r  poker_game/advance_i_2/O
                         net (fo=2, routed)           0.452    40.371    poker_game/round_fsm/advance_reg
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124    40.495 r  poker_game/round_fsm/advance_i_1/O
                         net (fo=1, routed)           0.000    40.495    poker_game/round_fsm_n_275
    SLICE_X44Y29         FDRE                                         r  poker_game/advance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.437    41.437    poker_game/clk_out1
    SLICE_X44Y29         FDRE                                         r  poker_game/advance_reg/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.193    41.244    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)        0.029    41.273    poker_game/advance_reg
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                         -40.495    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 sw_sync[5]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/bet_or_raise_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        5.426ns  (logic 2.681ns (49.411%)  route 2.745ns (50.589%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558    35.066    sw_sync[5]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    35.522 r  sw_sync[5]/q_reg/Q
                         net (fo=10, routed)          1.078    36.600    sw_sync[5]/sw_s[0]
    SLICE_X40Y22         LUT2 (Prop_lut2_I0_O)        0.124    36.724 r  sw_sync[5]/bet_valid3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    36.724    poker_game/i__carry_i_6[1]
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.274 r  poker_game/bet_valid3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.274    poker_game/bet_valid3_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.608 r  poker_game/bet_valid3_carry__1/O[1]
                         net (fo=4, routed)           0.574    38.182    sw_sync[9]/O[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.303    38.485 r  sw_sync[9]/bet_valid2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    38.485    poker_game/advance_i_2_0[0]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    38.943 f  poker_game/bet_valid2_carry__0/CO[1]
                         net (fo=1, routed)           0.644    39.587    poker_game/bet_valid2_carry__0_n_2
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.332    39.919 r  poker_game/advance_i_2/O
                         net (fo=2, routed)           0.449    40.368    poker_game/advance_i_2_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124    40.492 r  poker_game/bet_or_raise_i_1/O
                         net (fo=1, routed)           0.000    40.492    poker_game/bet_or_raise_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  poker_game/bet_or_raise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.437    41.437    poker_game/clk_out1
    SLICE_X44Y29         FDRE                                         r  poker_game/bet_or_raise_reg/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.193    41.244    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)        0.031    41.275    poker_game/bet_or_raise_reg
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                         -40.492    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/bet_size_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        5.130ns  (logic 2.500ns (48.737%)  route 2.630ns (51.263%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.121    36.639    poker_game/sw_s[1]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    36.764 r  poker_game/bet_size[3]_i_12/O
                         net (fo=1, routed)           0.000    36.764    poker_game/bet_size[3]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.313 r  poker_game/bet_size_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    37.323    poker_game/bet_size_reg[3]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.437 r  poker_game/bet_size_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.437    poker_game/bet_size_reg[7]_i_4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.771 r  poker_game/bet_size_reg[10]_i_7/O[1]
                         net (fo=2, routed)           0.944    38.714    poker_game/round_fsm/bet_size[9]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.329    39.043 f  poker_game/round_fsm/bet_size[9]_i_4/O
                         net (fo=1, routed)           0.555    39.599    poker_game/round_fsm/bet_size[9]_i_4_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.348    39.947 r  poker_game/round_fsm/bet_size[9]_i_3/O
                         net (fo=1, routed)           0.000    39.947    poker_game/round_fsm/bet_size[9]_i_3_n_0
    SLICE_X41Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    40.192 r  poker_game/round_fsm/bet_size_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    40.192    poker_game/round_fsm/bet_size0_in[9]
    SLICE_X41Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.430    41.430    poker_game/round_fsm/clk_out1
    SLICE_X41Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[9]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.193    41.237    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.064    41.301    poker_game/round_fsm/bet_size_reg[9]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -40.192    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/bet_size_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.963ns  (logic 2.351ns (47.370%)  route 2.612ns (52.630%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.121    36.639    poker_game/sw_s[1]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    36.764 r  poker_game/bet_size[3]_i_12/O
                         net (fo=1, routed)           0.000    36.764    poker_game/bet_size[3]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.313 r  poker_game/bet_size_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    37.323    poker_game/bet_size_reg[3]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.636 r  poker_game/bet_size_reg[7]_i_4/O[3]
                         net (fo=2, routed)           1.195    38.831    poker_game/round_fsm/bet_size[7]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.336    39.167 f  poker_game/round_fsm/bet_size[7]_i_5/O
                         net (fo=1, routed)           0.287    39.453    poker_game/round_fsm/bet_size[7]_i_5_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.327    39.780 r  poker_game/round_fsm/bet_size[7]_i_3/O
                         net (fo=1, routed)           0.000    39.780    poker_game/round_fsm/bet_size[7]_i_3_n_0
    SLICE_X43Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    40.025 r  poker_game/round_fsm/bet_size_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    40.025    poker_game/round_fsm/bet_size0_in[7]
    SLICE_X43Y20         FDRE                                         r  poker_game/round_fsm/bet_size_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.436    41.436    poker_game/round_fsm/clk_out1
    SLICE_X43Y20         FDRE                                         r  poker_game/round_fsm/bet_size_reg[7]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.193    41.243    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.064    41.307    poker_game/round_fsm/bet_size_reg[7]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -40.025    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/bet_size_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.641ns  (logic 2.134ns (45.982%)  route 2.507ns (54.018%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.121    36.639    poker_game/sw_s[1]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    36.764 r  poker_game/bet_size[3]_i_12/O
                         net (fo=1, routed)           0.000    36.764    poker_game/bet_size[3]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.313 r  poker_game/bet_size_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    37.323    poker_game/bet_size_reg[3]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.437 r  poker_game/bet_size_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.437    poker_game/bet_size_reg[7]_i_4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.659 r  poker_game/bet_size_reg[10]_i_7/O[0]
                         net (fo=2, routed)           0.757    38.416    poker_game/round_fsm/bet_size[8]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.299    38.715 f  poker_game/round_fsm/bet_size[8]_i_4/O
                         net (fo=1, routed)           0.619    39.334    poker_game/round_fsm/bet_size[8]_i_4_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    39.458 r  poker_game/round_fsm/bet_size[8]_i_3/O
                         net (fo=1, routed)           0.000    39.458    poker_game/round_fsm/bet_size[8]_i_3_n_0
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    39.703 r  poker_game/round_fsm/bet_size_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    39.703    poker_game/round_fsm/bet_size0_in[8]
    SLICE_X43Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.430    41.430    poker_game/round_fsm/clk_out1
    SLICE_X43Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[8]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.193    41.237    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.064    41.301    poker_game/round_fsm/bet_size_reg[8]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -39.703    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 sw_sync[4]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/pot_size_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.578ns  (logic 2.004ns (43.775%)  route 2.574ns (56.225%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558    35.066    sw_sync[4]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[4]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    35.522 r  sw_sync[4]/q_reg/Q
                         net (fo=10, routed)          1.330    36.852    poker_game/round_fsm/sw_s[4]
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.150    37.002 r  poker_game/round_fsm/pot_size[7]_i_6/O
                         net (fo=2, routed)           0.666    37.668    poker_game/round_fsm/pot_size[7]_i_6_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.326    37.994 r  poker_game/round_fsm/pot_size[7]_i_10/O
                         net (fo=1, routed)           0.000    37.994    poker_game/round_fsm/pot_size[7]_i_10_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.544 r  poker_game/round_fsm/pot_size_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.544    poker_game/round_fsm/pot_size_reg[7]_i_3_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    38.767 r  poker_game/round_fsm/pot_size_reg[10]_i_8/O[0]
                         net (fo=1, routed)           0.578    39.345    poker_game/round_fsm/pot_size1_out[8]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.299    39.644 r  poker_game/round_fsm/pot_size[8]_i_1/O
                         net (fo=1, routed)           0.000    39.644    poker_game/round_fsm/pot_size[8]_i_1_n_0
    SLICE_X39Y24         FDRE                                         r  poker_game/round_fsm/pot_size_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.428    41.428    poker_game/round_fsm/clk_out1
    SLICE_X39Y24         FDRE                                         r  poker_game/round_fsm/pot_size_reg[8]/C
                         clock pessimism              0.000    41.428    
                         clock uncertainty           -0.193    41.235    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)        0.031    41.266    poker_game/round_fsm/pot_size_reg[8]
  -------------------------------------------------------------------
                         required time                         41.266    
                         arrival time                         -39.644    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/bet_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.602ns  (logic 2.103ns (45.698%)  route 2.499ns (54.302%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.121    36.639    poker_game/sw_s[1]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    36.764 r  poker_game/bet_size[3]_i_12/O
                         net (fo=1, routed)           0.000    36.764    poker_game/bet_size[3]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    37.403 r  poker_game/bet_size_reg[3]_i_4/O[3]
                         net (fo=2, routed)           0.972    38.376    poker_game/round_fsm/bet_size[3]
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.335    38.711 f  poker_game/round_fsm/bet_size[3]_i_5/O
                         net (fo=1, routed)           0.406    39.116    poker_game/round_fsm/bet_size[3]_i_5_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.331    39.447 r  poker_game/round_fsm/bet_size[3]_i_3/O
                         net (fo=1, routed)           0.000    39.447    poker_game/round_fsm/bet_size[3]_i_3_n_0
    SLICE_X43Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    39.664 r  poker_game/round_fsm/bet_size_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    39.664    poker_game/round_fsm/bet_size0_in[3]
    SLICE_X43Y20         FDRE                                         r  poker_game/round_fsm/bet_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.436    41.436    poker_game/round_fsm/clk_out1
    SLICE_X43Y20         FDRE                                         r  poker_game/round_fsm/bet_size_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.193    41.243    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.064    41.307    poker_game/round_fsm/bet_size_reg[3]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -39.664    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 sw_sync[4]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/pot_size_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.523ns  (logic 2.119ns (46.851%)  route 2.404ns (53.149%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 35.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558    35.066    sw_sync[4]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[4]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    35.522 r  sw_sync[4]/q_reg/Q
                         net (fo=10, routed)          1.330    36.852    poker_game/round_fsm/sw_s[4]
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.150    37.002 r  poker_game/round_fsm/pot_size[7]_i_6/O
                         net (fo=2, routed)           0.666    37.668    poker_game/round_fsm/pot_size[7]_i_6_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.326    37.994 r  poker_game/round_fsm/pot_size[7]_i_10/O
                         net (fo=1, routed)           0.000    37.994    poker_game/round_fsm/pot_size[7]_i_10_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.544 r  poker_game/round_fsm/pot_size_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.544    poker_game/round_fsm/pot_size_reg[7]_i_3_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.878 r  poker_game/round_fsm/pot_size_reg[10]_i_8/O[1]
                         net (fo=1, routed)           0.408    39.286    poker_game/round_fsm/pot_size1_out[9]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    39.589 r  poker_game/round_fsm/pot_size[9]_i_1/O
                         net (fo=1, routed)           0.000    39.589    poker_game/round_fsm/pot_size[9]_i_1_n_0
    SLICE_X39Y24         FDRE                                         r  poker_game/round_fsm/pot_size_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.428    41.428    poker_game/round_fsm/clk_out1
    SLICE_X39Y24         FDRE                                         r  poker_game/round_fsm/pot_size_reg[9]/C
                         clock pessimism              0.000    41.428    
                         clock uncertainty           -0.193    41.235    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)        0.031    41.266    poker_game/round_fsm/pot_size_reg[9]
  -------------------------------------------------------------------
                         required time                         41.266    
                         arrival time                         -39.589    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/bet_size_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.530ns  (logic 2.244ns (49.533%)  route 2.286ns (50.467%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.121    36.639    poker_game/sw_s[1]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    36.764 r  poker_game/bet_size[3]_i_12/O
                         net (fo=1, routed)           0.000    36.764    poker_game/bet_size[3]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.313 r  poker_game/bet_size_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    37.323    poker_game/bet_size_reg[3]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.562 r  poker_game/bet_size_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.723    38.285    poker_game/round_fsm/bet_size[6]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.331    38.616 f  poker_game/round_fsm/bet_size[6]_i_4/O
                         net (fo=1, routed)           0.433    39.049    poker_game/round_fsm/bet_size[6]_i_4_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.327    39.376 r  poker_game/round_fsm/bet_size[6]_i_3/O
                         net (fo=1, routed)           0.000    39.376    poker_game/round_fsm/bet_size[6]_i_3_n_0
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    39.593 r  poker_game/round_fsm/bet_size_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    39.593    poker_game/round_fsm/bet_size0_in[6]
    SLICE_X43Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.430    41.430    poker_game/round_fsm/clk_out1
    SLICE_X43Y24         FDRE                                         r  poker_game/round_fsm/bet_size_reg[6]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.193    41.237    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.064    41.301    poker_game/round_fsm/bet_size_reg[6]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -39.593    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 sw_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/round_fsm/sb_invested_chips_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk rise@30.000ns)
  Data Path Delay:        4.495ns  (logic 1.749ns (38.909%)  route 2.746ns (61.091%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.554    35.062    sw_sync[1]/clk
    SLICE_X44Y20         FDRE                                         r  sw_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  sw_sync[1]/q_reg/Q
                         net (fo=10, routed)          1.784    37.302    poker_game/round_fsm/sw_s[1]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    37.426 r  poker_game/round_fsm/sb_invested_chips[3]_i_5/O
                         net (fo=1, routed)           0.000    37.426    poker_game/round_fsm/sb_invested_chips[3]_i_5_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.976 r  poker_game/round_fsm/sb_invested_chips_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.976    poker_game/round_fsm/sb_invested_chips_reg[3]_i_2_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.289 r  poker_game/round_fsm/sb_invested_chips_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.962    39.251    poker_game/round_fsm/min_bet_or_raise02_out[7]
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.306    39.557 r  poker_game/round_fsm/sb_invested_chips[7]_i_1/O
                         net (fo=1, routed)           0.000    39.557    poker_game/round_fsm/sb_invested_chips0_in[7]
    SLICE_X37Y31         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.435    41.435    poker_game/round_fsm/clk_out1
    SLICE_X37Y31         FDRE                                         r  poker_game/round_fsm/sb_invested_chips_reg[7]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.193    41.242    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031    41.273    poker_game/round_fsm/sb_invested_chips_reg[7]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                         -39.557    
  -------------------------------------------------------------------
                         slack                                  1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 graphics_inst/Green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.477%)  route 0.138ns (49.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.452    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  graphics_inst/Green_reg[3]/Q
                         net (fo=3, routed)           0.138     1.732    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.193     1.045    
    SLICE_X6Y28          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.153    vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 graphics_inst/Blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.453    graphics_inst/clk
    SLICE_X5Y30          FDRE                                         r  graphics_inst/Blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  graphics_inst/Blue_reg[1]/Q
                         net (fo=1, routed)           0.162     1.756    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.193     1.045    
    SLICE_X6Y28          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.154    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 graphics_inst/Green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.391%)  route 0.170ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.451    graphics_inst/clk
    SLICE_X5Y27          FDRE                                         r  graphics_inst/Green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  graphics_inst/Green_reg[0]/Q
                         net (fo=2, routed)           0.170     1.762    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.193     1.045    
    SLICE_X6Y28          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.147    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 graphics_inst/Green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.452    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  graphics_inst/Green_reg[3]/Q
                         net (fo=3, routed)           0.187     1.781    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y29          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.853     0.853    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y29          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.193     1.046    
    SLICE_X6Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.154    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 graphics_inst/Green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.519%)  route 0.199ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.452    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  graphics_inst/Green_reg[3]/Q
                         net (fo=3, routed)           0.199     1.792    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.852     0.852    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.193     1.045    
    SLICE_X6Y28          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.139    vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 graphics_inst/Red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.166%)  route 0.249ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.451    graphics_inst/clk
    SLICE_X4Y27          FDRE                                         r  graphics_inst/Red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  graphics_inst/Red_reg[1]/Q
                         net (fo=1, routed)           0.249     1.841    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.823     0.823    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.016    
    SLICE_X8Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.125    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/prev_check_or_call_button_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.428    button_sync[1]/clk
    SLICE_X47Y35         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  button_sync[1]/q_reg/Q
                         net (fo=6, routed)           0.277     1.847    poker_game/butt_s[1]
    SLICE_X44Y28         FDRE                                         r  poker_game/prev_check_or_call_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.822     0.822    poker_game/clk_out1
    SLICE_X44Y28         FDRE                                         r  poker_game/prev_check_or_call_button_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.193     1.015    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.075     1.090    poker_game/prev_check_or_call_button_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 graphics_inst/Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.345%)  route 0.295ns (67.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.452    graphics_inst/clk
    SLICE_X7Y29          FDRE                                         r  graphics_inst/Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  graphics_inst/Red_reg[3]/Q
                         net (fo=1, routed)           0.295     1.888    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.823     0.823    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.016    
    SLICE_X8Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.124    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 graphics_inst/Red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.086%)  route 0.285ns (66.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.452    graphics_inst/clk
    SLICE_X5Y29          FDRE                                         r  graphics_inst/Red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  graphics_inst/Red_reg[2]/Q
                         net (fo=1, routed)           0.285     1.878    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.823     0.823    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y27          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.016    
    SLICE_X8Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.110    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poker_game/prev_advance_button_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.248%)  route 0.265ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.429    button_sync[0]/clk
    SLICE_X50Y33         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.593 r  button_sync[0]/q_reg/Q
                         net (fo=4, routed)           0.265     1.858    poker_game/butt_s[0]
    SLICE_X49Y29         FDRE                                         r  poker_game/prev_advance_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.825     0.825    poker_game/clk_out1
    SLICE_X49Y29         FDRE                                         r  poker_game/prev_advance_button_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.193     1.018    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.070     1.088    poker_game/prev_advance_button_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.348ns (29.177%)  route 3.273ns (70.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    A5                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.273     4.621    sw_sync[10]/sw_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[10]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.348ns (29.279%)  route 3.255ns (70.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.255     4.603    sw_sync[9]/sw_IBUF[0]
    SLICE_X42Y33         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[9]/clk
    SLICE_X42Y33         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.350ns (30.286%)  route 3.108ns (69.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.108     4.458    sw_sync[3]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.437     4.767    sw_sync[3]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.336ns (30.671%)  route 3.020ns (69.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.020     4.356    sw_sync[7]/sw_IBUF[0]
    SLICE_X41Y30         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.436     4.766    sw_sync[7]/clk
    SLICE_X41Y30         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.333ns  (logic 1.325ns (30.569%)  route 3.009ns (69.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.009     4.333    sw_sync[4]/sw_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[4]/clk
    SLICE_X41Y33         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.338ns (31.109%)  route 2.964ns (68.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.964     4.302    sw_sync[8]/sw_IBUF[0]
    SLICE_X42Y33         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[8]/clk
    SLICE_X42Y33         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.325ns (31.596%)  route 2.869ns (68.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.869     4.195    sw_sync[0]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.437     4.767    sw_sync[0]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.326ns (32.503%)  route 2.753ns (67.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.753     4.078    sw_sync[6]/sw_IBUF[0]
    SLICE_X43Y33         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[6]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.349ns (33.351%)  route 2.697ns (66.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.697     4.046    sw_sync[5]/sw_IBUF[0]
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.440     4.770    sw_sync[5]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.328ns (33.345%)  route 2.654ns (66.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.654     3.982    sw_sync[2]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.437     4.767    sw_sync[2]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[2]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.394ns (32.594%)  route 0.814ns (67.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.814     1.208    button_sync[0]/btn_IBUF[0]
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.943    button_sync[0]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.399ns (32.884%)  route 0.813ns (67.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.813     1.212    button_sync[1]/btn_IBUF[0]
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.944    button_sync[1]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.402ns (31.021%)  route 0.894ns (68.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.894     1.297    button_sync[2]/btn_IBUF[0]
    SLICE_X53Y33         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.943    button_sync[2]/clk
    SLICE_X53Y33         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            button_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.394ns (29.191%)  route 0.957ns (70.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    H2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.957     1.351    button_sync[3]/btn_IBUF[0]
    SLICE_X48Y35         FDRE                                         r  button_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.944    button_sync[3]/clk
    SLICE_X48Y35         FDRE                                         r  button_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.404ns (27.710%)  route 1.054ns (72.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.054     1.458    sw_sync[1]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.823     1.936    sw_sync[1]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.405ns (25.361%)  route 1.191ns (74.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.191     1.596    sw_sync[2]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.823     1.936    sw_sync[2]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.403ns (25.014%)  route 1.207ns (74.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.207     1.609    sw_sync[6]/sw_IBUF[0]
    SLICE_X43Y33         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.939    sw_sync[6]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.426ns (26.082%)  route 1.208ns (73.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.208     1.634    sw_sync[5]/sw_IBUF[0]
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.939    sw_sync[5]/clk
    SLICE_X43Y33         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.402ns (23.520%)  route 1.308ns (76.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.308     1.711    sw_sync[0]/sw_IBUF[0]
    SLICE_X46Y20         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.823     1.936    sw_sync[0]/clk
    SLICE_X46Y20         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.413ns (23.844%)  route 1.319ns (76.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.319     1.732    sw_sync[7]/sw_IBUF[0]
    SLICE_X41Y30         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.823     1.936    sw_sync[7]/clk
    SLICE_X41Y30         FDRE                                         r  sw_sync[7]/ff_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           706 Endpoints
Min Delay           706 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.775ns  (logic 1.464ns (9.277%)  route 14.312ns (90.723%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.162    15.775    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.442     1.442    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y32          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.775ns  (logic 1.464ns (9.277%)  route 14.312ns (90.723%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.162    15.775    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.442     1.442    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y32          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.521ns  (logic 1.464ns (9.429%)  route 14.058ns (90.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.908    15.521    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.514     1.514    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y36          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.521ns  (logic 1.464ns (9.429%)  route 14.058ns (90.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.908    15.521    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.514     1.514    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y36          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.496ns  (logic 1.464ns (9.444%)  route 14.032ns (90.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.882    15.496    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y33          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.443     1.443    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y33          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.496ns  (logic 1.464ns (9.444%)  route 14.032ns (90.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.882    15.496    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y33          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.443     1.443    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y33          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.387ns  (logic 1.464ns (9.511%)  route 13.924ns (90.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.773    15.387    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X6Y38          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.514     1.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y38          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.211ns  (logic 1.464ns (9.621%)  route 13.748ns (90.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.597    15.211    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y37          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.515     1.515    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y37          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.170ns  (logic 1.464ns (9.647%)  route 13.707ns (90.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.556    15.170    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.507     1.507    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y28          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.170ns  (logic 1.464ns (9.647%)  route 13.707ns (90.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)        10.150    11.490    vga_to_hdmi/inst/encr/rst
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.614 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.556    15.170    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         1.507     1.507    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y28          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/rand_num_gen/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.416ns (23.216%)  route 1.377ns (76.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.377     1.793    poker_game/round_fsm/deck/rand_num_gen/reset_rtl_0_IBUF
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.835     0.835    poker_game/round_fsm/deck/rand_num_gen/clk_out1
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/rand_num_gen/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.416ns (23.216%)  route 1.377ns (76.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.377     1.793    poker_game/round_fsm/deck/rand_num_gen/reset_rtl_0_IBUF
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.835     0.835    poker_game/round_fsm/deck/rand_num_gen/clk_out1
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/rand_num_gen/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.416ns (23.216%)  route 1.377ns (76.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.377     1.793    poker_game/round_fsm/deck/rand_num_gen/reset_rtl_0_IBUF
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.835     0.835    poker_game/round_fsm/deck/rand_num_gen/clk_out1
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/rand_num_gen/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.416ns (23.216%)  route 1.377ns (76.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.377     1.793    poker_game/round_fsm/deck/rand_num_gen/reset_rtl_0_IBUF
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.835     0.835    poker_game/round_fsm/deck/rand_num_gen/clk_out1
    SLICE_X46Y47         FDRE                                         r  poker_game/round_fsm/deck/rand_num_gen/state_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[24][rank][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.416ns (22.260%)  route 1.454ns (77.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.454     1.870    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X38Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[24][rank][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.833     0.833    poker_game/round_fsm/deck/clk_out1
    SLICE_X38Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[24][rank][1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[29][rank][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.416ns (22.260%)  route 1.454ns (77.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.454     1.870    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X39Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[29][rank][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.833     0.833    poker_game/round_fsm/deck/clk_out1
    SLICE_X39Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[29][rank][0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[29][rank][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.416ns (22.260%)  route 1.454ns (77.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.454     1.870    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X39Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[29][rank][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.833     0.833    poker_game/round_fsm/deck/clk_out1
    SLICE_X39Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[29][rank][3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[18][rank][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.871ns  (logic 0.416ns (22.249%)  route 1.455ns (77.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.455     1.871    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X41Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[18][rank][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.834     0.834    poker_game/round_fsm/deck/clk_out1
    SLICE_X41Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[18][rank][1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[18][rank][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.871ns  (logic 0.416ns (22.249%)  route 1.455ns (77.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.455     1.871    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X41Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[18][rank][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.834     0.834    poker_game/round_fsm/deck/clk_out1
    SLICE_X41Y47         FDRE                                         r  poker_game/round_fsm/deck/deck_reg[18][rank][3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            poker_game/round_fsm/deck/deck_reg[18][suit][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.871ns  (logic 0.416ns (22.249%)  route 1.455ns (77.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  reset_rtl_0_IBUF_inst/O
                         net (fo=624, routed)         1.455     1.871    poker_game/round_fsm/deck/reset_rtl_0_IBUF
    SLICE_X41Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[18][suit][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=774, routed)         0.834     0.834    poker_game/round_fsm/deck/clk_out1
    SLICE_X41Y47         FDSE                                         r  poker_game/round_fsm/deck/deck_reg[18][suit][0]/C





