From db26b0def7aed76f099ffc0a919fa4f3ad12f618 Mon Sep 17 00:00:00 2001
From: lintao <lintao@rock-chips.com>
Date: Mon, 13 Apr 2015 09:19:29 +0800
Subject: [PATCH] dts: rk3368: add mcu jtag pcl sd1 inactive state

Signed-off-by: lintao <lintao@rock-chips.com>
---
 arch/arm64/boot/dts/rk3368.dtsi | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rk3368.dtsi b/arch/arm64/boot/dts/rk3368.dtsi
index a1dc9900d058..6725dea8102b 100755
--- a/arch/arm64/boot/dts/rk3368.dtsi
+++ b/arch/arm64/boot/dts/rk3368.dtsi
@@ -396,7 +396,7 @@
 		pinctrl-names = "default", "idle", "udbg";
 		pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_dectn &sdmmc_bus4>;
 		pinctrl-1 = <&sdmmc_gpio>;
-		pinctrl-2 = <&uart2_xfer &cpu_jtag &sdmmc_dectn>;
+		pinctrl-2 = <&uart2_xfer &cpu_jtag &mcu_jtag &sdmmc_dectn>;
 		cd-gpios = <&gpio2 GPIO_B3 GPIO_ACTIVE_HIGH>;/*CD GPIO*/
 		clocks = <&clk_sdmmc0>, <&clk_gates21 0>, <&clk_gates20 10>;
 		clock-names = "clk_mmc", "hclk_mmc", "hpclk_mmc";
@@ -2091,6 +2091,13 @@
 						<2 GPIO_B0 RK_FUNC_2 &pcfg_pull_up>;
 			};
 		};
+
+		mcu_jtag {
+			mcu_jtag: mcu-jtag {
+				rockchip,pins = <2 GPIO_B2 RK_FUNC_2 &pcfg_pull_up>,
+						<2 GPIO_B1 RK_FUNC_2 &pcfg_pull_up>;
+			};
+		};
 	};
 
 	reboot {
-- 
2.35.3

