// Seed: 3026799921
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    output supply1 id_8
);
  assign id_5 = id_3;
  wire id_10;
  tri1 id_11 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    output wire id_5
);
  always @(*) begin
    id_2 <= 1;
    id_2 = id_3;
  end
  module_0(
      id_1, id_5, id_1, id_0, id_0, id_1, id_5, id_0, id_1
  );
  initial begin
    if (1) begin
      disable id_7;
    end else begin
      if (1) #1 id_1 = ~id_3;
    end
  end
  assign id_4 = id_3;
endmodule
