INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/CE433/Practice/LAB05/AXI_ALU/AXI_ALU.srcs/sources_1/new/AXI_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/CE433/Practice/LAB05/AXI_ALU/AXI_ALU.srcs/sim_1/new/AXI_ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_ALU_tb
