<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/sparc/include/rtems/score/sparc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_af32715a5716ae0068af17b7c05659fd.html">sparc</a></li><li class="navelem"><a class="el" href="dir_72b9b6f10c38e97fcf8b7dfadc102872.html">include</a></li><li class="navelem"><a class="el" href="dir_677172aca14fcc634e2c567e3d5b4cf8.html">rtems</a></li><li class="navelem"><a class="el" href="dir_db5c18c5bec06382940abd62fc5303f2.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sparc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Information Required to Build RTEMS for a Particular Member of the SPARC Family.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="basedefs_8h_source.html">rtems/score/basedefs.h</a>&gt;</code><br />
</div>
<p><a href="sparc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9f9bc5713562216d9904ae621b8f5c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a9f9bc5713562216d9904ae621b8f5c56">SPARC_HAS_BITSCAN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9f9bc5713562216d9904ae621b8f5c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acafa6b7ae954308636ccc464e7cb38d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#acafa6b7ae954308636ccc464e7cb38d1">SPARC_NUMBER_OF_REGISTER_WINDOWS</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acafa6b7ae954308636ccc464e7cb38d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1bb1e40a744b9d580ab7f338a287ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a2b1bb1e40a744b9d580ab7f338a287ab">SPARC_LEON3FT_B2BST_NOP</a></td></tr>
<tr class="separator:a2b1bb1e40a744b9d580ab7f338a287ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92093960a31ba99f1d8258c3c383be3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a92093960a31ba99f1d8258c3c383be3c">SPARC_HAS_FPU</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a92093960a31ba99f1d8258c3c383be3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6161655f251417659ec80a3023bb0ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a6161655f251417659ec80a3023bb0ec9">CPU_MODEL_NAME</a>&#160;&#160;&#160;&quot;w/FPU&quot;</td></tr>
<tr class="separator:a6161655f251417659ec80a3023bb0ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a2f3e765349445fd8ad6a44d7e498a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a65a2f3e765349445fd8ad6a44d7e498a">CPU_NAME</a>&#160;&#160;&#160;&quot;SPARC&quot;</td></tr>
<tr class="separator:a65a2f3e765349445fd8ad6a44d7e498a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddd537b3f991d2667c6722774cb3ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#abddd537b3f991d2667c6722774cb3ad2">SPARC_PSR_CWP_MASK</a>&#160;&#160;&#160;0x07   /* bits  0 -  4 */</td></tr>
<tr class="separator:abddd537b3f991d2667c6722774cb3ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf34e9931aaabef8a8fd69f4559d6059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#abf34e9931aaabef8a8fd69f4559d6059">SPARC_PSR_ET_MASK</a>&#160;&#160;&#160;0x00000020   /* bit   5 */</td></tr>
<tr class="separator:abf34e9931aaabef8a8fd69f4559d6059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3314dc4d0028323ecd368af3e654716b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a3314dc4d0028323ecd368af3e654716b">SPARC_PSR_PS_MASK</a>&#160;&#160;&#160;0x00000040   /* bit   6 */</td></tr>
<tr class="separator:a3314dc4d0028323ecd368af3e654716b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec4f6f50e287519d5546d7c86b569d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#ae5ec4f6f50e287519d5546d7c86b569d">SPARC_PSR_S_MASK</a>&#160;&#160;&#160;0x00000080   /* bit   7 */</td></tr>
<tr class="separator:ae5ec4f6f50e287519d5546d7c86b569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a87d851c6b55fa7252a4b7ea64cd31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a5a87d851c6b55fa7252a4b7ea64cd31c">SPARC_PSR_PIL_MASK</a>&#160;&#160;&#160;0x00000F00   /* bits  8 - 11 */</td></tr>
<tr class="separator:a5a87d851c6b55fa7252a4b7ea64cd31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab214a97fcc5f1ec7b1b7918314ac0f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#ab214a97fcc5f1ec7b1b7918314ac0f05">SPARC_PSR_EF_MASK</a>&#160;&#160;&#160;0x00001000   /* bit  12 */</td></tr>
<tr class="separator:ab214a97fcc5f1ec7b1b7918314ac0f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf217fe2094bfea90a2968a96fae5baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#abf217fe2094bfea90a2968a96fae5baa">SPARC_PSR_EC_MASK</a>&#160;&#160;&#160;0x00002000   /* bit  13 */</td></tr>
<tr class="separator:abf217fe2094bfea90a2968a96fae5baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43c0a8d0350be77cfb58c7da3baeb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#ae43c0a8d0350be77cfb58c7da3baeb88">SPARC_PSR_ICC_MASK</a>&#160;&#160;&#160;0x00F00000   /* bits 20 - 23 */</td></tr>
<tr class="separator:ae43c0a8d0350be77cfb58c7da3baeb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dbce1ec85e216c63b18e66a9e8306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#ab6dbce1ec85e216c63b18e66a9e8306a">SPARC_PSR_VER_MASK</a>&#160;&#160;&#160;0x0F000000   /* bits 24 - 27 */</td></tr>
<tr class="separator:ab6dbce1ec85e216c63b18e66a9e8306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9130247932b59e36c9a633e6dda8d4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a9130247932b59e36c9a633e6dda8d4d0">SPARC_PSR_IMPL_MASK</a>&#160;&#160;&#160;0xF0000000   /* bits 28 - 31 */</td></tr>
<tr class="separator:a9130247932b59e36c9a633e6dda8d4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a43f53e5ffe64ea45a156dc50b5827f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a0a43f53e5ffe64ea45a156dc50b5827f">SPARC_PSR_CWP_BIT_POSITION</a>&#160;&#160;&#160;0   /* bits  0 -  4 */</td></tr>
<tr class="separator:a0a43f53e5ffe64ea45a156dc50b5827f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8179fa4758eae289cd7c611fb3cbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#aca8179fa4758eae289cd7c611fb3cbfc">SPARC_PSR_ET_BIT_POSITION</a>&#160;&#160;&#160;5   /* bit   5 */</td></tr>
<tr class="separator:aca8179fa4758eae289cd7c611fb3cbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ca7e3f52831a40371ab5ee4309bf2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#af7ca7e3f52831a40371ab5ee4309bf2e">SPARC_PSR_PS_BIT_POSITION</a>&#160;&#160;&#160;6   /* bit   6 */</td></tr>
<tr class="separator:af7ca7e3f52831a40371ab5ee4309bf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fe80debbedc8a13e890e48e8e60558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#ae6fe80debbedc8a13e890e48e8e60558">SPARC_PSR_S_BIT_POSITION</a>&#160;&#160;&#160;7   /* bit   7 */</td></tr>
<tr class="separator:ae6fe80debbedc8a13e890e48e8e60558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bbf8eeceeb0c19fa0fa1122d487ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a16bbf8eeceeb0c19fa0fa1122d487ec2">SPARC_PSR_PIL_BIT_POSITION</a>&#160;&#160;&#160;8   /* bits  8 - 11 */</td></tr>
<tr class="separator:a16bbf8eeceeb0c19fa0fa1122d487ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce11dfccff896918b20cb1ec4a5394a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a5ce11dfccff896918b20cb1ec4a5394a">SPARC_PSR_EF_BIT_POSITION</a>&#160;&#160;&#160;12   /* bit  12 */</td></tr>
<tr class="separator:a5ce11dfccff896918b20cb1ec4a5394a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae19cb6fd36de325c92ef320bde64464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#aae19cb6fd36de325c92ef320bde64464">SPARC_PSR_EC_BIT_POSITION</a>&#160;&#160;&#160;13   /* bit  13 */</td></tr>
<tr class="separator:aae19cb6fd36de325c92ef320bde64464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219f5bb1219471834d66f0e4a42f9c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a219f5bb1219471834d66f0e4a42f9c42">SPARC_PSR_ICC_BIT_POSITION</a>&#160;&#160;&#160;20   /* bits 20 - 23 */</td></tr>
<tr class="separator:a219f5bb1219471834d66f0e4a42f9c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63501e3582713c93f2cb2426d32b07f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a63501e3582713c93f2cb2426d32b07f4">SPARC_PSR_VER_BIT_POSITION</a>&#160;&#160;&#160;24   /* bits 24 - 27 */</td></tr>
<tr class="separator:a63501e3582713c93f2cb2426d32b07f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfe81cd59078dc0ff2a7c01b8c00796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a4bfe81cd59078dc0ff2a7c01b8c00796">SPARC_PSR_IMPL_BIT_POSITION</a>&#160;&#160;&#160;28   /* bits 28 - 31 */</td></tr>
<tr class="separator:a4bfe81cd59078dc0ff2a7c01b8c00796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e19fe9d378c56c11ada98e24826099"><td class="memItemLeft" align="right" valign="top"><a id="ae8e19fe9d378c56c11ada98e24826099"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LEON3_ASR17_PROCESSOR_INDEX_SHIFT</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ae8e19fe9d378c56c11ada98e24826099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32301160d0d6fe49d31673ba1b07d1fc"><td class="memItemLeft" align="right" valign="top"><a id="a32301160d0d6fe49d31673ba1b07d1fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPARC_SWTRAP_SYSCALL</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a32301160d0d6fe49d31673ba1b07d1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07da3b9631b910e6799098de06b337dc"><td class="memItemLeft" align="right" valign="top"><a id="a07da3b9631b910e6799098de06b337dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPARC_SWTRAP_IRQDIS</b>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a07da3b9631b910e6799098de06b337dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d01010f98f70f4777b97c38a5f40d25"><td class="memItemLeft" align="right" valign="top"><a id="a2d01010f98f70f4777b97c38a5f40d25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPARC_SWTRAP_IRQEN</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a2d01010f98f70f4777b97c38a5f40d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaf1bce47f4a90ba3bcc7c234bf453c"><td class="memItemLeft" align="right" valign="top"><a id="a2eaf1bce47f4a90ba3bcc7c234bf453c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPARC_SWTRAP_IRQDIS_FP</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a2eaf1bce47f4a90ba3bcc7c234bf453c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c92c29fa8e83ab85e05543010e10d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a6c92c29fa8e83ab85e05543010e10d7c">nop</a>()</td></tr>
<tr class="separator:a6c92c29fa8e83ab85e05543010e10d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a031e6926662c0d6b24aa8beb8c0b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a1a031e6926662c0d6b24aa8beb8c0b45">sparc_get_psr</a>(_psr)</td></tr>
<tr class="memdesc:a1a031e6926662c0d6b24aa8beb8c0b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to obtain the PSR.  <a href="#a1a031e6926662c0d6b24aa8beb8c0b45">More...</a><br /></td></tr>
<tr class="separator:a1a031e6926662c0d6b24aa8beb8c0b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2747533d1801804c382311ed3bb4e114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a2747533d1801804c382311ed3bb4e114">sparc_set_psr</a>(_psr)</td></tr>
<tr class="memdesc:a2747533d1801804c382311ed3bb4e114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to set the PSR.  <a href="#a2747533d1801804c382311ed3bb4e114">More...</a><br /></td></tr>
<tr class="separator:a2747533d1801804c382311ed3bb4e114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4cffe8604f97063d250de9b5f34e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#adb4cffe8604f97063d250de9b5f34e78">sparc_get_tbr</a>(_tbr)</td></tr>
<tr class="memdesc:adb4cffe8604f97063d250de9b5f34e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to obtain the TBR.  <a href="#adb4cffe8604f97063d250de9b5f34e78">More...</a><br /></td></tr>
<tr class="separator:adb4cffe8604f97063d250de9b5f34e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954ff675f2d4e6c8b82c689e15b1273e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a954ff675f2d4e6c8b82c689e15b1273e">sparc_set_tbr</a>(_tbr)</td></tr>
<tr class="memdesc:a954ff675f2d4e6c8b82c689e15b1273e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to set the TBR.  <a href="#a954ff675f2d4e6c8b82c689e15b1273e">More...</a><br /></td></tr>
<tr class="separator:a954ff675f2d4e6c8b82c689e15b1273e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f0f159512633d37f082281cf5cf24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a72f0f159512633d37f082281cf5cf24a">sparc_get_wim</a>(_wim)</td></tr>
<tr class="memdesc:a72f0f159512633d37f082281cf5cf24a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to obtain the WIM.  <a href="#a72f0f159512633d37f082281cf5cf24a">More...</a><br /></td></tr>
<tr class="separator:a72f0f159512633d37f082281cf5cf24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b67032074138facea4e1d7c55d704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a31b67032074138facea4e1d7c55d704d">sparc_set_wim</a>(_wim)</td></tr>
<tr class="memdesc:a31b67032074138facea4e1d7c55d704d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to set the WIM.  <a href="#a31b67032074138facea4e1d7c55d704d">More...</a><br /></td></tr>
<tr class="separator:a31b67032074138facea4e1d7c55d704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32614ef63da34e114e6c45bd5ab15e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a32614ef63da34e114e6c45bd5ab15e5f">sparc_get_y</a>(_y)</td></tr>
<tr class="memdesc:a32614ef63da34e114e6c45bd5ab15e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to obtain the Y register.  <a href="#a32614ef63da34e114e6c45bd5ab15e5f">More...</a><br /></td></tr>
<tr class="separator:a32614ef63da34e114e6c45bd5ab15e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ee5adcb61a9a30b1034df816f0afa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#aa4ee5adcb61a9a30b1034df816f0afa2">sparc_set_y</a>(_y)</td></tr>
<tr class="memdesc:aa4ee5adcb61a9a30b1034df816f0afa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to set the Y register.  <a href="#aa4ee5adcb61a9a30b1034df816f0afa2">More...</a><br /></td></tr>
<tr class="separator:aa4ee5adcb61a9a30b1034df816f0afa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4e4ca9d3079df0075b429e30da502c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a4f4e4ca9d3079df0075b429e30da502c">sparc_flash_interrupts</a>(_psr)</td></tr>
<tr class="memdesc:a4f4e4ca9d3079df0075b429e30da502c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC flash processor interrupts.  <a href="#a4f4e4ca9d3079df0075b429e30da502c">More...</a><br /></td></tr>
<tr class="separator:a4f4e4ca9d3079df0075b429e30da502c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124749dcad37f57eb878acc0f84799da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#a124749dcad37f57eb878acc0f84799da">sparc_get_interrupt_level</a>(_level)</td></tr>
<tr class="memdesc:a124749dcad37f57eb878acc0f84799da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC obtain interrupt level.  <a href="#a124749dcad37f57eb878acc0f84799da">More...</a><br /></td></tr>
<tr class="separator:a124749dcad37f57eb878acc0f84799da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abadee144c5cabc69f73b725473b5ea55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_8h.html#abadee144c5cabc69f73b725473b5ea55">sparc_syscall_exit</a> (uint32_t exitcode1, uint32_t exitcode2) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="memdesc:abadee144c5cabc69f73b725473b5ea55"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC exit through system call 1.  <a href="#abadee144c5cabc69f73b725473b5ea55">More...</a><br /></td></tr>
<tr class="separator:abadee144c5cabc69f73b725473b5ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Information Required to Build RTEMS for a Particular Member of the SPARC Family. </p>
<p>This file contains the information required to build RTEMS for a particular member of the SPARC family. It does this by setting variables to indicate which implementation dependent features are present in a particular member of the family. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6161655f251417659ec80a3023bb0ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6161655f251417659ec80a3023bb0ec9">&#9670;&nbsp;</a></span>CPU_MODEL_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MODEL_NAME&#160;&#160;&#160;&quot;w/FPU&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro contains a string describing the multilib variant being build. </p>

</div>
</div>
<a id="a65a2f3e765349445fd8ad6a44d7e498a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a2f3e765349445fd8ad6a44d7e498a">&#9670;&nbsp;</a></span>CPU_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_NAME&#160;&#160;&#160;&quot;SPARC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define the name of the CPU family. </p>

</div>
</div>
<a id="a6c92c29fa8e83ab85e05543010e10d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c92c29fa8e83ab85e05543010e10d7c">&#9670;&nbsp;</a></span>nop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nop</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;nop&quot;</span> ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment --><p>This macro is a standard nop instruction. </p>

</div>
</div>
<a id="a4f4e4ca9d3079df0075b429e30da502c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4e4ca9d3079df0075b429e30da502c">&#9670;&nbsp;</a></span>sparc_flash_interrupts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_flash_interrupts</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_psr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    sparc_enable_interrupts( (_psr) ); \</div><div class="line">    _psr = sparc_disable_interrupts(); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>SPARC flash processor interrupts. </p>
<p>This method is invoked to temporarily enable all maskable interrupts.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_psr</td><td>is the PSR returned by sparc_disable_interrupts. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a124749dcad37f57eb878acc0f84799da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124749dcad37f57eb878acc0f84799da">&#9670;&nbsp;</a></span>sparc_get_interrupt_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_get_interrupt_level</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    uint32_t _psr_level = 0; <a class="code" href="sparc_8h.html#a1a031e6926662c0d6b24aa8beb8c0b45">\</a></div><div class="line"><a class="code" href="sparc_8h.html#a1a031e6926662c0d6b24aa8beb8c0b45">    \</a></div><div class="line"><a class="code" href="sparc_8h.html#a1a031e6926662c0d6b24aa8beb8c0b45">    sparc_get_psr</a>( _psr_level ); \</div><div class="line">    (_level) = \</div><div class="line">      (_psr_level &amp; <a class="code" href="sparc_8h.html#a5a87d851c6b55fa7252a4b7ea64cd31c">SPARC_PSR_PIL_MASK</a>) &gt;&gt; <a class="code" href="sparc_8h.html#a16bbf8eeceeb0c19fa0fa1122d487ec2">SPARC_PSR_PIL_BIT_POSITION</a>; \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div><div class="ttc" id="sparc_8h_html_a16bbf8eeceeb0c19fa0fa1122d487ec2"><div class="ttname"><a href="sparc_8h.html#a16bbf8eeceeb0c19fa0fa1122d487ec2">SPARC_PSR_PIL_BIT_POSITION</a></div><div class="ttdeci">#define SPARC_PSR_PIL_BIT_POSITION</div><div class="ttdef"><b>Definition:</b> sparc.h:148</div></div>
<div class="ttc" id="sparc_8h_html_a1a031e6926662c0d6b24aa8beb8c0b45"><div class="ttname"><a href="sparc_8h.html#a1a031e6926662c0d6b24aa8beb8c0b45">sparc_get_psr</a></div><div class="ttdeci">#define sparc_get_psr(_psr)</div><div class="ttdoc">Macro to obtain the PSR.</div><div class="ttdef"><b>Definition:</b> sparc.h:194</div></div>
<div class="ttc" id="sparc_8h_html_a5a87d851c6b55fa7252a4b7ea64cd31c"><div class="ttname"><a href="sparc_8h.html#a5a87d851c6b55fa7252a4b7ea64cd31c">SPARC_PSR_PIL_MASK</a></div><div class="ttdeci">#define SPARC_PSR_PIL_MASK</div><div class="ttdef"><b>Definition:</b> sparc.h:127</div></div>
</div><!-- fragment -->
<p>SPARC obtain interrupt level. </p>
<p>This method is invoked to obtain the current interrupt disable level.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_level</td><td>is the PSR returned by sparc_disable_interrupts. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1a031e6926662c0d6b24aa8beb8c0b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a031e6926662c0d6b24aa8beb8c0b45">&#9670;&nbsp;</a></span>sparc_get_psr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_get_psr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_psr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">     (_psr) = 0; \</div><div class="line">     __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;rd %%psr, %0&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_psr) : <span class="stringliteral">&quot;0&quot;</span> (_psr) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to obtain the PSR. </p>
<p>This macro returns the current contents of the PSR register in <em>_psr</em>. </p>

</div>
</div>
<a id="adb4cffe8604f97063d250de9b5f34e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4cffe8604f97063d250de9b5f34e78">&#9670;&nbsp;</a></span>sparc_get_tbr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_get_tbr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_tbr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">     (_tbr) = 0; <span class="comment">/* to avoid unitialized warnings */</span> \</div><div class="line">     __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;rd %%tbr, %0&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_tbr) : <span class="stringliteral">&quot;0&quot;</span> (_tbr) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to obtain the TBR. </p>
<p>This macro returns the current contents of the TBR register in <em>_tbr</em>. </p>

</div>
</div>
<a id="a72f0f159512633d37f082281cf5cf24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f0f159512633d37f082281cf5cf24a">&#9670;&nbsp;</a></span>sparc_get_wim</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_get_wim</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_wim</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;rd %%wim, %0&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_wim) : <span class="stringliteral">&quot;0&quot;</span> (_wim) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to obtain the WIM. </p>
<p>This macro returns the current contents of the WIM field in <em>_wim</em>. </p>

</div>
</div>
<a id="a32614ef63da34e114e6c45bd5ab15e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32614ef63da34e114e6c45bd5ab15e5f">&#9670;&nbsp;</a></span>sparc_get_y</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_get_y</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;rd %%y, %0&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_y) : <span class="stringliteral">&quot;0&quot;</span> (_y) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to obtain the Y register. </p>
<p>This macro returns the current contents of the Y register in <em>_y</em>. </p>

</div>
</div>
<a id="a9f9bc5713562216d9904ae621b8f5c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f9bc5713562216d9904ae621b8f5c56">&#9670;&nbsp;</a></span>SPARC_HAS_BITSCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_HAS_BITSCAN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Some higher end SPARCs have a bitscan instructions. It would be nice to take advantage of them. Right now, there is no port to a CPU model with this feature and no (untested) code that is based on this feature flag. </p>

</div>
</div>
<a id="a92093960a31ba99f1d8258c3c383be3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92093960a31ba99f1d8258c3c383be3c">&#9670;&nbsp;</a></span>SPARC_HAS_FPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_HAS_FPU&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro indicates whether this multilib variation has hardware floating point or not. We use the gcc cpp predefine _SOFT_FLOAT to determine that. </p>

</div>
</div>
<a id="a2b1bb1e40a744b9d580ab7f338a287ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1bb1e40a744b9d580ab7f338a287ab">&#9670;&nbsp;</a></span>SPARC_LEON3FT_B2BST_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_LEON3FT_B2BST_NOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See GRLIB-TN-0009: "LEON3FT Stale Cache Entry After Store with
Data Tag Parity Error" </p>

</div>
</div>
<a id="acafa6b7ae954308636ccc464e7cb38d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acafa6b7ae954308636ccc464e7cb38d1">&#9670;&nbsp;</a></span>SPARC_NUMBER_OF_REGISTER_WINDOWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_NUMBER_OF_REGISTER_WINDOWS&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This should be OK until a port to a higher end SPARC processor is made that has more than 8 register windows. If this cannot be determined based on multilib settings (v7/v8/v9), then the cpu_asm.S code that depends on this will have to move to libcpu. </p>

</div>
</div>
<a id="a0a43f53e5ffe64ea45a156dc50b5827f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a43f53e5ffe64ea45a156dc50b5827f">&#9670;&nbsp;</a></span>SPARC_PSR_CWP_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_CWP_BIT_POSITION&#160;&#160;&#160;0   /* bits  0 -  4 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the CWP in the PSR. </p>

</div>
</div>
<a id="abddd537b3f991d2667c6722774cb3ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abddd537b3f991d2667c6722774cb3ad2">&#9670;&nbsp;</a></span>SPARC_PSR_CWP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_CWP_MASK&#160;&#160;&#160;0x07   /* bits  0 -  4 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSR masks and starting bit positions</p>
<p>NOTE: Reserved bits are ignored. </p>

</div>
</div>
<a id="aae19cb6fd36de325c92ef320bde64464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae19cb6fd36de325c92ef320bde64464">&#9670;&nbsp;</a></span>SPARC_PSR_EC_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_EC_BIT_POSITION&#160;&#160;&#160;13   /* bit  13 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the EC in the PSR. </p>

</div>
</div>
<a id="abf217fe2094bfea90a2968a96fae5baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf217fe2094bfea90a2968a96fae5baa">&#9670;&nbsp;</a></span>SPARC_PSR_EC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_EC_MASK&#160;&#160;&#160;0x00002000   /* bit  13 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the EC bits in the PSR. </p>

</div>
</div>
<a id="a5ce11dfccff896918b20cb1ec4a5394a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce11dfccff896918b20cb1ec4a5394a">&#9670;&nbsp;</a></span>SPARC_PSR_EF_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_EF_BIT_POSITION&#160;&#160;&#160;12   /* bit  12 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the EF in the PSR. </p>

</div>
</div>
<a id="ab214a97fcc5f1ec7b1b7918314ac0f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab214a97fcc5f1ec7b1b7918314ac0f05">&#9670;&nbsp;</a></span>SPARC_PSR_EF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_EF_MASK&#160;&#160;&#160;0x00001000   /* bit  12 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the EF bits in the PSR. </p>

</div>
</div>
<a id="aca8179fa4758eae289cd7c611fb3cbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8179fa4758eae289cd7c611fb3cbfc">&#9670;&nbsp;</a></span>SPARC_PSR_ET_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_ET_BIT_POSITION&#160;&#160;&#160;5   /* bit   5 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the ET in the PSR. </p>

</div>
</div>
<a id="abf34e9931aaabef8a8fd69f4559d6059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf34e9931aaabef8a8fd69f4559d6059">&#9670;&nbsp;</a></span>SPARC_PSR_ET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_ET_MASK&#160;&#160;&#160;0x00000020   /* bit   5 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the ET bits in the PSR. </p>

</div>
</div>
<a id="a219f5bb1219471834d66f0e4a42f9c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219f5bb1219471834d66f0e4a42f9c42">&#9670;&nbsp;</a></span>SPARC_PSR_ICC_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_ICC_BIT_POSITION&#160;&#160;&#160;20   /* bits 20 - 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the ICC in the PSR. </p>

</div>
</div>
<a id="ae43c0a8d0350be77cfb58c7da3baeb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae43c0a8d0350be77cfb58c7da3baeb88">&#9670;&nbsp;</a></span>SPARC_PSR_ICC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_ICC_MASK&#160;&#160;&#160;0x00F00000   /* bits 20 - 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the ICC bits in the PSR. </p>

</div>
</div>
<a id="a4bfe81cd59078dc0ff2a7c01b8c00796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfe81cd59078dc0ff2a7c01b8c00796">&#9670;&nbsp;</a></span>SPARC_PSR_IMPL_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_IMPL_BIT_POSITION&#160;&#160;&#160;28   /* bits 28 - 31 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the IMPL in the PSR. </p>

</div>
</div>
<a id="a9130247932b59e36c9a633e6dda8d4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9130247932b59e36c9a633e6dda8d4d0">&#9670;&nbsp;</a></span>SPARC_PSR_IMPL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_IMPL_MASK&#160;&#160;&#160;0xF0000000   /* bits 28 - 31 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the IMPL bits in the PSR. </p>

</div>
</div>
<a id="a16bbf8eeceeb0c19fa0fa1122d487ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16bbf8eeceeb0c19fa0fa1122d487ec2">&#9670;&nbsp;</a></span>SPARC_PSR_PIL_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_PIL_BIT_POSITION&#160;&#160;&#160;8   /* bits  8 - 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the PIL in the PSR. </p>

</div>
</div>
<a id="a5a87d851c6b55fa7252a4b7ea64cd31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a87d851c6b55fa7252a4b7ea64cd31c">&#9670;&nbsp;</a></span>SPARC_PSR_PIL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_PIL_MASK&#160;&#160;&#160;0x00000F00   /* bits  8 - 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the PIL bits in the PSR. </p>

</div>
</div>
<a id="af7ca7e3f52831a40371ab5ee4309bf2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ca7e3f52831a40371ab5ee4309bf2e">&#9670;&nbsp;</a></span>SPARC_PSR_PS_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_PS_BIT_POSITION&#160;&#160;&#160;6   /* bit   6 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the PS in the PSR. </p>

</div>
</div>
<a id="a3314dc4d0028323ecd368af3e654716b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3314dc4d0028323ecd368af3e654716b">&#9670;&nbsp;</a></span>SPARC_PSR_PS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_PS_MASK&#160;&#160;&#160;0x00000040   /* bit   6 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the PS bits in the PSR. </p>

</div>
</div>
<a id="ae6fe80debbedc8a13e890e48e8e60558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6fe80debbedc8a13e890e48e8e60558">&#9670;&nbsp;</a></span>SPARC_PSR_S_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_S_BIT_POSITION&#160;&#160;&#160;7   /* bit   7 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the S in the PSR. </p>

</div>
</div>
<a id="ae5ec4f6f50e287519d5546d7c86b569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ec4f6f50e287519d5546d7c86b569d">&#9670;&nbsp;</a></span>SPARC_PSR_S_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_S_MASK&#160;&#160;&#160;0x00000080   /* bit   7 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the S bits in the PSR. </p>

</div>
</div>
<a id="a63501e3582713c93f2cb2426d32b07f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63501e3582713c93f2cb2426d32b07f4">&#9670;&nbsp;</a></span>SPARC_PSR_VER_BIT_POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_VER_BIT_POSITION&#160;&#160;&#160;24   /* bits 24 - 27 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is the starting bit position of the VER in the PSR. </p>

</div>
</div>
<a id="ab6dbce1ec85e216c63b18e66a9e8306a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6dbce1ec85e216c63b18e66a9e8306a">&#9670;&nbsp;</a></span>SPARC_PSR_VER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPARC_PSR_VER_MASK&#160;&#160;&#160;0x0F000000   /* bits 24 - 27 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This constant is a mask for the VER bits in the PSR. </p>

</div>
</div>
<a id="a2747533d1801804c382311ed3bb4e114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2747533d1801804c382311ed3bb4e114">&#9670;&nbsp;</a></span>sparc_set_psr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_set_psr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_psr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;mov  %0, %%psr &quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> ((_psr)) : <span class="stringliteral">&quot;0&quot;</span> ((_psr)) ); \</div><div class="line">    nop(); \</div><div class="line">    nop(); \</div><div class="line">    nop(); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to set the PSR. </p>
<p>This macro sets the PSR register to the value in <em>_psr</em>. </p>

</div>
</div>
<a id="a954ff675f2d4e6c8b82c689e15b1273e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954ff675f2d4e6c8b82c689e15b1273e">&#9670;&nbsp;</a></span>sparc_set_tbr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_set_tbr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_tbr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">     __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;wr %0, 0, %%tbr&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_tbr) : <span class="stringliteral">&quot;0&quot;</span> (_tbr) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to set the TBR. </p>
<p>This macro sets the TBR register to the value in <em>_tbr</em>. </p>

</div>
</div>
<a id="a31b67032074138facea4e1d7c55d704d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b67032074138facea4e1d7c55d704d">&#9670;&nbsp;</a></span>sparc_set_wim</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_set_wim</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_wim</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;wr %0, %%wim&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_wim) : <span class="stringliteral">&quot;0&quot;</span> (_wim) ); \</div><div class="line">    nop(); \</div><div class="line">    nop(); \</div><div class="line">    nop(); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to set the WIM. </p>
<p>This macro sets the WIM field to the value in <em>_wim</em>. </p>

</div>
</div>
<a id="aa4ee5adcb61a9a30b1034df816f0afa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ee5adcb61a9a30b1034df816f0afa2">&#9670;&nbsp;</a></span>sparc_set_y</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sparc_set_y</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ <span class="keyword">volatile</span>( <span class="stringliteral">&quot;wr %0, %%y&quot;</span> :  <span class="stringliteral">&quot;=r&quot;</span> (_y) : <span class="stringliteral">&quot;0&quot;</span> (_y) ); \</div><div class="line">  } <span class="keywordflow">while</span> ( 0 )</div></div><!-- fragment -->
<p>Macro to set the Y register. </p>
<p>This macro sets the Y register to the value in <em>_y</em>. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="abadee144c5cabc69f73b725473b5ea55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abadee144c5cabc69f73b725473b5ea55">&#9670;&nbsp;</a></span>sparc_syscall_exit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sparc_syscall_exit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>exitcode1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>exitcode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPARC exit through system call 1. </p>
<p>This method is invoked to go into system error halt. The optional arguments can be given to hypervisor, hardware debugger, simulator or similar.</p>
<p>System error mode is entered when taking a trap when traps have been disabled. What happens when error mode is entered depends on the motherboard. In a typical development systems the CPU relingish control to the debugger, simulator, hypervisor or similar. The following steps are taken:</p>
<ol type="1">
<li>Going into system error mode by Software Trap 0</li>
<li>g1=1 (syscall 1 - Exit)</li>
<li>g2=Primary exit code</li>
<li>g3=Secondary exit code. Dependends on g2 exit type.</li>
</ol>
<p>This function never returns.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">exitcode1</td><td>Primary exit code stored in CPU g2 register after exit </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">exitcode2</td><td>Primary exit code stored in CPU g3 register after exit </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
