<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p475" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_475{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_475{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_475{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_475{left:70px;bottom:1088px;letter-spacing:-0.14px;}
#t5_475{left:96px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_475{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_475{left:70px;bottom:1046px;letter-spacing:-0.15px;}
#t8_475{left:96px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_475{left:96px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_475{left:70px;bottom:1005px;letter-spacing:-0.14px;}
#tb_475{left:96px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_475{left:70px;bottom:981px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#td_475{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_475{left:70px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tf_475{left:96px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_475{left:96px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_475{left:70px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ti_475{left:70px;bottom:857px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#tj_475{left:70px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tk_475{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tl_475{left:70px;bottom:749px;letter-spacing:0.14px;}
#tm_475{left:152px;bottom:749px;letter-spacing:0.15px;word-spacing:-0.03px;}
#tn_475{left:70px;bottom:726px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#to_475{left:619px;bottom:726px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#tp_475{left:70px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tq_475{left:70px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tr_475{left:70px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#ts_475{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_475{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tu_475{left:70px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_475{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tw_475{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_475{left:70px;bottom:567px;letter-spacing:-0.18px;word-spacing:-0.87px;}
#ty_475{left:70px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_475{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t10_475{left:70px;bottom:509px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t11_475{left:70px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t12_475{left:70px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t13_475{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t14_475{left:70px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_475{left:70px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_475{left:70px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_475{left:70px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_475{left:70px;bottom:367px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t19_475{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_475{left:70px;bottom:282px;letter-spacing:0.16px;}
#t1b_475{left:151px;bottom:282px;letter-spacing:0.19px;word-spacing:0.07px;}
#t1c_475{left:70px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1d_475{left:70px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1e_475{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1f_475{left:70px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_475{left:70px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1h_475{left:70px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1i_475{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_475{left:70px;bottom:131px;letter-spacing:-0.18px;word-spacing:-0.66px;}
#t1k_475{left:492px;bottom:131px;letter-spacing:-0.07px;}
#t1l_475{left:507px;bottom:131px;letter-spacing:-0.19px;word-spacing:-0.63px;}
#t1m_475{left:70px;bottom:114px;letter-spacing:-0.16px;word-spacing:-0.44px;}

.s1_475{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_475{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_475{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_475{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_475{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_475{font-size:14px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts475" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg475Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg475" style="-webkit-user-select: none;"><object width="935" height="1210" data="475/475.svg" type="image/svg+xml" id="pdf475" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_475" class="t s1_475">Vol. 3A </span><span id="t2_475" class="t s1_475">12-33 </span>
<span id="t3_475" class="t s2_475">MEMORY CACHE CONTROL </span>
<span id="t4_475" class="t s3_475">7. </span><span id="t5_475" class="t s3_475">If the PGE flag is clear in control register CR4, flush all TLBs by executing a MOV from control register CR3 to </span>
<span id="t6_475" class="t s3_475">another register and then a MOV from that register back to CR3. </span>
<span id="t7_475" class="t s3_475">8. </span><span id="t8_475" class="t s3_475">Disable all range registers (by clearing the E flag in register MTRRdefType). If only variable ranges are being </span>
<span id="t9_475" class="t s3_475">modified, software may clear the valid bits for the affected register pairs instead. </span>
<span id="ta_475" class="t s3_475">9. </span><span id="tb_475" class="t s3_475">Update the MTRRs. </span>
<span id="tc_475" class="t s3_475">10. Enable all range registers (by setting the E flag in register MTRRdefType). If only variable-range registers were </span>
<span id="td_475" class="t s3_475">modified and their individual valid bits were cleared, then set the valid bits for the affected ranges instead. </span>
<span id="te_475" class="t s3_475">11. Flush all caches and all TLBs a second time. (The TLB flush is required for Pentium 4, Intel Xeon, and P6 family </span>
<span id="tf_475" class="t s3_475">processors. Executing the WBINVD instruction is not needed when using Pentium 4, Intel Xeon, and P6 family </span>
<span id="tg_475" class="t s3_475">processors, but it may be needed in future systems.) </span>
<span id="th_475" class="t s3_475">12. Enter the normal cache mode to re-enable caching. (Set the CD and NW flags in control register CR0 to 0.) </span>
<span id="ti_475" class="t s3_475">13. Set PGE flag in control register CR4, if cleared in Step 6 (above). </span>
<span id="tj_475" class="t s3_475">14. Wait for all processors to reach this point. </span>
<span id="tk_475" class="t s3_475">15. Enable interrupts. </span>
<span id="tl_475" class="t s4_475">12.11.9 </span><span id="tm_475" class="t s4_475">Large Page Size Considerations </span>
<span id="tn_475" class="t s3_475">The MTRRs provide memory typing for a limited number of regions that have a 4 </span><span id="to_475" class="t s3_475">KByte granularity (the same gran- </span>
<span id="tp_475" class="t s3_475">ularity as 4-KByte pages). The memory type for a given page is cached in the processorâ€™s TLBs. When using large </span>
<span id="tq_475" class="t s3_475">pages (2 MBytes, 4 MBytes, or 1 GBytes), a single page-table entry covers multiple 4-KByte granules, each with a </span>
<span id="tr_475" class="t s3_475">single memory type. Because the memory type for a large page is cached in the TLB, the processor can behave in </span>
<span id="ts_475" class="t s3_475">an undefined manner if a large page is mapped to a region of memory that MTRRs have mapped with multiple </span>
<span id="tt_475" class="t s3_475">memory types. </span>
<span id="tu_475" class="t s3_475">Undefined behavior can be avoided by ensuring that all MTRR memory-type ranges within a large page are of the </span>
<span id="tv_475" class="t s3_475">same type. If a large page maps to a region of memory containing different MTRR-defined memory types, the PCD </span>
<span id="tw_475" class="t s3_475">and PWT flags in the page-table entry should be set for the most conservative memory type for that range. For </span>
<span id="tx_475" class="t s3_475">example, a large page used for memory mapped I/O and regular memory is mapped as UC memory. Alternatively, </span>
<span id="ty_475" class="t s3_475">the operating system can map the region using multiple 4-KByte pages each with its own memory type. </span>
<span id="tz_475" class="t s3_475">The requirement that all 4-KByte ranges in a large page are of the same memory type implies that large pages with </span>
<span id="t10_475" class="t s3_475">different memory types may suffer a performance penalty, since they must be marked with the lowest common </span>
<span id="t11_475" class="t s3_475">denominator memory type. The same consideration apply to 1 GByte pages, each of which may consist of multiple </span>
<span id="t12_475" class="t s3_475">2-Mbyte ranges. </span>
<span id="t13_475" class="t s3_475">The Pentium 4, Intel Xeon, and P6 family processors provide special support for the physical memory range from 0 </span>
<span id="t14_475" class="t s3_475">to 4 MBytes, which is potentially mapped by both the fixed and variable MTRRs. This support is invoked when a </span>
<span id="t15_475" class="t s3_475">Pentium 4, Intel Xeon, or P6 family processor detects a large page overlapping the first 1 MByte of this memory </span>
<span id="t16_475" class="t s3_475">range with a memory type that conflicts with the fixed MTRRs. Here, the processor maps the memory range as </span>
<span id="t17_475" class="t s3_475">multiple 4-KByte pages within the TLB. This operation ensures correct behavior at the cost of performance. To </span>
<span id="t18_475" class="t s3_475">avoid this performance penalty, operating-system software should reserve the large page option for regions of </span>
<span id="t19_475" class="t s3_475">memory at addresses greater than or equal to 4 MBytes. </span>
<span id="t1a_475" class="t s5_475">12.12 </span><span id="t1b_475" class="t s5_475">PAGE ATTRIBUTE TABLE (PAT) </span>
<span id="t1c_475" class="t s3_475">The Page Attribute Table (PAT) extends the IA-32 architectureâ€™s page-table format to allow memory types to be </span>
<span id="t1d_475" class="t s3_475">assigned to regions of physical memory based on linear address mappings. The PAT is a companion feature to the </span>
<span id="t1e_475" class="t s3_475">MTRRs; that is, the MTRRs allow mapping of memory types to regions of the physical address space, where the PAT </span>
<span id="t1f_475" class="t s3_475">allows mapping of memory types to pages within the linear address space. The MTRRs are useful for statically </span>
<span id="t1g_475" class="t s3_475">describing memory types for physical ranges, and are typically set up by the system BIOS. The PAT extends the </span>
<span id="t1h_475" class="t s3_475">functions of the PCD and PWT bits in page tables to allow all five of the memory types that can be assigned with the </span>
<span id="t1i_475" class="t s3_475">MTRRs (plus one additional memory type) to also be assigned dynamically to pages of the linear address space. </span>
<span id="t1j_475" class="t s3_475">The PAT was introduced to IA-32 architecture on the Pentium </span><span id="t1k_475" class="t s6_475">III </span><span id="t1l_475" class="t s3_475">processor. It is also available in the Pentium 4 and </span>
<span id="t1m_475" class="t s3_475">Intel Xeon processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
