-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity MVAU_hls_1_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 31; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 45
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of MVAU_hls_1_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0000000110110111111000011101100", 1 => "1100111000000000000000000000111", 2 => "0000000000000001110010100010100", 3 => "1111110000001100000000000000010", 
    4 => "1100101111001100000000000000000", 5 => "1100100111101011110011100000000", 6 => "1101100111111010000100100000000", 7 => "1111110111101000000000011111101", 
    8 => "1110100000000000000000011100100", 9 => "1110000000000000000000011100111", 10 => "1100110111000101111111100000000", 11 => "1101100000000000000100100000000", 
    12 => "0011011000100001111101100111111", 13 => "1101010000000000000000011011010", 14 => "0000000000011001111101100000000", 15 => "0000000001000100000000000011110", 
    16 => "0010000000010000000000000000000", 17 => "1011001000000001110110000000000", 18 => "0011010000110000000000000000000", 19 => "0000000001001111111001000011001", 
    20 => "0000000000000000000001100010001", 21 => "0000000000001101111100000000000", 22 => "0000001000100110000000011111110", 23 => "0011001000000000001010000000000", 
    24 => "0000000000000001110100111110111", 25 => "0000000000000000001000100000000", 26 => "1110101000000001111000111111001", 27 => "0000000000000000000000000100000", 
    28 => "0000000000000000000000000000000", 29 => "0000000000000000000000000001010", 30 => "1111100000000010000000011110110", 31 => "0000001111011000000000011011111", 
    32 => "0010011110100010000000011100111", 33 => "0000000111011011100101000000000", 34 => "0000101001000000000000011101001", 35 => "0000000111111000000100111101110", 
    36 => "0010010000000000000000011011011", 37 => "0000000111010101111011011100101", 38 => "0000000111001101100001000000000", 39 => "0000001000111100000000000000000", 
    40 => "0000000000000100000000000010101", 41 => "0000000000000000001010011101001", 42 => "0000000000000001110110100000000", 43 => "0000000000000001110011000000000", 
    44 => "0100100000000000000000000011010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

