set-name: 'PolarFire-SoC-HSS::MPFS-Timer-Example'

# Define the entry point address for each hart (U54 cores)
hart-entry-points:
  u54_1: '0x80000000'
  u54_2: '0xB0000000'
  u54_3: '0xB0000000'
  u54_4: '0xB0000000'

# Define the payloads (ELF binaries or raw blobs)
payloads:
   DDR-Release/mpfs-timer-example.elf:
    exec-addr: '0x80000000'
    owner-hart: u54_1
    priv-mode: prv_m  # Start in Machine mode
    skip-opensbi: true  # Optional: Boot directly without OpenSBI