{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590996426229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590996426230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 15:27:06 2020 " "Processing started: Mon Jun 01 15:27:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590996426230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590996426230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analyze_file=D:/altera/13.0/project/cpu/cpu/prj/id_ex.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analyze_file=D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590996426230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590996426822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" id_ex.v(8) " "Verilog HDL syntax error at id_ex.v(8) near text \";\";  expecting \")\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427442 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(13) " "Verilog HDL Port Declaration error at id_ex.v(13): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 13 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(14) " "Verilog HDL Port Declaration error at id_ex.v(14): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 14 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(15) " "Verilog HDL Port Declaration error at id_ex.v(15): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 15 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(16) " "Verilog HDL Port Declaration error at id_ex.v(16): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 16 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(17) " "Verilog HDL Port Declaration error at id_ex.v(17): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 17 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(20) " "Verilog HDL Port Declaration error at id_ex.v(20): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 20 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(21) " "Verilog HDL Port Declaration error at id_ex.v(21): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 21 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(22) " "Verilog HDL Port Declaration error at id_ex.v(22): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 22 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(23) " "Verilog HDL Port Declaration error at id_ex.v(23): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 23 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(24) " "Verilog HDL Port Declaration error at id_ex.v(24): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 24 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg id_ex.v(25) " "Verilog HDL Port Declaration error at id_ex.v(25): input port(s) cannot be declared with type \"reg\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 25 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction id_ex.v(26) " "Verilog HDL syntax error at id_ex.v(26) near text \")\";  expecting a direction" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427444 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "RstEnable id_ex.v(29) " "Verilog HDL Compiler Directive warning at id_ex.v(29): text macro \"RstEnable\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand id_ex.v(29) " "Verilog HDL syntax error at id_ex.v(29) near text \")\";  expecting an operand" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427455 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "EXE_NOP_OP id_ex.v(30) " "Verilog HDL Compiler Directive warning at id_ex.v(30): text macro \"EXE_NOP_OP\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"@\", or an operand id_ex.v(30) " "Verilog HDL syntax error at id_ex.v(30) near text \",\";  expecting \"@\", or an operand" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "EXE_RES_NOP id_ex.v(31) " "Verilog HDL Compiler Directive warning at id_ex.v(31): text macro \"EXE_RES_NOP\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "NOPRegAddr id_ex.v(32) " "Verilog HDL Compiler Directive warning at id_ex.v(32): text macro \"NOPRegAddr\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "WriteDisable id_ex.v(33) " "Verilog HDL Compiler Directive warning at id_ex.v(33): text macro \"WriteDisable\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 33 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ZeroWord id_ex.v(34) " "Verilog HDL Compiler Directive warning at id_ex.v(34): text macro \"ZeroWord\" is undefined" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 34 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" id_ex.v(37) " "Verilog HDL syntax error at id_ex.v(37) near text \",\";  expecting \";\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" id_ex.v(38) " "Verilog HDL syntax error at id_ex.v(38) near text \",\";  expecting \";\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" id_ex.v(39) " "Verilog HDL syntax error at id_ex.v(39) near text \",\";  expecting \";\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" id_ex.v(40) " "Verilog HDL syntax error at id_ex.v(40) near text \",\";  expecting \";\"" {  } { { "prj/id_ex.v" "" { Text "D:/altera/13.0/project/cpu/cpu/prj/id_ex.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1590996427456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590996427512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 01 15:27:07 2020 " "Processing ended: Mon Jun 01 15:27:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590996427512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590996427512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590996427512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590996427512 ""}
