{:input (genetic.crossover/dumb-crossover 156881121 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))) (genetic.mutation/change-constant-value 323011997 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire1_0, \\wire:missing_edge , wire6_0);\n  wire \\:missing_edge ;\n  inout wire1_0;\n  wire wire1_0;\n  wire wire2;\n  wire \\wire3_:missing ;\n  output wire6_0;\n  wire wire6_0;\n  wire wire8;\n  wire \\wire:missing_4 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire2 = 1'h0;\n  assign \\wire3_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_4  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:3.1-21.10\" *)\nmodule postsynth(wire1_0, \\wire:missing_edge , wire6_0);\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:5.9-5.16\" *)\n  inout wire1_0;\n  wire wire1_0;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:7.8-7.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:8.8-8.23\" *)\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:9.10-9.17\" *)\n  output wire6_0;\n  wire wire6_0;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:11.8-11.13\" *)\n  wire wire8;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:12.8-12.23\" *)\n  wire \\wire:missing_4 ;\n  (* src = \"/tmp/fuzzmount6020635C/F31D3E02.v:13.9-13.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2 = 1'h0;\n  assign \\wire3_:missing  = 1'h0;\n  assign wire6_0 = 1'hx;\n  assign wire8 = 1'h0;\n  assign \\wire:missing_4  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:01:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut/src/top.v'.\nSBY 13:01:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] Copy '/tmp/fuzzmount6020635C/F31D3E02.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut/src/F31D3E02.v'.\nSBY 13:01:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] Copy '/tmp/fuzzmount6020635C/F31D3E02.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut/src/F31D3E02.post.v'.\nSBY 13:01:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: abc pdr\nSBY 13:01:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:01:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:01:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] base: Warning: Wire presynth.\\wire6_0 is used but has no driver.\nSBY 13:01:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:01:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] base: finished (returncode=0)\nSBY 13:01:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:01:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] aig: Warning: Wire presynth.\\wire6_0 is used but has no driver.\nSBY 13:01:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] aig: finished (returncode=0)\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: Warning: The network has no constraints.\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: finished (returncode=0)\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] engine_0: Status returned by engine: FAIL\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut'.\nSBY 13:01:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw0ugtjut] DONE (FAIL, rc=2)\n", :err ""}}}