
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118623                       # Number of seconds simulated
sim_ticks                                118622995981                       # Number of ticks simulated
final_tick                               1171292014046                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43558                       # Simulator instruction rate (inst/s)
host_op_rate                                    54879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2346286                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891132                       # Number of bytes of host memory used
host_seconds                                 50557.77                       # Real time elapsed on the host
sim_insts                                  2202188465                       # Number of instructions simulated
sim_ops                                    2774583474                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3281792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       761600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4046976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1024896                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1024896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5950                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31617                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8007                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8007                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27665732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6420340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34116286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8639944                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8639944                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8639944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27665732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6420340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42756229                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142404558                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23434538                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18990673                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2031810                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9385620                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8992486                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505336                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89922                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102151407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128988433                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23434538                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11497822                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28182561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6604270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3245107                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11921877                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640081                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138106800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109924239     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649126      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2018023      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961933      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1119156      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603048      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1209164      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763539      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13858572     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138106800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.905789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100951394                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4809677                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27747242                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112456                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4486029                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4045205                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41700                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155641194                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77382                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4486029                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101807819                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1349025                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2001276                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26993208                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1469441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154044569                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        23583                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270465                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       164393                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216406317                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717486869                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717486869                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45710807                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37116                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20582                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4989187                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14883288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       126932                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151303788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140497810                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189696                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27673020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60050896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138106800                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79278418     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24706767     17.89%     75.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11552232      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8474928      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536594      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989490      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959798      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459403      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149170      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138106800                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564889     68.68%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115963     14.10%     82.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141702     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117929078     83.94%     83.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111330      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261759      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179109      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140497810                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.986610                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822554                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420114670                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179014354                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136962595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141320364                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       347004                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3649320                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1031                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222371                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4486029                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         803242                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91674                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151340892                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        53394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14883288                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248144                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20570                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2264849                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137965203                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744300                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532607                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921690                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19595404                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177390                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.968826                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137143192                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136962595                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82157855                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227653338                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961785                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360890                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28532889                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034558                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133620771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83260483     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23561393     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10380128      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5439115      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337561      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558268      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326140      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989447      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2768236      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133620771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2768236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282194859                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307170918                       # The number of ROB writes
system.switch_cpus0.timesIdled                  72864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4297758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.424046                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.424046                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702225                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702225                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622099818                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190772347                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145563152                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142404558                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23898037                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19580035                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2022023                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9835025                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9460547                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2444317                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93245                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105910186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128227870                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23898037                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11904864                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27798911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6060376                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4161522                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12393311                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1580549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141891527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.105764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.530365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114092616     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2242042      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3830897      2.70%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2212690      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1733850      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1538400      1.08%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          933132      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2332775      1.64%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12975125      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141891527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167818                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900448                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105257923                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5328088                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27212598                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72220                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4020697                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3916372                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154561786                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4020697                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105787714                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         604631                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3832685                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26737747                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       908050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153511417                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94663                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216699537                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    714212101                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    714212101                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173537809                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43161678                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34533                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17293                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2660542                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14266720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7290348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70719                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657582                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148467416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139350403                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        87968                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22128943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49118205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141891527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.982091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.544992                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85020575     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21829454     15.38%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11757968      8.29%     83.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8734377      6.16%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8506594      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3160014      2.23%     97.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2382100      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       320724      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179721      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141891527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124073     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165360     37.37%     65.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153109     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117610599     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1887301      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17240      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12569943      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7265320      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139350403                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.978553                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             442542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421122840                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170631130                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136378350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139792945                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285655                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2990223                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119384                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4020697                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         404839                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54046                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148501949                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       833717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14266720                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7290348                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17293                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1161758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1077021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238779                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137183559                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12255896                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2166841                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19521019                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19419657                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7265123                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963337                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136378390                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136378350                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80653041                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223416252                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.957682                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360999                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100899828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124373623                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24128508                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2039105                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137870830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.902103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.711882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87572963     63.52%     63.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24239055     17.58%     81.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9477490      6.87%     87.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4990583      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4247162      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2042053      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       957553      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1488160      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2855811      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137870830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100899828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124373623                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18447454                       # Number of memory references committed
system.switch_cpus1.commit.loads             11276493                       # Number of loads committed
system.switch_cpus1.commit.membars              17240                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18045269                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111968390                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2572450                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2855811                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283517150                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301026691                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 513031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100899828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124373623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100899828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.411346                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.411346                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.708544                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.708544                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       616924784                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190408078                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144302030                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34480                       # number of misc regfile writes
system.l20.replacements                         25653                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371295                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29749                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.480924                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.398890                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.364691                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2682.046115                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1374.190303                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.654796                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335496                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47266                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47266                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14111                       # number of Writeback hits
system.l20.Writeback_hits::total                14111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47266                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47266                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47266                       # number of overall hits
system.l20.overall_hits::total                  47266                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25639                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25652                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25639                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25652                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25639                       # number of overall misses
system.l20.overall_misses::total                25652                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2817155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5878284871                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5881102026                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2817155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5878284871                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5881102026                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2817155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5878284871                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5881102026                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72905                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72918                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72905                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72918                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72905                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72918                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.351677                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.351792                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.351677                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.351792                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.351677                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.351792                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 229271.222396                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 229264.853657                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 229271.222396                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 229264.853657                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 229271.222396                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 229264.853657                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4422                       # number of writebacks
system.l20.writebacks::total                     4422                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25639                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25652                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25639                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25652                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25639                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25652                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4340558298                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4342596200                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4340558298                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4342596200                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4340558298                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4342596200                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.351677                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.351792                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.351677                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.351792                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.351677                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.351792                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 169295.147939                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 169288.796195                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 169295.147939                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 169288.796195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 169295.147939                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 169288.796195                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5965                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          269650                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10061                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.801511                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.254821                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2194.111333                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1783.633846                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001527                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.535672                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.435457                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27332                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27332                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8914                       # number of Writeback hits
system.l21.Writeback_hits::total                 8914                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27332                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27332                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27332                       # number of overall hits
system.l21.overall_hits::total                  27332                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5950                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5965                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5950                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5965                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5950                       # number of overall misses
system.l21.overall_misses::total                 5965                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3739469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1665344644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1669084113                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3739469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1665344644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1669084113                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3739469                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1665344644                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1669084113                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33282                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33297                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8914                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8914                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33282                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33297                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33282                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33297                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178775                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.179145                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178775                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179145                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178775                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179145                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 249297.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279889.856134                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279812.927578                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 249297.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279889.856134                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279812.927578                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 249297.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279889.856134                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279812.927578                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3585                       # number of writebacks
system.l21.writebacks::total                     3585                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5950                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5965                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5950                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5965                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5950                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5965                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2840831                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1307939296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1310780127                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2840831                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1307939296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1310780127                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2840831                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1307939296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1310780127                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178775                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.179145                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178775                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179145                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178775                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179145                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189388.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219821.730420                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 219745.201509                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189388.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219821.730420                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 219745.201509                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189388.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219821.730420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 219745.201509                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996313                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011929478                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040180.399194                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996313                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11921861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11921861                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11921861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11921861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11921861                       # number of overall hits
system.cpu0.icache.overall_hits::total       11921861                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3561432                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3561432                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3561432                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3561432                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3561432                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3561432                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11921877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11921877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11921877                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11921877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11921877                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11921877                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222589.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222589.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222589.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2925055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2925055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2925055                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225004.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72905                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584172                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73161                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2454.643485                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509496                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490504                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594140                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586845                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175728                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175728                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175728                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175728                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175728                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23529698287                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23529698287                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23529698287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23529698287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23529698287                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23529698287                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017987                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010483                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010483                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010483                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010483                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 133898.401433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 133898.401433                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133898.401433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133898.401433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133898.401433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133898.401433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14111                       # number of writebacks
system.cpu0.dcache.writebacks::total            14111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102823                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102823                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102823                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102823                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72905                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72905                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72905                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9180212984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9180212984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9180212984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9180212984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9180212984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9180212984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004349                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125920.211014                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125920.211014                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125920.211014                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125920.211014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125920.211014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125920.211014                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997265                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013689581                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198892.800434                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997265                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12393295                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12393295                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12393295                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12393295                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12393295                       # number of overall hits
system.cpu1.icache.overall_hits::total       12393295                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4206228                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4206228                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4206228                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4206228                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4206228                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4206228                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12393311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12393311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12393311                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12393311                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12393311                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12393311                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 262889.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 262889.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 262889.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 262889.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 262889.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 262889.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3878169                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3878169                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3878169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3878169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3878169                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3878169                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 258544.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 258544.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 258544.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 258544.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 258544.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 258544.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33282                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162680336                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33538                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4850.627229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.048314                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.951686                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902532                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097468                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9139827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9139827                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7136481                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7136481                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17240                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16276308                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16276308                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16276308                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16276308                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85247                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85247                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85247                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85247                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85247                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9259599461                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9259599461                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9259599461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9259599461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9259599461                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9259599461                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9225074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9225074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7136481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7136481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16361555                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16361555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16361555                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16361555                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009241                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005210                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005210                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108620.824909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108620.824909                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108620.824909                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108620.824909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108620.824909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108620.824909                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8914                       # number of writebacks
system.cpu1.dcache.writebacks::total             8914                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51965                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51965                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33282                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33282                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33282                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3496876189                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3496876189                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3496876189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3496876189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3496876189                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3496876189                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105068.090529                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105068.090529                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105068.090529                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105068.090529                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105068.090529                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105068.090529                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
