<!-- vim: set ai sw=1 ts=1 sta et: -->
<models xmlns:xi="http://www.w3.org/2001/XInclude">
 <!--
 <model name="RAM64X1D">
  <input_ports>
   <port is_clock="1"   name="WCLK"  />
   <port clock="WCLK"   name="WE"    />

   <port clock="WCLK"   name="A0"    />
   <port clock="WCLK"   name="A1"    />
   <port clock="WCLK"   name="A2"    />
   <port clock="WCLK"   name="A3"    />
   <port clock="WCLK"   name="A4"    />
   <port clock="WCLK"   name="A5"    />

   <port clock="WCLK"   name="DPRA0" />
   <port clock="WCLK"   name="DPRA1" />
   <port clock="WCLK"   name="DPRA2" />
   <port clock="WCLK"   name="DPRA3" />
   <port clock="WCLK"   name="DPRA4" />
   <port clock="WCLK"   name="DPRA5" />

   <port clock="WCLK"   name="D"     />
  </input_ports>
  <output_ports>
   <port clock="WCLK" name="SPO"    />
   <port clock="WCLK" name="DPO"    />
  </output_ports>
 </model>
 -->
 <model name="RAM64X1D">
  <input_ports>
   <port is_clock="1"   name="WCLK"  />
   <port clock="WCLK"   name="WE"    />
   <port clock="WCLK"   name="D"     />

   <port clock="WCLK"   name="A"     /><!-- 5bits? -->
   <port                name="DPRA"  /><!-- 5bits? -->
  </input_ports>
  <output_ports>
   <port clock="WCLK"   name="SPO"   />
   <port                name="DPO"   />
  </output_ports>
 </model>
 <!--
 <model name="RAM128X1D">
  <input_ports>
   <port is_clock="1"   name="WCLK"  />
   <port clock="WCLK"   name="WE"    />
   <port clock="WCLK"   name="D"     />

   <port clock="WCLK"   name="A"     />
   <port clock="WCLK"   name="DPRA"  />
  </input_ports>
  <output_ports>
   <port clock="WCLK"   name="SPO"   />
   <port clock="WCLK"   name="DPO"   />
  </output_ports>
 </model>
 -->
</models>
