#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  2 21:31:11 2022
# Process ID: 264
# Current directory: C:/Users/green/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728
# Log file: C:/Users/green/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/green/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/final_final/final_final.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_HDMI_TOP_0_0
startgroup
create_bd_port -dir O -from 4 -to 0 -type data total_score
connect_bd_net [get_bd_pins /HDMI_TOP_0/total_score] [get_bd_ports total_score]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e1
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e1] [get_bd_ports enemy_shoot_e1]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e2
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e2] [get_bd_ports enemy_shoot_e2]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e3
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e3] [get_bd_ports enemy_shoot_e3]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e4
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e4] [get_bd_ports enemy_shoot_e4]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e5
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e5] [get_bd_ports enemy_shoot_e5]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e1
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e1] [get_bd_ports enemy_shoot_stage4_e1]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e2
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e2] [get_bd_ports enemy_shoot_stage4_e2]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e3
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e3] [get_bd_ports enemy_shoot_stage4_e3]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 -type data life
connect_bd_net [get_bd_pins /HDMI_TOP_0/life] [get_bd_ports life]
endgroup
startgroup
create_bd_port -dir O -type data item_1_get
connect_bd_net [get_bd_pins /HDMI_TOP_0/item_1_get] [get_bd_ports item_1_get]
endgroup
startgroup
create_bd_port -dir O -type data item_2_get
connect_bd_net [get_bd_pins /HDMI_TOP_0/item_2_get] [get_bd_ports item_2_get]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP1_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
set_property location {3 914 549} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP1] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins smartconnect_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ahblite_bridge:3.0 axi_ahblite_bridge_0
endgroup
set_property location {4 1386 616} [get_bd_cells axi_ahblite_bridge_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_ahblite_bridge_0/AXI4]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_ahblite_bridge_0/s_axi_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_ahblite_bridge_0/s_axi_aclk]
create_bd_port -dir O -type clk HCLK
startgroup
connect_bd_net [get_bd_ports HCLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_ahblite_bridge_0/M_AHB]
endgroup
validate_bd_design
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_fifo_mm_s_0_Mem0] [get_bd_addr_segs processing_system7_0/Data/SEG_axi_fifo_mm_s_1_Mem0]
assign_bd_address
save_bd_design
validate_bd_design
close [ open D:/Xilinx/final_final/final_final.srcs/sources_1/new/sound_effect.v w ]
add_files D:/Xilinx/final_final/final_final.srcs/sources_1/new/sound_effect.v
close [ open D:/Xilinx/final_final/final_final.srcs/sources_1/new/top.v w ]
add_files D:/Xilinx/final_final/final_final.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/imports/Xilinx/week11_source/stream_delay.v] -no_script -reset -force -quiet
remove_files  D:/Xilinx/final_final/final_final.srcs/sources_1/imports/Xilinx/week11_source/stream_delay.v
make_wrapper -files [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_HDMI_TOP_0_0
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1 -prev_step 
update_module_reference design_1_HDMI_TOP_0_0
regenerate_bd_layout
validate_bd_design
reset_run impl_1 -prev_step 
save_bd_design
reset_run synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
archive_project A:/TEAM_MCU.xpr.zip -temp_dir C:/Users/green/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-264-tueszero -force -include_local_ip_cache -include_config_settings
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 open_bd_design {D:/Xilinx/final_07.01.xpr/DAC_converter/DAC_converter.srcs/sources_1/bd/design_1/design_1.bd}
