ARM GAS  /tmp/ccg0WxUB.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hash_sha1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HASH_SHA1,"ax",%progbits
  18              		.align	1
  19              		.global	HASH_SHA1
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HASH_SHA1:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c"
   1:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
   2:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @file    stm32f4xx_hash_sha1.c
   4:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @version V1.0.2
   6:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @date    05-March-2012
   7:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief   This file provides high level functions to compute the HASH SHA1 and
   8:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          HMAC SHA1 Digest of an input message.
   9:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          peripheral.
  11:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  12:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *  @verbatim
  13:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * 
  14:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          ===================================================================
  15:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *                                   How to use this driver
  16:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          ===================================================================
  17:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          1. Enable The HASH controller clock using 
  18:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  20:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          2. Calculate the HASH SHA1 Digest using HASH_SHA1() function.
  21:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  22:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          3. Calculate the HMAC SHA1 Digest using HMAC_SHA1() function.
  23:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  24:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *  @endverbatim
  25:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  26:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  27:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @attention
  28:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  29:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
ARM GAS  /tmp/ccg0WxUB.s 			page 2


  30:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  31:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  32:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * You may not use this file except in compliance with the License.
  33:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * You may obtain a copy of the License at:
  34:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  35:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  37:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * See the License for the specific language governing permissions and
  41:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * limitations under the License.
  42:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  43:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  44:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  45:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  46:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Includes ------------------------------------------------------------------*/
  47:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #include "stm32f4xx_hash.h"
  48:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  49:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  51:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  52:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  53:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH 
  54:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief HASH driver modules
  55:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  56:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  57:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  58:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private typedef -----------------------------------------------------------*/
  59:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private define ------------------------------------------------------------*/
  60:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #define SHA1BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  62:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private macro -------------------------------------------------------------*/
  63:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private variables ---------------------------------------------------------*/
  64:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private function prototypes -----------------------------------------------*/
  65:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private functions ---------------------------------------------------------*/
  66:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  67:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Private_Functions
  68:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  69:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */ 
  70:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  71:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Group6 High Level SHA1 functions
  72:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *  @brief   High Level SHA1 Hash and HMAC functions 
  73:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *
  74:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @verbatim   
  75:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  76:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                           High Level SHA1 Hash and HMAC functions
  77:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  78:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  79:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  80:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @endverbatim
  81:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  82:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  83:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  84:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
  85:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HASH SHA1 digest.
  86:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
ARM GAS  /tmp/ccg0WxUB.s 			page 3


  87:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
  88:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
  89:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
  90:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
  91:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
  92:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  93:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
  94:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
  30              		.loc 1 94 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 94 1 is_stmt 0 view .LVU1
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
  46 0004 0F46     		mov	r7, r1
  47 0006 1646     		mov	r6, r2
  95:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
  48              		.loc 1 95 3 is_stmt 1 view .LVU2
  96:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
  49              		.loc 1 96 3 view .LVU3
  97:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
  50              		.loc 1 97 3 view .LVU4
  51              		.loc 1 97 17 is_stmt 0 view .LVU5
  52 0008 0024     		movs	r4, #0
  53 000a ADF80A40 		strh	r4, [sp, #10]	@ movhi
  98:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
  54              		.loc 1 98 3 is_stmt 1 view .LVU6
  55              	.LVL1:
  99:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
  56              		.loc 1 99 3 view .LVU7
  57              		.loc 1 99 17 is_stmt 0 view .LVU8
  58 000e 0194     		str	r4, [sp, #4]
 100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
  59              		.loc 1 100 3 is_stmt 1 view .LVU9
  60              	.LVL2:
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
  61              		.loc 1 101 3 view .LVU10
 102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
  62              		.loc 1 102 3 view .LVU11
  63              		.loc 1 102 12 is_stmt 0 view .LVU12
  64 0010 0546     		mov	r5, r0
  65              	.LVL3:
 103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
  66              		.loc 1 103 3 is_stmt 1 view .LVU13
 104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
ARM GAS  /tmp/ccg0WxUB.s 			page 4


  67              		.loc 1 106 3 view .LVU14
  68              		.loc 1 106 19 is_stmt 0 view .LVU15
  69 0012 01F00303 		and	r3, r1, #3
  70 0016 DB00     		lsls	r3, r3, #3
  71 0018 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
  72              		.loc 1 109 3 is_stmt 1 view .LVU16
  73 001c FFF7FEFF 		bl	HASH_DeInit
  74              	.LVL4:
 110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  75              		.loc 1 112 3 view .LVU17
  76              		.loc 1 112 46 is_stmt 0 view .LVU18
  77 0020 0894     		str	r4, [sp, #32]
 113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  78              		.loc 1 113 3 is_stmt 1 view .LVU19
  79              		.loc 1 113 41 is_stmt 0 view .LVU20
  80 0022 0994     		str	r4, [sp, #36]
 114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  81              		.loc 1 114 3 is_stmt 1 view .LVU21
  82              		.loc 1 114 41 is_stmt 0 view .LVU22
  83 0024 2023     		movs	r3, #32
  84 0026 0A93     		str	r3, [sp, #40]
 115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
  85              		.loc 1 115 3 is_stmt 1 view .LVU23
  86 0028 0DEB0300 		add	r0, sp, r3
  87 002c FFF7FEFF 		bl	HASH_Init
  88              	.LVL5:
 116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the data */
 118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  89              		.loc 1 118 3 view .LVU24
  90 0030 BDF80A00 		ldrh	r0, [sp, #10]
  91 0034 80B2     		uxth	r0, r0
  92 0036 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  93              	.LVL6:
 119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Input block in the IN FIFO */
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
  94              		.loc 1 121 3 view .LVU25
  95              	.L2:
  96              		.loc 1 121 12 discriminator 1 view .LVU26
  97              		.loc 1 121 3 is_stmt 0 discriminator 1 view .LVU27
  98 003a BC42     		cmp	r4, r7
  99 003c 05D2     		bcs	.L9
 122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
 100              		.loc 1 123 5 is_stmt 1 discriminator 3 view .LVU28
 101 003e 55F8040B 		ldr	r0, [r5], #4
 102              	.LVL7:
 103              		.loc 1 123 5 is_stmt 0 discriminator 3 view .LVU29
 104 0042 FFF7FEFF 		bl	HASH_DataIn
 105              	.LVL8:
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     inputaddr+=4;
ARM GAS  /tmp/ccg0WxUB.s 			page 5


 106              		.loc 1 124 5 is_stmt 1 discriminator 3 view .LVU30
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 107              		.loc 1 121 20 discriminator 3 view .LVU31
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 108              		.loc 1 121 21 is_stmt 0 discriminator 3 view .LVU32
 109 0046 0434     		adds	r4, r4, #4
 110              	.LVL9:
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 111              		.loc 1 121 21 discriminator 3 view .LVU33
 112 0048 F7E7     		b	.L2
 113              	.L9:
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 114              		.loc 1 128 3 is_stmt 1 view .LVU34
 115 004a FFF7FEFF 		bl	HASH_StartDigest
 116              	.LVL10:
 117              	.L5:
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 118              		.loc 1 131 3 discriminator 2 view .LVU35
 132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 119              		.loc 1 133 5 discriminator 2 view .LVU36
 120              		.loc 1 133 18 is_stmt 0 discriminator 2 view .LVU37
 121 004e 0820     		movs	r0, #8
 122 0050 FFF7FEFF 		bl	HASH_GetFlagStatus
 123              	.LVL11:
 124              		.loc 1 133 16 discriminator 2 view .LVU38
 125 0054 0246     		mov	r2, r0
 126              	.LVL12:
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 127              		.loc 1 134 5 is_stmt 1 discriminator 2 view .LVU39
 128              		.loc 1 134 12 is_stmt 0 discriminator 2 view .LVU40
 129 0056 019B     		ldr	r3, [sp, #4]
 130 0058 0133     		adds	r3, r3, #1
 131 005a 0193     		str	r3, [sp, #4]
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 132              		.loc 1 135 10 is_stmt 1 discriminator 2 view .LVU41
 133              		.loc 1 135 20 is_stmt 0 discriminator 2 view .LVU42
 134 005c 019B     		ldr	r3, [sp, #4]
 135              		.loc 1 135 3 discriminator 2 view .LVU43
 136 005e B3F5803F 		cmp	r3, #65536
 137 0062 01D0     		beq	.L4
 138              		.loc 1 135 41 discriminator 1 view .LVU44
 139 0064 0028     		cmp	r0, #0
 140 0066 F2D1     		bne	.L5
 141              	.L4:
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 142              		.loc 1 137 3 is_stmt 1 view .LVU45
 143              		.loc 1 137 6 is_stmt 0 view .LVU46
 144 0068 12B1     		cbz	r2, .L10
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
ARM GAS  /tmp/ccg0WxUB.s 			page 6


 145              		.loc 1 139 13 view .LVU47
 146 006a 0020     		movs	r0, #0
 147              	.LVL13:
 148              	.L6:
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Read the message digest */
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_GetDigest(&SHA1_MessageDigest);
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;
 149              		.loc 1 155 3 is_stmt 1 view .LVU48
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 150              		.loc 1 156 1 is_stmt 0 view .LVU49
 151 006c 0DB0     		add	sp, sp, #52
 152              	.LCFI2:
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 20
 155              		@ sp needed
 156 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 157              	.LVL14:
 158              	.L10:
 159              	.LCFI3:
 160              		.cfi_restore_state
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 161              		.loc 1 144 5 is_stmt 1 view .LVU50
 162 0070 03A8     		add	r0, sp, #12
 163              	.LVL15:
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 164              		.loc 1 144 5 is_stmt 0 view .LVU51
 165 0072 FFF7FEFF 		bl	HASH_GetDigest
 166              	.LVL16:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 167              		.loc 1 145 5 is_stmt 1 view .LVU52
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 168              		.loc 1 145 33 is_stmt 0 view .LVU53
 169 0076 039B     		ldr	r3, [sp, #12]
 170              	.LVL17:
 171              	.LBB22:
 172              	.LBI22:
 173              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
ARM GAS  /tmp/ccg0WxUB.s 			page 7


   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  /tmp/ccg0WxUB.s 			page 8


  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/ccg0WxUB.s 			page 9


 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
ARM GAS  /tmp/ccg0WxUB.s 			page 10


 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccg0WxUB.s 			page 11


 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccg0WxUB.s 			page 12


 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccg0WxUB.s 			page 13


 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccg0WxUB.s 			page 14


 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccg0WxUB.s 			page 15


 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccg0WxUB.s 			page 16


 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  /tmp/ccg0WxUB.s 			page 17


 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
ARM GAS  /tmp/ccg0WxUB.s 			page 18


 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccg0WxUB.s 			page 19


 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  /tmp/ccg0WxUB.s 			page 20


 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
ARM GAS  /tmp/ccg0WxUB.s 			page 21


 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /tmp/ccg0WxUB.s 			page 22


 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 174              		.loc 2 900 31 is_stmt 1 view .LVU54
 175              	.LBB23:
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 176              		.loc 2 903 3 view .LVU55
 177              		.loc 2 903 10 is_stmt 0 view .LVU56
 178 0078 1BBA     		rev	r3, r3
 179              	.LVL18:
 180              		.loc 2 903 10 view .LVU57
 181              	.LBE23:
 182              	.LBE22:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 183              		.loc 1 145 31 view .LVU58
 184 007a 3360     		str	r3, [r6]
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 185              		.loc 1 146 5 is_stmt 1 view .LVU59
 186              	.LVL19:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
ARM GAS  /tmp/ccg0WxUB.s 			page 23


 187              		.loc 1 147 5 view .LVU60
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 188              		.loc 1 147 33 is_stmt 0 view .LVU61
 189 007c 049B     		ldr	r3, [sp, #16]
 190              	.LVL20:
 191              	.LBB24:
 192              	.LBI24:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 193              		.loc 2 900 31 is_stmt 1 view .LVU62
 194              	.LBB25:
 195              		.loc 2 903 3 view .LVU63
 196              		.loc 2 903 10 is_stmt 0 view .LVU64
 197 007e 1BBA     		rev	r3, r3
 198              	.LVL21:
 199              		.loc 2 903 10 view .LVU65
 200              	.LBE25:
 201              	.LBE24:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 202              		.loc 1 147 31 view .LVU66
 203 0080 7360     		str	r3, [r6, #4]
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 204              		.loc 1 148 5 is_stmt 1 view .LVU67
 205              	.LVL22:
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 206              		.loc 1 149 5 view .LVU68
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 207              		.loc 1 149 33 is_stmt 0 view .LVU69
 208 0082 059B     		ldr	r3, [sp, #20]
 209              	.LVL23:
 210              	.LBB26:
 211              	.LBI26:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 212              		.loc 2 900 31 is_stmt 1 view .LVU70
 213              	.LBB27:
 214              		.loc 2 903 3 view .LVU71
 215              		.loc 2 903 10 is_stmt 0 view .LVU72
 216 0084 1BBA     		rev	r3, r3
 217              	.LVL24:
 218              		.loc 2 903 10 view .LVU73
 219              	.LBE27:
 220              	.LBE26:
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 221              		.loc 1 149 31 view .LVU74
 222 0086 B360     		str	r3, [r6, #8]
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 223              		.loc 1 150 5 is_stmt 1 view .LVU75
 224              	.LVL25:
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 225              		.loc 1 151 5 view .LVU76
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 226              		.loc 1 151 33 is_stmt 0 view .LVU77
 227 0088 069B     		ldr	r3, [sp, #24]
 228              	.LVL26:
 229              	.LBB28:
 230              	.LBI28:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 231              		.loc 2 900 31 is_stmt 1 view .LVU78
ARM GAS  /tmp/ccg0WxUB.s 			page 24


 232              	.LBB29:
 233              		.loc 2 903 3 view .LVU79
 234              		.loc 2 903 10 is_stmt 0 view .LVU80
 235 008a 1BBA     		rev	r3, r3
 236              	.LVL27:
 237              		.loc 2 903 10 view .LVU81
 238              	.LBE29:
 239              	.LBE28:
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 240              		.loc 1 151 31 view .LVU82
 241 008c F360     		str	r3, [r6, #12]
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 242              		.loc 1 152 5 is_stmt 1 view .LVU83
 243              	.LVL28:
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 244              		.loc 1 153 5 view .LVU84
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 245              		.loc 1 153 33 is_stmt 0 view .LVU85
 246 008e 079B     		ldr	r3, [sp, #28]
 247              	.LVL29:
 248              	.LBB30:
 249              	.LBI30:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250              		.loc 2 900 31 is_stmt 1 view .LVU86
 251              	.LBB31:
 252              		.loc 2 903 3 view .LVU87
 253              		.loc 2 903 10 is_stmt 0 view .LVU88
 254 0090 1BBA     		rev	r3, r3
 255              	.LVL30:
 256              		.loc 2 903 10 view .LVU89
 257              	.LBE31:
 258              	.LBE30:
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 259              		.loc 1 153 31 view .LVU90
 260 0092 3361     		str	r3, [r6, #16]
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 261              		.loc 1 101 15 view .LVU91
 262 0094 0120     		movs	r0, #1
 263 0096 E9E7     		b	.L6
 264              		.cfi_endproc
 265              	.LFE130:
 267              		.section	.text.HMAC_SHA1,"ax",%progbits
 268              		.align	1
 269              		.global	HMAC_SHA1
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	HMAC_SHA1:
 276              	.LVL31:
 277              	.LFB131:
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HMAC SHA1 digest.
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Key: pointer to the Key used for HMAC.
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Keylen: length of the Key used for HMAC.  
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
ARM GAS  /tmp/ccg0WxUB.s 			page 25


 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
 167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
 168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
 169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
 170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                       uint32_t Ilen, uint8_t Output[20])
 171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
 278              		.loc 1 171 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 4, pretend = 0, frame = 48
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 171 1 is_stmt 0 view .LVU93
 283 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 284              	.LCFI4:
 285              		.cfi_def_cfa_offset 28
 286              		.cfi_offset 4, -28
 287              		.cfi_offset 5, -24
 288              		.cfi_offset 6, -20
 289              		.cfi_offset 7, -16
 290              		.cfi_offset 8, -12
 291              		.cfi_offset 9, -8
 292              		.cfi_offset 14, -4
 293 0004 8DB0     		sub	sp, sp, #52
 294              	.LCFI5:
 295              		.cfi_def_cfa_offset 80
 296 0006 8146     		mov	r9, r0
 297 0008 0D46     		mov	r5, r1
 298 000a 1F46     		mov	r7, r3
 172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
 299              		.loc 1 172 3 is_stmt 1 view .LVU94
 173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
 300              		.loc 1 173 3 view .LVU95
 174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
 301              		.loc 1 174 3 view .LVU96
 302              		.loc 1 174 17 is_stmt 0 view .LVU97
 303 000c 0024     		movs	r4, #0
 304 000e ADF80A40 		strh	r4, [sp, #10]	@ movhi
 175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitskey = 0;
 305              		.loc 1 175 3 is_stmt 1 view .LVU98
 306              		.loc 1 175 17 is_stmt 0 view .LVU99
 307 0012 ADF80840 		strh	r4, [sp, #8]	@ movhi
 176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
 308              		.loc 1 176 3 is_stmt 1 view .LVU100
 309              	.LVL32:
 177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
 310              		.loc 1 177 3 view .LVU101
 311              		.loc 1 177 17 is_stmt 0 view .LVU102
 312 0016 0194     		str	r4, [sp, #4]
 178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 313              		.loc 1 178 3 is_stmt 1 view .LVU103
 314              	.LVL33:
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 315              		.loc 1 179 3 view .LVU104
 180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 316              		.loc 1 180 3 view .LVU105
ARM GAS  /tmp/ccg0WxUB.s 			page 26


 317              		.loc 1 180 12 is_stmt 0 view .LVU106
 318 0018 8046     		mov	r8, r0
 319              	.LVL34:
 181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 320              		.loc 1 181 3 is_stmt 1 view .LVU107
 321              		.loc 1 181 12 is_stmt 0 view .LVU108
 322 001a 1646     		mov	r6, r2
 323              	.LVL35:
 182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 324              		.loc 1 182 3 is_stmt 1 view .LVU109
 183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 325              		.loc 1 185 3 view .LVU110
 326              		.loc 1 185 19 is_stmt 0 view .LVU111
 327 001c 03F00303 		and	r3, r3, #3
 328              	.LVL36:
 329              		.loc 1 185 19 view .LVU112
 330 0020 DB00     		lsls	r3, r3, #3
 331 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Key */
 188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 332              		.loc 1 188 3 is_stmt 1 view .LVU113
 333              		.loc 1 188 18 is_stmt 0 view .LVU114
 334 0026 01F00303 		and	r3, r1, #3
 335 002a DB00     		lsls	r3, r3, #3
 336 002c ADF80830 		strh	r3, [sp, #8]	@ movhi
 189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
 337              		.loc 1 191 3 is_stmt 1 view .LVU115
 338 0030 FFF7FEFF 		bl	HASH_DeInit
 339              	.LVL37:
 192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 340              		.loc 1 194 3 view .LVU116
 341              		.loc 1 194 46 is_stmt 0 view .LVU117
 342 0034 0894     		str	r4, [sp, #32]
 195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 343              		.loc 1 195 3 is_stmt 1 view .LVU118
 344              		.loc 1 195 41 is_stmt 0 view .LVU119
 345 0036 4023     		movs	r3, #64
 346 0038 0993     		str	r3, [sp, #36]
 196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 347              		.loc 1 196 3 is_stmt 1 view .LVU120
 348              		.loc 1 196 41 is_stmt 0 view .LVU121
 349 003a 2023     		movs	r3, #32
 350 003c 0A93     		str	r3, [sp, #40]
 197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if(Keylen > 64)
 351              		.loc 1 197 3 is_stmt 1 view .LVU122
 352              		.loc 1 197 5 is_stmt 0 view .LVU123
 353 003e 402D     		cmp	r5, #64
 354 0040 13D9     		bls	.L12
 198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC long Key */
ARM GAS  /tmp/ccg0WxUB.s 			page 27


 200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 355              		.loc 1 200 5 is_stmt 1 view .LVU124
 356              		.loc 1 200 46 is_stmt 0 view .LVU125
 357 0042 4FF48033 		mov	r3, #65536
 358 0046 0B93     		str	r3, [sp, #44]
 359              	.L13:
 201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC short Key */
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
 360              		.loc 1 207 3 is_stmt 1 view .LVU126
 361 0048 08A8     		add	r0, sp, #32
 362 004a FFF7FEFF 		bl	HASH_Init
 363              	.LVL38:
 208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the Key */
 210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 364              		.loc 1 210 3 view .LVU127
 365 004e BDF80800 		ldrh	r0, [sp, #8]
 366 0052 80B2     		uxth	r0, r0
 367 0054 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 368              	.LVL39:
 211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Key */
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 369              		.loc 1 213 3 view .LVU128
 370              		.loc 1 213 8 is_stmt 0 view .LVU129
 371 0058 0024     		movs	r4, #0
 372              	.LVL40:
 373              	.L14:
 374              		.loc 1 213 12 is_stmt 1 discriminator 1 view .LVU130
 375              		.loc 1 213 3 is_stmt 0 discriminator 1 view .LVU131
 376 005a AC42     		cmp	r4, r5
 377 005c 08D2     		bcs	.L31
 214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 378              		.loc 1 215 5 is_stmt 1 discriminator 3 view .LVU132
 379 005e 59F8040B 		ldr	r0, [r9], #4
 380              	.LVL41:
 381              		.loc 1 215 5 is_stmt 0 discriminator 3 view .LVU133
 382 0062 FFF7FEFF 		bl	HASH_DataIn
 383              	.LVL42:
 216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     keyaddr+=4;
 384              		.loc 1 216 5 is_stmt 1 discriminator 3 view .LVU134
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 385              		.loc 1 213 22 discriminator 3 view .LVU135
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 386              		.loc 1 213 23 is_stmt 0 discriminator 3 view .LVU136
 387 0066 0434     		adds	r4, r4, #4
 388              	.LVL43:
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 389              		.loc 1 213 23 discriminator 3 view .LVU137
 390 0068 F7E7     		b	.L14
 391              	.LVL44:
ARM GAS  /tmp/ccg0WxUB.s 			page 28


 392              	.L12:
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 393              		.loc 1 205 5 is_stmt 1 view .LVU138
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 394              		.loc 1 205 46 is_stmt 0 view .LVU139
 395 006a 0023     		movs	r3, #0
 396 006c 0B93     		str	r3, [sp, #44]
 397 006e EBE7     		b	.L13
 398              	.LVL45:
 399              	.L31:
 217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 400              		.loc 1 220 3 is_stmt 1 view .LVU140
 401 0070 FFF7FEFF 		bl	HASH_StartDigest
 402              	.LVL46:
 403              	.L17:
 221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 404              		.loc 1 223 3 discriminator 2 view .LVU141
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 405              		.loc 1 225 5 discriminator 2 view .LVU142
 406              		.loc 1 225 18 is_stmt 0 discriminator 2 view .LVU143
 407 0074 0820     		movs	r0, #8
 408 0076 FFF7FEFF 		bl	HASH_GetFlagStatus
 409              	.LVL47:
 410              		.loc 1 225 16 discriminator 2 view .LVU144
 411 007a 8146     		mov	r9, r0
 412              	.LVL48:
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 413              		.loc 1 226 5 is_stmt 1 discriminator 2 view .LVU145
 414              		.loc 1 226 12 is_stmt 0 discriminator 2 view .LVU146
 415 007c 019C     		ldr	r4, [sp, #4]
 416 007e 0134     		adds	r4, r4, #1
 417 0080 0194     		str	r4, [sp, #4]
 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 418              		.loc 1 227 10 is_stmt 1 discriminator 2 view .LVU147
 419              		.loc 1 227 20 is_stmt 0 discriminator 2 view .LVU148
 420 0082 019B     		ldr	r3, [sp, #4]
 421              		.loc 1 227 3 discriminator 2 view .LVU149
 422 0084 B3F5803F 		cmp	r3, #65536
 423 0088 01D0     		beq	.L16
 424              		.loc 1 227 41 discriminator 1 view .LVU150
 425 008a 0028     		cmp	r0, #0
 426 008c F2D1     		bne	.L17
 427              	.L16:
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 428              		.loc 1 229 3 is_stmt 1 view .LVU151
 429              		.loc 1 229 6 is_stmt 0 view .LVU152
 430 008e B9F1000F 		cmp	r9, #0
 431 0092 03D0     		beq	.L32
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
ARM GAS  /tmp/ccg0WxUB.s 			page 29


 432              		.loc 1 231 13 view .LVU153
 433 0094 0020     		movs	r0, #0
 434              	.LVL49:
 435              	.L18:
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Configure the number of valid bits in last word of the Input data */
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Write the Input block in the IN FIFO */
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Start the HASH processor */
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_StartDigest();
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* wait until the Busy flag is RESET */
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter =0;
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     if (busystatus != RESET)
 258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       status = ERROR;
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     else
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {  
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Configure the number of valid bits in last word of the Key */
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Write the Key */
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       keyaddr = (uint32_t)Key;
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Start the HASH processor */
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_StartDigest();
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* wait until the Busy flag is RESET */
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter =0;
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
ARM GAS  /tmp/ccg0WxUB.s 			page 30


 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       if (busystatus != RESET)
 286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         status = ERROR;
 288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       else
 290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         /* Read the message digest */
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_GetDigest(&SHA1_MessageDigest);
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 302:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 303:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }  
 304:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;  
 436              		.loc 1 305 3 is_stmt 1 view .LVU154
 306:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 437              		.loc 1 306 1 is_stmt 0 view .LVU155
 438 0096 0DB0     		add	sp, sp, #52
 439              	.LCFI6:
 440              		.cfi_remember_state
 441              		.cfi_def_cfa_offset 28
 442              		@ sp needed
 443 0098 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 444              	.LVL50:
 445              	.L32:
 446              	.LCFI7:
 447              		.cfi_restore_state
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 448              		.loc 1 236 5 is_stmt 1 view .LVU156
 449 009c BDF80A00 		ldrh	r0, [sp, #10]
 450              	.LVL51:
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 451              		.loc 1 236 5 is_stmt 0 view .LVU157
 452 00a0 80B2     		uxth	r0, r0
 453 00a2 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 454              	.LVL52:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 455              		.loc 1 239 5 is_stmt 1 view .LVU158
 456              	.L19:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 457              		.loc 1 239 14 discriminator 1 view .LVU159
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 458              		.loc 1 239 5 is_stmt 0 discriminator 1 view .LVU160
 459 00a6 B945     		cmp	r9, r7
 460 00a8 06D2     		bcs	.L33
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 461              		.loc 1 241 7 is_stmt 1 discriminator 3 view .LVU161
 462 00aa 56F8040B 		ldr	r0, [r6], #4
 463              	.LVL53:
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
ARM GAS  /tmp/ccg0WxUB.s 			page 31


 464              		.loc 1 241 7 is_stmt 0 discriminator 3 view .LVU162
 465 00ae FFF7FEFF 		bl	HASH_DataIn
 466              	.LVL54:
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 467              		.loc 1 242 7 is_stmt 1 discriminator 3 view .LVU163
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 468              		.loc 1 239 22 discriminator 3 view .LVU164
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 469              		.loc 1 239 23 is_stmt 0 discriminator 3 view .LVU165
 470 00b2 09F10409 		add	r9, r9, #4
 471              	.LVL55:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 472              		.loc 1 239 23 discriminator 3 view .LVU166
 473 00b6 F6E7     		b	.L19
 474              	.L33:
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 475              		.loc 1 246 5 is_stmt 1 view .LVU167
 476 00b8 FFF7FEFF 		bl	HASH_StartDigest
 477              	.LVL56:
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 478              		.loc 1 250 5 view .LVU168
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 479              		.loc 1 250 13 is_stmt 0 view .LVU169
 480 00bc 0023     		movs	r3, #0
 481 00be 0193     		str	r3, [sp, #4]
 482              	.L22:
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 483              		.loc 1 251 5 is_stmt 1 discriminator 2 view .LVU170
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 484              		.loc 1 253 7 discriminator 2 view .LVU171
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 485              		.loc 1 253 20 is_stmt 0 discriminator 2 view .LVU172
 486 00c0 0820     		movs	r0, #8
 487 00c2 FFF7FEFF 		bl	HASH_GetFlagStatus
 488              	.LVL57:
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 489              		.loc 1 253 18 discriminator 2 view .LVU173
 490 00c6 0446     		mov	r4, r0
 491              	.LVL58:
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 492              		.loc 1 254 7 is_stmt 1 discriminator 2 view .LVU174
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 493              		.loc 1 254 14 is_stmt 0 discriminator 2 view .LVU175
 494 00c8 019B     		ldr	r3, [sp, #4]
 495 00ca 0133     		adds	r3, r3, #1
 496 00cc 0193     		str	r3, [sp, #4]
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 497              		.loc 1 255 12 is_stmt 1 discriminator 2 view .LVU176
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 498              		.loc 1 255 22 is_stmt 0 discriminator 2 view .LVU177
 499 00ce 019B     		ldr	r3, [sp, #4]
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 500              		.loc 1 255 5 discriminator 2 view .LVU178
 501 00d0 B3F5803F 		cmp	r3, #65536
 502 00d4 01D0     		beq	.L21
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 503              		.loc 1 255 43 discriminator 1 view .LVU179
ARM GAS  /tmp/ccg0WxUB.s 			page 32


 504 00d6 0028     		cmp	r0, #0
 505 00d8 F2D1     		bne	.L22
 506              	.L21:
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 507              		.loc 1 257 5 is_stmt 1 view .LVU180
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 508              		.loc 1 257 8 is_stmt 0 view .LVU181
 509 00da 0CB1     		cbz	r4, .L34
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 510              		.loc 1 259 14 view .LVU182
 511 00dc 0020     		movs	r0, #0
 512              	.LVL59:
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 513              		.loc 1 259 14 view .LVU183
 514 00de DAE7     		b	.L18
 515              	.LVL60:
 516              	.L34:
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 517              		.loc 1 264 7 is_stmt 1 view .LVU184
 518 00e0 BDF80800 		ldrh	r0, [sp, #8]
 519              	.LVL61:
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 520              		.loc 1 264 7 is_stmt 0 view .LVU185
 521 00e4 80B2     		uxth	r0, r0
 522 00e6 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 523              	.LVL62:
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 524              		.loc 1 267 7 is_stmt 1 view .LVU186
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 525              		.loc 1 268 7 view .LVU187
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 526              		.loc 1 268 7 is_stmt 0 view .LVU188
 527 00ea 04E0     		b	.L23
 528              	.LVL63:
 529              	.L24:
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 530              		.loc 1 270 9 is_stmt 1 discriminator 3 view .LVU189
 531 00ec 58F8040B 		ldr	r0, [r8], #4
 532              	.LVL64:
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 533              		.loc 1 270 9 is_stmt 0 discriminator 3 view .LVU190
 534 00f0 FFF7FEFF 		bl	HASH_DataIn
 535              	.LVL65:
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 536              		.loc 1 271 9 is_stmt 1 discriminator 3 view .LVU191
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 537              		.loc 1 268 26 discriminator 3 view .LVU192
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 538              		.loc 1 268 27 is_stmt 0 discriminator 3 view .LVU193
 539 00f4 0434     		adds	r4, r4, #4
 540              	.LVL66:
 541              	.L23:
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 542              		.loc 1 268 16 is_stmt 1 discriminator 1 view .LVU194
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 543              		.loc 1 268 7 is_stmt 0 discriminator 1 view .LVU195
 544 00f6 AC42     		cmp	r4, r5
ARM GAS  /tmp/ccg0WxUB.s 			page 33


 545 00f8 F8D3     		bcc	.L24
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 546              		.loc 1 275 7 is_stmt 1 view .LVU196
 547 00fa FFF7FEFF 		bl	HASH_StartDigest
 548              	.LVL67:
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 549              		.loc 1 278 7 view .LVU197
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 550              		.loc 1 278 15 is_stmt 0 view .LVU198
 551 00fe 0023     		movs	r3, #0
 552 0100 0193     		str	r3, [sp, #4]
 553              	.L26:
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 554              		.loc 1 279 7 is_stmt 1 discriminator 2 view .LVU199
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 555              		.loc 1 281 9 discriminator 2 view .LVU200
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 556              		.loc 1 281 22 is_stmt 0 discriminator 2 view .LVU201
 557 0102 0820     		movs	r0, #8
 558 0104 FFF7FEFF 		bl	HASH_GetFlagStatus
 559              	.LVL68:
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 560              		.loc 1 281 20 discriminator 2 view .LVU202
 561 0108 0246     		mov	r2, r0
 562              	.LVL69:
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 563              		.loc 1 282 9 is_stmt 1 discriminator 2 view .LVU203
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 564              		.loc 1 282 16 is_stmt 0 discriminator 2 view .LVU204
 565 010a 019B     		ldr	r3, [sp, #4]
 566 010c 0133     		adds	r3, r3, #1
 567 010e 0193     		str	r3, [sp, #4]
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 568              		.loc 1 283 14 is_stmt 1 discriminator 2 view .LVU205
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 569              		.loc 1 283 24 is_stmt 0 discriminator 2 view .LVU206
 570 0110 019B     		ldr	r3, [sp, #4]
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 571              		.loc 1 283 7 discriminator 2 view .LVU207
 572 0112 B3F5803F 		cmp	r3, #65536
 573 0116 01D0     		beq	.L25
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 574              		.loc 1 283 45 discriminator 1 view .LVU208
 575 0118 0028     		cmp	r0, #0
 576 011a F2D1     		bne	.L26
 577              	.L25:
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 578              		.loc 1 285 7 is_stmt 1 view .LVU209
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 579              		.loc 1 285 10 is_stmt 0 view .LVU210
 580 011c 0AB1     		cbz	r2, .L35
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 581              		.loc 1 287 16 view .LVU211
 582 011e 0020     		movs	r0, #0
 583              	.LVL70:
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 584              		.loc 1 287 16 view .LVU212
ARM GAS  /tmp/ccg0WxUB.s 			page 34


 585 0120 B9E7     		b	.L18
 586              	.LVL71:
 587              	.L35:
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 588              		.loc 1 292 9 is_stmt 1 view .LVU213
 589 0122 03A8     		add	r0, sp, #12
 590              	.LVL72:
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 591              		.loc 1 292 9 is_stmt 0 view .LVU214
 592 0124 FFF7FEFF 		bl	HASH_GetDigest
 593              	.LVL73:
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 594              		.loc 1 293 9 is_stmt 1 view .LVU215
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 595              		.loc 1 293 37 is_stmt 0 view .LVU216
 596 0128 039B     		ldr	r3, [sp, #12]
 597              	.LVL74:
 598              	.LBB32:
 599              	.LBI32:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 600              		.loc 2 900 31 is_stmt 1 view .LVU217
 601              	.LBB33:
 602              		.loc 2 903 3 view .LVU218
 603              		.loc 2 903 10 is_stmt 0 view .LVU219
 604 012a 1BBA     		rev	r3, r3
 605              	.LVL75:
 606              		.loc 2 903 10 view .LVU220
 607              	.LBE33:
 608              	.LBE32:
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 609              		.loc 1 293 35 view .LVU221
 610 012c 149A     		ldr	r2, [sp, #80]
 611 012e 1360     		str	r3, [r2]
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 612              		.loc 1 294 9 is_stmt 1 view .LVU222
 613              	.LVL76:
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 614              		.loc 1 295 9 view .LVU223
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 615              		.loc 1 295 37 is_stmt 0 view .LVU224
 616 0130 049B     		ldr	r3, [sp, #16]
 617              	.LVL77:
 618              	.LBB34:
 619              	.LBI34:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 620              		.loc 2 900 31 is_stmt 1 view .LVU225
 621              	.LBB35:
 622              		.loc 2 903 3 view .LVU226
 623              		.loc 2 903 10 is_stmt 0 view .LVU227
 624 0132 1BBA     		rev	r3, r3
 625              	.LVL78:
 626              		.loc 2 903 10 view .LVU228
 627              	.LBE35:
 628              	.LBE34:
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 629              		.loc 1 295 35 view .LVU229
 630 0134 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccg0WxUB.s 			page 35


 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 631              		.loc 1 296 9 is_stmt 1 view .LVU230
 632              	.LVL79:
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 633              		.loc 1 297 9 view .LVU231
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 634              		.loc 1 297 37 is_stmt 0 view .LVU232
 635 0136 059B     		ldr	r3, [sp, #20]
 636              	.LVL80:
 637              	.LBB36:
 638              	.LBI36:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 639              		.loc 2 900 31 is_stmt 1 view .LVU233
 640              	.LBB37:
 641              		.loc 2 903 3 view .LVU234
 642              		.loc 2 903 10 is_stmt 0 view .LVU235
 643 0138 1BBA     		rev	r3, r3
 644              	.LVL81:
 645              		.loc 2 903 10 view .LVU236
 646              	.LBE37:
 647              	.LBE36:
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 648              		.loc 1 297 35 view .LVU237
 649 013a 9360     		str	r3, [r2, #8]
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 650              		.loc 1 298 9 is_stmt 1 view .LVU238
 651              	.LVL82:
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 652              		.loc 1 299 9 view .LVU239
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 653              		.loc 1 299 37 is_stmt 0 view .LVU240
 654 013c 069B     		ldr	r3, [sp, #24]
 655              	.LVL83:
 656              	.LBB38:
 657              	.LBI38:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 658              		.loc 2 900 31 is_stmt 1 view .LVU241
 659              	.LBB39:
 660              		.loc 2 903 3 view .LVU242
 661              		.loc 2 903 10 is_stmt 0 view .LVU243
 662 013e 1BBA     		rev	r3, r3
 663              	.LVL84:
 664              		.loc 2 903 10 view .LVU244
 665              	.LBE39:
 666              	.LBE38:
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 667              		.loc 1 299 35 view .LVU245
 668 0140 D360     		str	r3, [r2, #12]
 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 669              		.loc 1 300 9 is_stmt 1 view .LVU246
 670              	.LVL85:
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 671              		.loc 1 301 9 view .LVU247
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 672              		.loc 1 301 37 is_stmt 0 view .LVU248
 673 0142 079B     		ldr	r3, [sp, #28]
 674              	.LVL86:
ARM GAS  /tmp/ccg0WxUB.s 			page 36


 675              	.LBB40:
 676              	.LBI40:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 677              		.loc 2 900 31 is_stmt 1 view .LVU249
 678              	.LBB41:
 679              		.loc 2 903 3 view .LVU250
 680              		.loc 2 903 10 is_stmt 0 view .LVU251
 681 0144 1BBA     		rev	r3, r3
 682              	.LVL87:
 683              		.loc 2 903 10 view .LVU252
 684              	.LBE41:
 685              	.LBE40:
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 686              		.loc 1 301 35 view .LVU253
 687 0146 1361     		str	r3, [r2, #16]
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 688              		.loc 1 179 15 view .LVU254
 689 0148 0120     		movs	r0, #1
 690 014a A4E7     		b	.L18
 691              		.cfi_endproc
 692              	.LFE131:
 694              		.text
 695              	.Letext0:
 696              		.file 3 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 697              		.file 4 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 698              		.file 5 "Drivers/CMSIS/Core/Include/core_cm4.h"
 699              		.file 6 "Inc/system_stm32f4xx.h"
 700              		.file 7 "Inc/stm32f4xx.h"
 701              		.file 8 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/ccg0WxUB.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_sha1.c
     /tmp/ccg0WxUB.s:18     .text.HASH_SHA1:0000000000000000 $t
     /tmp/ccg0WxUB.s:26     .text.HASH_SHA1:0000000000000000 HASH_SHA1
     /tmp/ccg0WxUB.s:268    .text.HMAC_SHA1:0000000000000000 $t
     /tmp/ccg0WxUB.s:275    .text.HMAC_SHA1:0000000000000000 HMAC_SHA1

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
