<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='516' type='unsigned int llvm::canFoldARMInstrIntoMOVCC(unsigned int Reg, llvm::MachineInstr *&amp; MI, const llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='514'>/// Determine if MI can be folded into an ARM MOVCC instruction, and return the
/// opcode of the SSA instruction representing the conditional MI.</doc>
