<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>ESP8266: esp8266/libraries/GDBStub/src/xtensa/config/core-isa.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESP8266
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_7ce9faf49d92e948e62231802a749443.html">esp8266</a></li><li class="navelem"><a class="el" href="../../dir_6bc1769c3fded096d31ce6cd7e69400a.html">libraries</a></li><li class="navelem"><a class="el" href="../../dir_20cf7fc08f3505a43e48002f4fc8e860.html">GDBStub</a></li><li class="navelem"><a class="el" href="../../dir_9de1ae1a0f0e24eb0acf4c3f09c67035.html">src</a></li><li class="navelem"><a class="el" href="../../dir_26c626fc81b8df79a918206e8a483a56.html">xtensa</a></li><li class="navelem"><a class="el" href="../../dir_722be9a45a4714400f24f9a1e99fe097.html">config</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core-isa.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* </span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *              processor CORE configuration</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  See &lt;xtensa/config/core.h&gt;, which includes this file, for more details.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/* Xtensa processor core configuration information.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Customer ID=7011; Build=0x2b6f6; Copyright (c) 1999-2010 Tensilica Inc.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   Permission is hereby granted, free of charge, to any person obtaining</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   a copy of this software and associated documentation files (the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   &quot;Software&quot;), to deal in the Software without restriction, including</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">   without limitation the rights to use, copy, modify, merge, publish,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   distribute, sublicense, and/or sell copies of the Software, and to</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   permit persons to whom the Software is furnished to do so, subject to</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   the following conditions:</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   The above copyright notice and this permission notice shall be included</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   in all copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef _XTENSA_CORE_CONFIGURATION_H</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define _XTENSA_CORE_CONFIGURATION_H</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">        Parameters Useful for Any Code, USER or PRIVILEGED</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  Note:  Macros of the form XCHAL_HAVE_*** have a value of 1 if the option is</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  configured, and a value of 0 otherwise.  These macros are always defined.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">                ISA</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_BE           0   </span><span class="comment">/* big-endian byte ordering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_WINDOWED     0   </span><span class="comment">/* windowed registers option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define XCHAL_NUM_AREGS         16  </span><span class="comment">/* num of physical addr regs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define XCHAL_NUM_AREGS_LOG2        4   </span><span class="comment">/* log2(XCHAL_NUM_AREGS) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define XCHAL_MAX_INSTRUCTION_SIZE  3   </span><span class="comment">/* max instr bytes (3..8) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DEBUG        1   </span><span class="comment">/* debug option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DENSITY      1   </span><span class="comment">/* 16-bit instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_LOOPS        0   </span><span class="comment">/* zero-overhead loops */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_NSA          1   </span><span class="comment">/* NSA/NSAU instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MINMAX       0   </span><span class="comment">/* MIN/MAX instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SEXT         0   </span><span class="comment">/* SEXT instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CLAMPS       0   </span><span class="comment">/* CLAMPS instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL16        1   </span><span class="comment">/* MUL16S/MUL16U instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL32        1   </span><span class="comment">/* MULL instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL32_HIGH       0   </span><span class="comment">/* MULUH/MULSH instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DIV32        0   </span><span class="comment">/* QUOS/QUOU/REMS/REMU instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_L32R         1   </span><span class="comment">/* L32R instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ABSOLUTE_LITERALS    1   </span><span class="comment">/* non-PC-rel (extended) L32R */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CONST16      0   </span><span class="comment">/* CONST16 instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ADDX         1   </span><span class="comment">/* ADDX#/SUBX# instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_WIDE_BRANCHES    0   </span><span class="comment">/* B*.W18 or B*.W15 instr&#39;s */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PREDICTED_BRANCHES   0   </span><span class="comment">/* B[EQ/EQZ/NE/NEZ]T instr&#39;s */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CALL4AND12       0   </span><span class="comment">/* (obsolete option) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ABS          1   </span><span class="comment">/* ABS instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*#define XCHAL_HAVE_POPC       0*/</span> <span class="comment">/* POPC instruction */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*#define XCHAL_HAVE_CRC        0*/</span> <span class="comment">/* CRC instruction */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_RELEASE_SYNC     0   </span><span class="comment">/* L32AI/S32RI instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_S32C1I       0   </span><span class="comment">/* S32C1I instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SPECULATION      0   </span><span class="comment">/* speculation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_FULL_RESET       1   </span><span class="comment">/* all regs/state reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define XCHAL_NUM_CONTEXTS      1   </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define XCHAL_NUM_MISC_REGS     0   </span><span class="comment">/* num of scratch regs (0..4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_TAP_MASTER       0   </span><span class="comment">/* JTAG TAP control instr&#39;s */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PRID         1   </span><span class="comment">/* processor ID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_EXTERN_REGS      1   </span><span class="comment">/* WER/RER instructions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MP_INTERRUPTS    0   </span><span class="comment">/* interrupt distributor port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MP_RUNSTALL      0   </span><span class="comment">/* core RunStall control port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_THREADPTR        0   </span><span class="comment">/* THREADPTR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_BOOLEANS     0   </span><span class="comment">/* boolean registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CP           0   </span><span class="comment">/* CPENABLE reg (coprocessor) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define XCHAL_CP_MAXCFG         0   </span><span class="comment">/* max allowed cp id plus one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MAC16        0   </span><span class="comment">/* MAC16 package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTORFPU2005    0   </span><span class="comment">/* vector floating-point pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_FP           0   </span><span class="comment">/* floating point pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DFP          0   </span><span class="comment">/* double precision FP pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DFP_accel        0   </span><span class="comment">/* double precision FP acceleration pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTRA1      0   </span><span class="comment">/* Vectra I  pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTRALX     0   </span><span class="comment">/* Vectra LX pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIFIPRO      0   </span><span class="comment">/* HiFiPro Audio Engine pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIFI2        0   </span><span class="comment">/* HiFi2 Audio Engine pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CONNXD2      0   </span><span class="comment">/* ConnX D2 pkg */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">                MISC</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define XCHAL_NUM_WRITEBUFFER_ENTRIES   1   </span><span class="comment">/* size of write buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define XCHAL_INST_FETCH_WIDTH      4   </span><span class="comment">/* instr-fetch width in bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define XCHAL_DATA_WIDTH        4   </span><span class="comment">/* data width in bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*  In T1050, applies to selected core load and store instructions (see ISA): */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_LOAD_EXCEPTION  1   </span><span class="comment">/* unaligned loads cause exc. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_STORE_EXCEPTION 1   </span><span class="comment">/* unaligned stores cause exc.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_LOAD_HW     0   </span><span class="comment">/* unaligned loads work in hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_STORE_HW    0   </span><span class="comment">/* unaligned stores work in hw*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define XCHAL_SW_VERSION        800001  </span><span class="comment">/* sw version of this header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define XCHAL_CORE_ID           &quot;lx106&quot; </span><span class="comment">/* alphanum core name</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">                           (CoreID) set in the Xtensa</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">                           Processor Generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define XCHAL_BUILD_UNIQUE_ID       0x0002B6F6  </span><span class="comment">/* 22-bit sw build ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  These definitions describe the hardware targeted by this software.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID0      0xC28CDAFA  </span><span class="comment">/* ConfigID hi 32 bits*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID1      0x1082B6F6  </span><span class="comment">/* ConfigID lo 32 bits*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_NAME       &quot;LX3.0.1&quot;   </span><span class="comment">/* full version name */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_MAJOR      2300    </span><span class="comment">/* major ver# of targeted hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_MINOR      1   </span><span class="comment">/* minor ver# of targeted hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION        230001  </span><span class="comment">/* major*100+minor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3        1</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3_0      1</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3_0_1        1</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID_RELIABLE  1</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/*  If software targets a *range* of hardware versions, these are the bounds: */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION_MAJOR  2300    </span><span class="comment">/* major v of earliest tgt hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION_MINOR  1   </span><span class="comment">/* minor v of earliest tgt hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION        230001  </span><span class="comment">/* earliest targeted hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION_MAJOR  2300    </span><span class="comment">/* major v of latest tgt hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION_MINOR  1   </span><span class="comment">/* minor v of latest tgt hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION        230001  </span><span class="comment">/* latest targeted hw */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">                CACHE</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINESIZE       4   </span><span class="comment">/* I-cache line size in bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINESIZE       4   </span><span class="comment">/* D-cache line size in bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINEWIDTH      2   </span><span class="comment">/* log2(I line size in bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINEWIDTH      2   </span><span class="comment">/* log2(D line size in bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_SIZE       0   </span><span class="comment">/* I-cache size in bytes or 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_SIZE       0   </span><span class="comment">/* D-cache size in bytes or 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_IS_WRITEBACK   0   </span><span class="comment">/* writeback feature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_IS_COHERENT    0   </span><span class="comment">/* MP coherence feature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PREFETCH     0   </span><span class="comment">/* PREFCTL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">                CACHE</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PIF          1   </span><span class="comment">/* any outbound PIF present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*  Number of cache sets in log2(lines per way):  */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_SETWIDTH       0</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_SETWIDTH       0</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/*  Cache set associativity (number of ways):  */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_WAYS       1</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_WAYS       1</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*  Cache features:  */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINE_LOCKABLE  0</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINE_LOCKABLE  0</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_ECC_PARITY     0</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_ECC_PARITY     0</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/*  Cache access size in bytes (affects operation of SICW instruction):  */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_ACCESS_SIZE    1</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_ACCESS_SIZE    1</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*  Number of encoded cache attr bits (see &lt;xtensa/hal.h&gt; for decoded bits):  */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define XCHAL_CA_BITS           4</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">            INTERNAL I/D RAM/ROMs and XLMI</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define XCHAL_NUM_INSTROM       1   </span><span class="comment">/* number of core instr. ROMs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define XCHAL_NUM_INSTRAM       2   </span><span class="comment">/* number of core instr. RAMs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define XCHAL_NUM_DATAROM       1   </span><span class="comment">/* number of core data ROMs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define XCHAL_NUM_DATARAM       2   </span><span class="comment">/* number of core data RAMs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define XCHAL_NUM_URAM          0   </span><span class="comment">/* number of core unified RAMs*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define XCHAL_NUM_XLMI          1   </span><span class="comment">/* number of core XLMI ports */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/*  Instruction ROM 0:  */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_VADDR        0x40200000</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_PADDR        0x40200000</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_SIZE     1048576</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_ECC_PARITY   0</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/*  Instruction RAM 0:  */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_VADDR        0x40000000</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_PADDR        0x40000000</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_SIZE     1048576</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_ECC_PARITY   0</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*  Instruction RAM 1:  */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_VADDR        0x40100000</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_PADDR        0x40100000</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_SIZE     1048576</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_ECC_PARITY   0</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*  Data ROM 0:  */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_VADDR        0x3FF40000</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_PADDR        0x3FF40000</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_SIZE     262144</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_ECC_PARITY   0</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*  Data RAM 0:  */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_VADDR        0x3FFC0000</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_PADDR        0x3FFC0000</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_SIZE     262144</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_ECC_PARITY   0</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*  Data RAM 1:  */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_VADDR        0x3FF80000</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_PADDR        0x3FF80000</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_SIZE     262144</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_ECC_PARITY   0</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/*  XLMI Port 0:  */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_VADDR       0x3FF00000</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_PADDR       0x3FF00000</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_SIZE        262144</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_ECC_PARITY  0</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">            INTERRUPTS and TIMERS</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_INTERRUPTS       1   </span><span class="comment">/* interrupt option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIGHPRI_INTERRUPTS   1   </span><span class="comment">/* med/high-pri. interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_NMI          1   </span><span class="comment">/* non-maskable interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CCOUNT       1   </span><span class="comment">/* CCOUNT reg. (timer option) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define XCHAL_NUM_TIMERS        1   </span><span class="comment">/* number of CCOMPAREn regs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTERRUPTS        15  </span><span class="comment">/* number of interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTERRUPTS_LOG2   4   </span><span class="comment">/* ceil(log2(NUM_INTERRUPTS)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define XCHAL_NUM_EXTINTERRUPTS     13  </span><span class="comment">/* num of external interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTLEVELS     2   </span><span class="comment">/* number of interrupt levels</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">                           (not including level zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define XCHAL_EXCM_LEVEL        1   </span><span class="comment">/* level masked by PS.EXCM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">/* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are &quot;medium priority&quot;) */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/*  Masks of interrupts at each interrupt level:  */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL1_MASK        0x00003FFF</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_MASK        0x00000000</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_MASK        0x00004000</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL4_MASK        0x00000000</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL5_MASK        0x00000000</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL6_MASK        0x00000000</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL7_MASK        0x00000000</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*  Masks of interrupts at each range 1..n of interrupt levels:  */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL1_ANDBELOW_MASK   0x00003FFF</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_ANDBELOW_MASK   0x00003FFF</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_ANDBELOW_MASK   0x00007FFF</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL4_ANDBELOW_MASK   0x00007FFF</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL5_ANDBELOW_MASK   0x00007FFF</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL6_ANDBELOW_MASK   0x00007FFF</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL7_ANDBELOW_MASK   0x00007FFF</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*  Level of each interrupt:  */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define XCHAL_INT0_LEVEL        1</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define XCHAL_INT1_LEVEL        1</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define XCHAL_INT2_LEVEL        1</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define XCHAL_INT3_LEVEL        1</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define XCHAL_INT4_LEVEL        1</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define XCHAL_INT5_LEVEL        1</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define XCHAL_INT6_LEVEL        1</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define XCHAL_INT7_LEVEL        1</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define XCHAL_INT8_LEVEL        1</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define XCHAL_INT9_LEVEL        1</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define XCHAL_INT10_LEVEL       1</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define XCHAL_INT11_LEVEL       1</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define XCHAL_INT12_LEVEL       1</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define XCHAL_INT13_LEVEL       1</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define XCHAL_INT14_LEVEL       3</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define XCHAL_DEBUGLEVEL        2   </span><span class="comment">/* debug interrupt level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DEBUG_EXTERN_INT 1   </span><span class="comment">/* OCD external db interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define XCHAL_NMILEVEL          3   </span><span class="comment">/* NMI &quot;level&quot; (for use with</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">                           EXCSAVE/EPS/EPC_n, RFI n) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*  Type of each interrupt:  */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define XCHAL_INT0_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define XCHAL_INT1_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define XCHAL_INT2_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define XCHAL_INT3_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define XCHAL_INT4_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define XCHAL_INT5_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define XCHAL_INT6_TYPE     XTHAL_INTTYPE_TIMER</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define XCHAL_INT7_TYPE     XTHAL_INTTYPE_SOFTWARE</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define XCHAL_INT8_TYPE     XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define XCHAL_INT9_TYPE     XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define XCHAL_INT10_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define XCHAL_INT11_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define XCHAL_INT12_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define XCHAL_INT13_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define XCHAL_INT14_TYPE    XTHAL_INTTYPE_NMI</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*  Masks of interrupts for each type of interrupt:  */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_UNCONFIGURED 0xFFFF8000</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_SOFTWARE 0x00000080</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_EXTERN_EDGE  0x00003F00</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_EXTERN_LEVEL 0x0000003F</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_TIMER    0x00000040</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_NMI      0x00004000</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_WRITE_ERROR  0x00000000</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*  Interrupt numbers assigned to specific interrupt sources:  */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define XCHAL_TIMER0_INTERRUPT      6   </span><span class="comment">/* CCOMPARE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define XCHAL_TIMER1_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define XCHAL_TIMER2_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define XCHAL_TIMER3_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define XCHAL_NMI_INTERRUPT     14  </span><span class="comment">/* non-maskable interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/*  Interrupt numbers for levels at which only one interrupt is configured:  */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_NUM     14</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*  (There are many interrupts each at level(s) 1.)  */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *  External interrupt vectors/levels.</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> *  These macros describe how Xtensa processor interrupt numbers</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> *  (as numbered internally, eg. in INTERRUPT and INTENABLE registers)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *  map to external BInterrupt&lt;n&gt; pins, for those interrupts</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *  configured as external (level-triggered, edge-triggered, or NMI).</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> *  See the Xtensa processor databook for more details.</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/*  Core interrupt numbers mapped to each EXTERNAL interrupt number:  */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT0_NUM       0   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT1_NUM       1   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT2_NUM       2   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT3_NUM       3   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT4_NUM       4   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT5_NUM       5   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT6_NUM       8   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT7_NUM       9   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT8_NUM       10  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT9_NUM       11  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT10_NUM      12  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT11_NUM      13  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define XCHAL_EXTINT12_NUM      14  </span><span class="comment">/* (intlevel 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">            EXCEPTIONS and VECTORS</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define XCHAL_XEA_VERSION       2   </span><span class="comment">/* Xtensa Exception Architecture</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">                           number: 1 == XEA1 (old)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">                               2 == XEA2 (new)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">                               0 == XEAX (extern) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEA1         0   </span><span class="comment">/* Exception Architecture 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEA2         1   </span><span class="comment">/* Exception Architecture 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEAX         0   </span><span class="comment">/* External Exception Arch. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_EXCEPTIONS       1   </span><span class="comment">/* exception option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MEM_ECC_PARITY   0   </span><span class="comment">/* local memory ECC/parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTOR_SELECT    1   </span><span class="comment">/* relocatable vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECBASE      1   </span><span class="comment">/* relocatable vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define XCHAL_VECBASE_RESET_VADDR   0x40000000  </span><span class="comment">/* VECBASE reset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define XCHAL_VECBASE_RESET_PADDR   0x40000000</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECBASE_OVERLAP 0</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR0_VADDR   0x50000000</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR0_PADDR   0x50000000</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR1_VADDR   0x40000080</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR1_PADDR   0x40000080</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR_VADDR    0x50000000</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR_PADDR    0x50000000</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define XCHAL_USER_VECOFS       0x00000050</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define XCHAL_USER_VECTOR_VADDR     0x40000050</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define XCHAL_USER_VECTOR_PADDR     0x40000050</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECOFS     0x00000030</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECTOR_VADDR   0x40000030</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECTOR_PADDR   0x40000030</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECOFS      0x00000070</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECTOR_VADDR    0x40000070</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECTOR_PADDR    0x40000070</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECOFS      0x00000010</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECTOR_VADDR    0x40000010</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECTOR_PADDR    0x40000010</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECOFS      XCHAL_INTLEVEL2_VECOFS</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECTOR_VADDR    XCHAL_INTLEVEL2_VECTOR_VADDR</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECTOR_PADDR    XCHAL_INTLEVEL2_VECTOR_PADDR</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECOFS        0x00000020</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECTOR_VADDR      0x40000020</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECTOR_PADDR      0x40000020</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECOFS      XCHAL_NMI_VECOFS</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECTOR_VADDR    XCHAL_NMI_VECTOR_VADDR</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECTOR_PADDR    XCHAL_NMI_VECTOR_PADDR</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">                DEBUG</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_OCD          1   </span><span class="comment">/* OnChipDebug option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define XCHAL_NUM_IBREAK        1   </span><span class="comment">/* number of IBREAKn regs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define XCHAL_NUM_DBREAK        1   </span><span class="comment">/* number of DBREAKn regs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_OCD_DIR_ARRAY    0   </span><span class="comment">/* faster OCD option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">                MMU</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*  See core-matmap.h header file for more details.  */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_TLBS         1   </span><span class="comment">/* inverse of HAVE_CACHEATTR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SPANNING_WAY     1   </span><span class="comment">/* one way maps I+D 4GB vaddr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define XCHAL_SPANNING_WAY      0   </span><span class="comment">/* TLB spanning way number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_IDENTITY_MAP     1   </span><span class="comment">/* vaddr == paddr always */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CACHEATTR        0   </span><span class="comment">/* CACHEATTR register present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MIMIC_CACHEATTR  1   </span><span class="comment">/* region protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XLT_CACHEATTR    0   </span><span class="comment">/* region prot. w/translation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PTP_MMU      0   </span><span class="comment">/* full MMU (with page table</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">                           [autorefill] and protection)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">                           usable for an MMU-based OS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/*  If none of the above last 4 are set, it&#39;s a custom TLB configuration.  */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define XCHAL_MMU_ASID_BITS     0   </span><span class="comment">/* number of bits in ASIDs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define XCHAL_MMU_RINGS         1   </span><span class="comment">/* number of rings (1..4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define XCHAL_MMU_RING_BITS     0   </span><span class="comment">/* num of bits in RING field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !XTENSA_HAL_NON_PRIVILEGED_ONLY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _XTENSA_CORE_CONFIGURATION_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
