

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 11:08:47 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2127|  2127|  2128|  2128|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  2125|  2125|        86|          8|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    158|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    559|
|Register         |        -|      -|    1099|    427|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1795|   1834|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fadd_32dEe_U2  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U3  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_fmul_32eOg_U4  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_524_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_518_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_760_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp_20_fu_590_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_22_fu_644_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_24_fu_695_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_26_fu_748_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_27_fu_779_p2               |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_512_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_530_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_11_fu_656_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_13_fu_680_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_15_fu_706_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_17_fu_730_p2               |    or    |      0|  0|  12|           8|           3|
    |tmp_4_fu_572_p2                |    or    |      0|  0|  12|           8|           1|
    |tmp_7_fu_602_p2                |    or    |      0|  0|  12|           8|           2|
    |tmp_9_fu_626_p2                |    or    |      0|  0|  12|           8|           2|
    |j_mid2_fu_536_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_544_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 158|         129|          77|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  64|          9|   32|        288|
    |a_1_Addr_A_orig               |  64|          9|   32|        288|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_enable_reg_pp0_iter10      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  64|          9|   32|        288|
    |b_1_Addr_A_orig               |  64|          9|   32|        288|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_425_p0                 |  64|          9|   32|        288|
    |grp_fu_425_p1                 |  64|          9|   32|        288|
    |grp_fu_430_p0                 |  64|          9|   32|        288|
    |grp_fu_430_p1                 |  64|          9|   32|        288|
    |i_phi_fu_407_p4               |   5|          2|    5|         10|
    |i_reg_403                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_396_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_392        |   9|          2|    9|         18|
    |j_phi_fu_418_p4               |   5|          2|    5|         10|
    |j_reg_414                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 559|         99|  300|       2401|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993  |  32|   0|   32|          0|
    |exitcond_flatten_reg_790                   |   1|   0|    1|          0|
    |i_reg_403                                  |   5|   0|    5|          0|
    |indvar_flatten_next_reg_794                |   9|   0|    9|          0|
    |indvar_flatten_reg_392                     |   9|   0|    9|          0|
    |j_1_reg_1053                               |   5|   0|    5|          0|
    |j_mid2_reg_799                             |   5|   0|    5|          0|
    |j_reg_414                                  |   5|   0|    5|          0|
    |reg_506                                    |  32|   0|   32|          0|
    |tmp_1_10_reg_1168                          |  32|   0|   32|          0|
    |tmp_1_11_reg_1173                          |  32|   0|   32|          0|
    |tmp_1_12_reg_1178                          |  32|   0|   32|          0|
    |tmp_1_13_reg_1183                          |  32|   0|   32|          0|
    |tmp_1_1_reg_1123                           |  32|   0|   32|          0|
    |tmp_1_2_reg_1128                           |  32|   0|   32|          0|
    |tmp_1_3_reg_1133                           |  32|   0|   32|          0|
    |tmp_1_4_reg_1138                           |  32|   0|   32|          0|
    |tmp_1_5_reg_1143                           |  32|   0|   32|          0|
    |tmp_1_6_reg_1148                           |  32|   0|   32|          0|
    |tmp_1_7_reg_1153                           |  32|   0|   32|          0|
    |tmp_1_8_reg_1158                           |  32|   0|   32|          0|
    |tmp_1_s_reg_1163                           |  32|   0|   32|          0|
    |tmp_2_cast3_reg_898                        |   5|   0|    7|          2|
    |tmp_6_10_reg_1038                          |  32|   0|   32|          0|
    |tmp_6_11_reg_1073                          |  32|   0|   32|          0|
    |tmp_6_12_reg_1098                          |  32|   0|   32|          0|
    |tmp_6_13_reg_1108                          |  32|   0|   32|          0|
    |tmp_6_14_reg_1118                          |  32|   0|   32|          0|
    |tmp_6_1_reg_963                            |  32|   0|   32|          0|
    |tmp_6_2_reg_993                            |  32|   0|   32|          0|
    |tmp_6_3_reg_1023                           |  32|   0|   32|          0|
    |tmp_6_4_reg_1058                           |  32|   0|   32|          0|
    |tmp_6_5_reg_1093                           |  32|   0|   32|          0|
    |tmp_6_6_reg_1103                           |  32|   0|   32|          0|
    |tmp_6_7_reg_1113                           |  32|   0|   32|          0|
    |tmp_6_8_reg_938                            |  32|   0|   32|          0|
    |tmp_6_9_reg_968                            |  32|   0|   32|          0|
    |tmp_6_reg_933                              |  32|   0|   32|          0|
    |tmp_6_s_reg_998                            |  32|   0|   32|          0|
    |tmp_mid2_v_reg_811                         |   5|   0|    5|          0|
    |tmp_reg_817                                |   5|   0|    8|          3|
    |tmp_s_reg_1088                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_790                   |   0|   1|    1|          0|
    |j_mid2_reg_799                             |   0|   5|    5|          0|
    |tmp_6_10_reg_1038                          |   0|  32|   32|          0|
    |tmp_6_11_reg_1073                          |   0|  32|   32|          0|
    |tmp_6_12_reg_1098                          |   0|  32|   32|          0|
    |tmp_6_13_reg_1108                          |   0|  32|   32|          0|
    |tmp_6_14_reg_1118                          |   0|  32|   32|          0|
    |tmp_6_3_reg_1023                           |   0|  32|   32|          0|
    |tmp_6_4_reg_1058                           |   0|  32|   32|          0|
    |tmp_6_5_reg_1093                           |   0|  32|   32|          0|
    |tmp_6_6_reg_1103                           |   0|  32|   32|          0|
    |tmp_6_7_reg_1113                           |   0|  32|   32|          0|
    |tmp_6_8_reg_938                            |   0|  32|   32|          0|
    |tmp_6_9_reg_968                            |   0|  32|   32|          0|
    |tmp_6_s_reg_998                            |   0|  32|   32|          0|
    |tmp_mid2_v_reg_811                         |   0|   5|    5|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1099| 427| 1531|          5|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

