Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 17:13:41 2020
| Host         : DESKTOP-N4G9URI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.160        0.000                      0                   17        0.251        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.160        0.000                      0                   17        0.251        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 1.399ns (77.615%)  route 0.403ns (22.385%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.198 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.206    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.304 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.304    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.485 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.485    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X43Y76         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.293    14.284    sseg/dispClk/clk
    SLICE_X43Y76         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism              0.337    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.059    14.645    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 1.385ns (77.439%)  route 0.403ns (22.561%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.198 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.206    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.471 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.471    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism              0.337    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.059    14.644    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.380ns (77.376%)  route 0.403ns (22.624%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.198 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.206    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.466 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.466    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism              0.337    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.059    14.644    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.320ns (76.589%)  route 0.403ns (23.411%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.198 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.206    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.406 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.406    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism              0.337    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.059    14.644    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 1.301ns (76.328%)  route 0.403ns (23.672%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.198 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.206    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.387 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.387    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism              0.337    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.059    14.644    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 1.287ns (76.496%)  route 0.395ns (23.504%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.365 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.365    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism              0.372    14.655    
                         clock uncertainty           -0.035    14.620    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.059    14.679    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 1.282ns (76.426%)  route 0.395ns (23.574%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.360 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.360    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism              0.372    14.655    
                         clock uncertainty           -0.035    14.620    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.059    14.679    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.222ns (75.551%)  route 0.395ns (24.449%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.300 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.300    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism              0.372    14.655    
                         clock uncertainty           -0.035    14.620    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.059    14.679    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 1.203ns (75.261%)  route 0.395ns (24.739%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.100 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.281 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.281    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.292    14.283    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism              0.372    14.655    
                         clock uncertainty           -0.035    14.620    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.059    14.679    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 1.189ns (75.042%)  route 0.395ns (24.958%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.682    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.379     5.061 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.457    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.105     5.562 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.562    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.002 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.002    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.267 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.267    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.293    14.284    sseg/dispClk/clk
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism              0.372    14.656    
                         clock uncertainty           -0.035    14.621    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.059    14.680    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  8.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[11]/Q
                         net (fo=1, routed)           0.107     1.701    sseg/dispClk/counterout_reg_n_0_[11]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[15]/Q
                         net (fo=1, routed)           0.107     1.701    sseg/dispClk/counterout_reg_n_0_[15]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sseg/dispClk/counterout_reg[3]/Q
                         net (fo=1, routed)           0.107     1.704    sseg/dispClk/counterout_reg_n_0_[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  sseg/dispClk/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    sseg/dispClk/counterout_reg[0]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.845     1.970    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[3]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.561    sseg/dispClk/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.576     1.454    sseg/dispClk/clk
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  sseg/dispClk/counterout_reg[7]/Q
                         net (fo=1, routed)           0.107     1.702    sseg/dispClk/counterout_reg_n_0_[7]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  sseg/dispClk/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    sseg/dispClk/counterout_reg[4]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.843     1.968    sseg/dispClk/clk
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[7]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.559    sseg/dispClk/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.107     1.701    sseg/dispClk/counterout_reg_n_0_[10]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.107     1.701    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.107     1.704    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  sseg/dispClk/counterout_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    sseg/dispClk/counterout_reg[0]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.845     1.970    sseg/dispClk/clk
    SLICE_X43Y72         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.561    sseg/dispClk/counterout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.576     1.454    sseg/dispClk/clk
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  sseg/dispClk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.107     1.702    sseg/dispClk/counterout_reg_n_0_[6]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  sseg/dispClk/counterout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    sseg/dispClk/counterout_reg[4]_i_1_n_5
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.843     1.968    sseg/dispClk/clk
    SLICE_X43Y73         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.559    sseg/dispClk/counterout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[12]/Q
                         net (fo=1, routed)           0.104     1.698    sseg/dispClk/counterout_reg_n_0_[12]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y75         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.575     1.453    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  sseg/dispClk/counterout_reg[8]/Q
                         net (fo=1, routed)           0.104     1.698    sseg/dispClk/counterout_reg_n_0_[8]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.842     1.967    sseg/dispClk/clk
    SLICE_X43Y74         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.558    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72    sseg/dispClk/counterout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74    sseg/dispClk/counterout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74    sseg/dispClk/counterout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y75    sseg/dispClk/counterout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y75    sseg/dispClk/counterout_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y75    sseg/dispClk/counterout_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y75    sseg/dispClk/counterout_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y76    sseg/dispClk/counterout_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72    sseg/dispClk/counterout_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y72    sseg/dispClk/counterout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y72    sseg/dispClk/counterout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72    sseg/dispClk/counterout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74    sseg/dispClk/counterout_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y75    sseg/dispClk/counterout_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y76    sseg/dispClk/counterout_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y76    sseg/dispClk/counterout_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72    sseg/dispClk/counterout_reg[1]/C



