#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue May 13 23:14:22 2025
# Process ID: 20682
# Current directory: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1
# Command line: vivado -log register_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_test.tcl
# Log file: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1/register_test.vds
# Journal file: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1/vivado.jou
# Running On        :N305-3059465
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics
# CPU Frequency     :1397.343 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16134 MB
# Swap memory       :4294 MB
# Total Virtual     :20429 MB
# Available Virtual :11480 MB
#-----------------------------------------------------------
source register_test.tcl -notrace
Command: synth_design -top register_test -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20729
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.414 ; gain = 427.652 ; free physical = 2115 ; free virtual = 9878
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'register_test' [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:25]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:48]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:60]
INFO: [Synth 8-251] time=1'b01f ns enable=1'bx rst_n=1'b1 data=xx out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:59]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:66]
INFO: [Synth 8-251] time=1'b01f ns enable=1'bx rst_n=1'b0 data=xx out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:65]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:72]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b0 rst_n=1'b1 data=xx out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:71]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:78]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b1 rst_n=1'b1 data=aa out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:77]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:84]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b0 rst_n=1'b1 data=55 out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:83]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:90]
INFO: [Synth 8-251] time=1'b01f ns enable=1'bx rst_n=1'b0 data=xx out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:89]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:96]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b0 rst_n=1'b1 data=xx out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:95]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:102]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b1 rst_n=1'b1 data=55 out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:101]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:108]
INFO: [Synth 8-251] time=1'b01f ns enable=1'b0 rst_n=1'b1 data=aa out=xx [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:113]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:113]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:119]
ERROR: [Synth 8-439] module 'register' not found [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:36]
ERROR: [Synth 8-6156] failed synthesizing module 'register_test' [/home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/register_test.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1904.352 ; gain = 530.590 ; free physical = 1982 ; free virtual = 9745
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 13 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue May 13 23:14:35 2025...
